-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Nov 25 16:09:36 2020
-- Host        : Chengde-DELL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_1/design_1_huffman_encoding_0_1_sim_netlist.vhdl
-- Design      : design_1_huffman_encoding_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Block_codeRepl810_pr is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Block_codeRepl810_pr_U0_n_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Block_codeRepl810_pr : entity is "Block_codeRepl810_pr";
end design_1_huffman_encoding_0_1_Block_codeRepl810_pr;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Block_codeRepl810_pr is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_codeRepl810_pr_U0_n_read,
      D => \in\(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Block_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Block_proc : entity is "Block_proc";
end design_1_huffman_encoding_0_1_Block_proc;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Block_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\num_nonzero_symbols_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Loop_copy_sorted_pro is
  port (
    start_once_reg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Loop_copy_sorted_pro_U0_n_read : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : out STD_LOGIC;
    \i_0_i_reg_134_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \n_read_reg_162_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln35_reg_178_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sorted_copy1_0_chann_full_n : in STD_LOGIC;
    sorted_copy1_1_chann_full_n : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign5_loc_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_ap_continue : in STD_LOGIC;
    n_c18_empty_n : in STD_LOGIC;
    \i_0_i_reg_134_reg[0]_0\ : in STD_LOGIC;
    sorted_0_t_empty_n : in STD_LOGIC;
    sorted_1_t_empty_n : in STD_LOGIC;
    start_for_create_tree_U0_full_n : in STD_LOGIC;
    start_for_Block_proc_U0_full_n : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Loop_copy_sorted_pro : entity is "Loop_copy_sorted_pro";
end design_1_huffman_encoding_0_1_Loop_copy_sorted_pro;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Loop_copy_sorted_pro is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_copy_sorted_pro_u0_n_read\ : STD_LOGIC;
  signal \^loop_copy_sorted_pro_u0_sorted_0_ce0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2__0_n_7\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__2_n_7\ : STD_LOGIC;
  signal \^i_0_i_reg_134_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i_0_i_reg_134_reg_n_7_[8]\ : STD_LOGIC;
  signal i_fu_150_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_173 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_173[8]_i_2_n_7\ : STD_LOGIC;
  signal \^n_read_reg_162_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_11__6_n_10\ : STD_LOGIC;
  signal \ram_reg_i_11__6_n_9\ : STD_LOGIC;
  signal \ram_reg_i_12__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_13__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_14__3_n_7\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \NLW_ram_reg_i_11__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_11__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair1";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count[1]_i_2__7\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_reg_173[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_reg_173[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_reg_173[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_reg_173[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_reg_173[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_reg_173[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair2";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  Loop_copy_sorted_pro_U0_n_read <= \^loop_copy_sorted_pro_u0_n_read\;
  Loop_copy_sorted_pro_U0_sorted_0_ce0 <= \^loop_copy_sorted_pro_u0_sorted_0_ce0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  \i_0_i_reg_134_reg[7]_0\(7 downto 0) <= \^i_0_i_reg_134_reg[7]_0\(7 downto 0);
  \n_read_reg_162_reg[8]_0\(8 downto 0) <= \^n_read_reg_162_reg[8]_0\(8 downto 0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^loop_copy_sorted_pro_u0_n_read\,
      I1 => \^q\(0),
      I2 => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      I3 => \^co\(0),
      I4 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_7\,
      I1 => \^q\(0),
      I2 => \^loop_copy_sorted_pro_u0_n_read\,
      I3 => \^q\(3),
      I4 => sorted_copy1_0_chann_full_n,
      I5 => sorted_copy1_1_chann_full_n,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => extLd_loc_c19_full_n,
      I1 => extLd_loc_c_full_n,
      I2 => val_assign5_loc_c_full_n,
      I3 => \^q\(1),
      I4 => \^co\(0),
      O => \ap_CS_fsm[1]_i_2__0_n_7\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => sorted_copy1_0_chann_full_n,
      I3 => sorted_copy1_1_chann_full_n,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm1,
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(3),
      R => SS(0)
    );
\ap_done_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => Loop_copy_sorted_pro_U0_ap_continue,
      O => \ap_done_reg_i_1__2_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__2_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\count[1]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5777"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_ap_continue,
      I1 => \^ap_done_reg\,
      I2 => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      I3 => \^co\(0),
      O => full_n_reg
    );
\i_0_i_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(0),
      Q => \^i_0_i_reg_134_reg[7]_0\(0),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(1),
      Q => \^i_0_i_reg_134_reg[7]_0\(1),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(2),
      Q => \^i_0_i_reg_134_reg[7]_0\(2),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(3),
      Q => \^i_0_i_reg_134_reg[7]_0\(3),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(4),
      Q => \^i_0_i_reg_134_reg[7]_0\(4),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(5),
      Q => \^i_0_i_reg_134_reg[7]_0\(5),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(6),
      Q => \^i_0_i_reg_134_reg[7]_0\(6),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(7),
      Q => \^i_0_i_reg_134_reg[7]_0\(7),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_0_i_reg_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_reg_173(8),
      Q => \i_0_i_reg_134_reg_n_7_[8]\,
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_reg_173[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(0),
      O => i_fu_150_p2(0)
    );
\i_reg_173[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(0),
      I1 => \^i_0_i_reg_134_reg[7]_0\(1),
      O => i_fu_150_p2(1)
    );
\i_reg_173[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(0),
      I1 => \^i_0_i_reg_134_reg[7]_0\(1),
      I2 => \^i_0_i_reg_134_reg[7]_0\(2),
      O => i_fu_150_p2(2)
    );
\i_reg_173[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(1),
      I1 => \^i_0_i_reg_134_reg[7]_0\(0),
      I2 => \^i_0_i_reg_134_reg[7]_0\(2),
      I3 => \^i_0_i_reg_134_reg[7]_0\(3),
      O => i_fu_150_p2(3)
    );
\i_reg_173[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(2),
      I1 => \^i_0_i_reg_134_reg[7]_0\(0),
      I2 => \^i_0_i_reg_134_reg[7]_0\(1),
      I3 => \^i_0_i_reg_134_reg[7]_0\(3),
      I4 => \^i_0_i_reg_134_reg[7]_0\(4),
      O => i_fu_150_p2(4)
    );
\i_reg_173[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(3),
      I1 => \^i_0_i_reg_134_reg[7]_0\(1),
      I2 => \^i_0_i_reg_134_reg[7]_0\(0),
      I3 => \^i_0_i_reg_134_reg[7]_0\(2),
      I4 => \^i_0_i_reg_134_reg[7]_0\(4),
      I5 => \^i_0_i_reg_134_reg[7]_0\(5),
      O => i_fu_150_p2(5)
    );
\i_reg_173[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_173[8]_i_2_n_7\,
      I1 => \^i_0_i_reg_134_reg[7]_0\(6),
      O => i_fu_150_p2(6)
    );
\i_reg_173[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_173[8]_i_2_n_7\,
      I1 => \^i_0_i_reg_134_reg[7]_0\(6),
      I2 => \^i_0_i_reg_134_reg[7]_0\(7),
      O => i_fu_150_p2(7)
    );
\i_reg_173[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(6),
      I1 => \i_reg_173[8]_i_2_n_7\,
      I2 => \^i_0_i_reg_134_reg[7]_0\(7),
      I3 => \i_0_i_reg_134_reg_n_7_[8]\,
      O => i_fu_150_p2(8)
    );
\i_reg_173[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(5),
      I1 => \^i_0_i_reg_134_reg[7]_0\(3),
      I2 => \^i_0_i_reg_134_reg[7]_0\(1),
      I3 => \^i_0_i_reg_134_reg[7]_0\(0),
      I4 => \^i_0_i_reg_134_reg[7]_0\(2),
      I5 => \^i_0_i_reg_134_reg[7]_0\(4),
      O => \i_reg_173[8]_i_2_n_7\
    );
\i_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(0),
      Q => i_reg_173(0),
      R => '0'
    );
\i_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(1),
      Q => i_reg_173(1),
      R => '0'
    );
\i_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(2),
      Q => i_reg_173(2),
      R => '0'
    );
\i_reg_173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(3),
      Q => i_reg_173(3),
      R => '0'
    );
\i_reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(4),
      Q => i_reg_173(4),
      R => '0'
    );
\i_reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(5),
      Q => i_reg_173(5),
      R => '0'
    );
\i_reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(6),
      Q => i_reg_173(6),
      R => '0'
    );
\i_reg_173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(7),
      Q => i_reg_173(7),
      R => '0'
    );
\i_reg_173_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_150_p2(8),
      Q => i_reg_173(8),
      R => '0'
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => val_assign5_loc_c_full_n,
      I3 => extLd_loc_c19_full_n,
      I4 => extLd_loc_c_full_n,
      O => \ap_CS_fsm_reg[1]_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => val_assign5_loc_c_full_n,
      I3 => extLd_loc_c_full_n,
      I4 => extLd_loc_c19_full_n,
      O => \ap_CS_fsm_reg[1]_1\
    );
\iptr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFF800"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      I2 => \^ap_done_reg\,
      I3 => Loop_copy_sorted_pro_U0_ap_continue,
      I4 => ADDRARDADDR(0),
      O => ap_done_reg_reg_0
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => sorted_0_t_empty_n,
      I2 => sorted_1_t_empty_n,
      I3 => start_for_create_tree_U0_full_n,
      I4 => start_for_Block_proc_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => sorted_0_t_empty_n,
      I2 => sorted_1_t_empty_n,
      I3 => start_for_Block_proc_U0_full_n,
      I4 => start_for_create_tree_U0_full_n,
      O => start_once_reg_reg_1
    );
\n_read_reg_162[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => n_c18_empty_n,
      I2 => \^ap_done_reg\,
      I3 => \i_0_i_reg_134_reg[0]_0\,
      O => \^loop_copy_sorted_pro_u0_n_read\
    );
\n_read_reg_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(0),
      Q => \^n_read_reg_162_reg[8]_0\(0),
      R => '0'
    );
\n_read_reg_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(1),
      Q => \^n_read_reg_162_reg[8]_0\(1),
      R => '0'
    );
\n_read_reg_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(2),
      Q => \^n_read_reg_162_reg[8]_0\(2),
      R => '0'
    );
\n_read_reg_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(3),
      Q => \^n_read_reg_162_reg[8]_0\(3),
      R => '0'
    );
\n_read_reg_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(4),
      Q => \^n_read_reg_162_reg[8]_0\(4),
      R => '0'
    );
\n_read_reg_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(5),
      Q => \^n_read_reg_162_reg[8]_0\(5),
      R => '0'
    );
\n_read_reg_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(6),
      Q => \^n_read_reg_162_reg[8]_0\(6),
      R => '0'
    );
\n_read_reg_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(7),
      Q => \^n_read_reg_162_reg[8]_0\(7),
      R => '0'
    );
\n_read_reg_162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(8),
      Q => \^n_read_reg_162_reg[8]_0\(8),
      R => '0'
    );
\ram_reg_i_11__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_11__6_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ram_reg_i_11__6_n_9\,
      CO(0) => \ram_reg_i_11__6_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_11__6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ram_reg_i_12__4_n_7\,
      S(1) => \ram_reg_i_13__4_n_7\,
      S(0) => \ram_reg_i_14__3_n_7\
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(6),
      I1 => \^n_read_reg_162_reg[8]_0\(6),
      I2 => \^n_read_reg_162_reg[8]_0\(8),
      I3 => \i_0_i_reg_134_reg_n_7_[8]\,
      I4 => \^n_read_reg_162_reg[8]_0\(7),
      I5 => \^i_0_i_reg_134_reg[7]_0\(7),
      O => \ram_reg_i_12__4_n_7\
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(3),
      I1 => \^n_read_reg_162_reg[8]_0\(3),
      I2 => \^n_read_reg_162_reg[8]_0\(5),
      I3 => \^i_0_i_reg_134_reg[7]_0\(5),
      I4 => \^n_read_reg_162_reg[8]_0\(4),
      I5 => \^i_0_i_reg_134_reg[7]_0\(4),
      O => \ram_reg_i_13__4_n_7\
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^i_0_i_reg_134_reg[7]_0\(0),
      I1 => \^n_read_reg_162_reg[8]_0\(0),
      I2 => \^n_read_reg_162_reg[8]_0\(2),
      I3 => \^i_0_i_reg_134_reg[7]_0\(2),
      I4 => \^n_read_reg_162_reg[8]_0\(1),
      I5 => \^i_0_i_reg_134_reg[7]_0\(1),
      O => \ram_reg_i_14__3_n_7\
    );
\ram_reg_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => sorted_copy1_0_chann_full_n,
      I2 => sorted_copy1_1_chann_full_n,
      O => \^e\(0)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA00AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => val_assign5_loc_c_full_n,
      I2 => extLd_loc_c_full_n,
      I3 => \^co\(0),
      I4 => extLd_loc_c19_full_n,
      O => \^loop_copy_sorted_pro_u0_sorted_0_ce0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_2,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\zext_ln35_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(0),
      Q => \zext_ln35_reg_178_reg[7]_0\(0),
      R => '0'
    );
\zext_ln35_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(1),
      Q => \zext_ln35_reg_178_reg[7]_0\(1),
      R => '0'
    );
\zext_ln35_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(2),
      Q => \zext_ln35_reg_178_reg[7]_0\(2),
      R => '0'
    );
\zext_ln35_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(3),
      Q => \zext_ln35_reg_178_reg[7]_0\(3),
      R => '0'
    );
\zext_ln35_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(4),
      Q => \zext_ln35_reg_178_reg[7]_0\(4),
      R => '0'
    );
\zext_ln35_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(5),
      Q => \zext_ln35_reg_178_reg[7]_0\(5),
      R => '0'
    );
\zext_ln35_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(6),
      Q => \zext_ln35_reg_178_reg[7]_0\(6),
      R => '0'
    );
\zext_ln35_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i_0_i_reg_134_reg[7]_0\(7),
      Q => \zext_ln35_reg_178_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_canonize_tree is
  port (
    ap_done_reg : out STD_LOGIC;
    icmp_ln879_reg_272 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    count0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \icmp_ln879_reg_272_reg[0]_0\ : out STD_LOGIC;
    canonize_tree_U0_ap_ready : out STD_LOGIC;
    canonize_tree_U0_val_assign5_loc_read : out STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : out STD_LOGIC;
    \p_066_0_i_i_reg_127_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_op_assign_reg_139_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \length_V_1_fu_58_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iptr : in STD_LOGIC;
    truncated_length_his_t_empty_n : in STD_LOGIC;
    truncate_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    truncated_length_his_i_full_n : in STD_LOGIC;
    tptr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    val_assign5_loc_c_empty_n : in STD_LOGIC;
    canonize_tree_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    create_codeword_U0_ap_ready : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \t_V_5_reg_151_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_canonize_tree : entity is "canonize_tree";
end design_1_huffman_encoding_0_1_canonize_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_canonize_tree is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__6_n_7\ : STD_LOGIC;
  signal \^canonize_tree_u0_ap_ready\ : STD_LOGIC;
  signal canonize_tree_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^canonize_tree_u0_val_assign5_loc_read\ : STD_LOGIC;
  signal \count[1]_i_4_n_7\ : STD_LOGIC;
  signal \count[1]_i_5_n_7\ : STD_LOGIC;
  signal \count[1]_i_6_n_7\ : STD_LOGIC;
  signal count_V_2_fu_229_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_V_2_reg_304 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_V_2_reg_304[1]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[2]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[5]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[6]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[7]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_V_2_reg_304[8]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[1]_i_3_n_10\ : STD_LOGIC;
  signal \count_reg[1]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_i_i_reg_116[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_i_i_reg_116[8]_i_3_n_7\ : STD_LOGIC;
  signal i_0_i_i_reg_116_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_fu_174_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_op_assign_reg_139 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^i_op_assign_reg_139_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^icmp_ln879_reg_272\ : STD_LOGIC;
  signal \icmp_ln879_reg_272[0]_i_1_n_7\ : STD_LOGIC;
  signal \^icmp_ln879_reg_272_reg[0]_0\ : STD_LOGIC;
  signal k_fu_195_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal k_reg_267 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \k_reg_267[6]_i_2_n_7\ : STD_LOGIC;
  signal \k_reg_267[8]_i_2_n_7\ : STD_LOGIC;
  signal length_V_1_fu_58 : STD_LOGIC;
  signal length_V_1_fu_580 : STD_LOGIC;
  signal \^length_v_1_fu_58_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \length_V_1_fu_58_reg_n_7_[1]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[2]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[3]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[4]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[5]\ : STD_LOGIC;
  signal length_V_reg_276 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_066_0_i_i_reg_127_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_5_reg_151 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t_V_5_reg_151[8]_i_1_n_7\ : STD_LOGIC;
  signal val_assign5_loc_read_reg_244 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_count_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair13";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_V_2_reg_304[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[8]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \icmp_ln879_reg_272[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \k_reg_267[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \k_reg_267[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \k_reg_267[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \k_reg_267[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \k_reg_267[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \k_reg_267[6]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \k_reg_267[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \k_reg_267[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \length_V_reg_276[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \length_V_reg_276[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \length_V_reg_276[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \length_V_reg_276[4]_i_1\ : label is "soft_lutpair8";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[5]_0\(4 downto 0) <= \^ap_cs_fsm_reg[5]_0\(4 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  canonize_tree_U0_ap_ready <= \^canonize_tree_u0_ap_ready\;
  canonize_tree_U0_val_assign5_loc_read <= \^canonize_tree_u0_val_assign5_loc_read\;
  \i_op_assign_reg_139_reg[7]_0\(7 downto 0) <= \^i_op_assign_reg_139_reg[7]_0\(7 downto 0);
  icmp_ln879_reg_272 <= \^icmp_ln879_reg_272\;
  \icmp_ln879_reg_272_reg[0]_0\ <= \^icmp_ln879_reg_272_reg[0]_0\;
  \length_V_1_fu_58_reg[4]_0\(1 downto 0) <= \^length_v_1_fu_58_reg[4]_0\(1 downto 0);
  \p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0) <= \^p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0);
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => truncated_length_his_t_empty_n,
      I2 => sorted_copy2_value_V_t_empty_n,
      I3 => val_assign5_loc_c_empty_n,
      I4 => \^ap_done_reg\,
      I5 => \^canonize_tree_u0_ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      O => \^canonize_tree_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_1_n_7\,
      I1 => truncated_length_his_t_empty_n,
      I2 => sorted_copy2_value_V_t_empty_n,
      I3 => val_assign5_loc_c_empty_n,
      I4 => \^ap_done_reg\,
      I5 => \^ap_cs_fsm_reg[5]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_7\,
      I2 => ap_CS_fsm_state7,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_7\,
      I1 => i_0_i_i_reg_116_reg(5),
      I2 => i_0_i_i_reg_116_reg(6),
      I3 => i_0_i_i_reg_116_reg(3),
      I4 => i_0_i_i_reg_116_reg(4),
      O => \ap_CS_fsm[2]_i_2__0_n_7\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      I1 => i_0_i_i_reg_116_reg(7),
      I2 => i_0_i_i_reg_116_reg(8),
      I3 => i_0_i_i_reg_116_reg(2),
      I4 => i_0_i_i_reg_116_reg(1),
      O => \ap_CS_fsm[2]_i_3__0_n_7\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_7\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => \^co\(0),
      I3 => \^icmp_ln879_reg_272_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => \ap_CS_fsm_reg[3]_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^icmp_ln879_reg_272\,
      I1 => \^ap_cs_fsm_reg[5]_0\(3),
      O => \^icmp_ln879_reg_272_reg[0]_0\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(1),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm[4]_i_2_n_7\,
      I3 => \^ap_cs_fsm_reg[5]_0\(2),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3_n_7\,
      I1 => \^p_066_0_i_i_reg_127_reg[8]_0\(5),
      I2 => \^p_066_0_i_i_reg_127_reg[8]_0\(6),
      I3 => \^p_066_0_i_i_reg_127_reg[8]_0\(3),
      I4 => \^p_066_0_i_i_reg_127_reg[8]_0\(4),
      O => \ap_CS_fsm[4]_i_2_n_7\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^p_066_0_i_i_reg_127_reg[8]_0\(0),
      I1 => \^p_066_0_i_i_reg_127_reg[8]_0\(7),
      I2 => \^p_066_0_i_i_reg_127_reg[8]_0\(8),
      I3 => \^p_066_0_i_i_reg_127_reg[8]_0\(2),
      I4 => \^p_066_0_i_i_reg_127_reg[8]_0\(1),
      O => \ap_CS_fsm[4]_i_3_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[5]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[5]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[5]_0\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[5]_0\(3),
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^ap_cs_fsm_reg[5]_0\(4),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[5]_0\(4),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_done_reg_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => canonize_tree_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^ap_done_reg\,
      I3 => \^co\(0),
      I4 => \^ap_cs_fsm_reg[5]_0\(1),
      O => \ap_done_reg_i_1__6_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__6_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\count[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF000000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(1),
      I1 => \^co\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => create_codeword_U0_ap_ready,
      I5 => symbol_bits_V_t_empty_n,
      O => full_n
    );
\count[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07FF07FF07FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(1),
      I1 => \^co\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => create_codeword_U0_ap_ready,
      I5 => symbol_bits_V_t_empty_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
\count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => val_assign5_loc_read_reg_244(8),
      I1 => i_op_assign_reg_139(8),
      I2 => val_assign5_loc_read_reg_244(7),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(7),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I5 => val_assign5_loc_read_reg_244(6),
      O => \count[1]_i_4_n_7\
    );
\count[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => val_assign5_loc_read_reg_244(5),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(5),
      I2 => val_assign5_loc_read_reg_244(4),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => val_assign5_loc_read_reg_244(3),
      O => \count[1]_i_5_n_7\
    );
\count[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008241000041"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I2 => val_assign5_loc_read_reg_244(1),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => val_assign5_loc_read_reg_244(2),
      I5 => val_assign5_loc_read_reg_244(0),
      O => \count[1]_i_6_n_7\
    );
\count_V_2_reg_304[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_5_reg_151(0),
      O => count_V_2_fu_229_p2(0)
    );
\count_V_2_reg_304[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_5_reg_151(0),
      I1 => t_V_5_reg_151(1),
      O => \count_V_2_reg_304[1]_i_1_n_7\
    );
\count_V_2_reg_304[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_5_reg_151(1),
      I1 => t_V_5_reg_151(0),
      I2 => t_V_5_reg_151(2),
      O => \count_V_2_reg_304[2]_i_1_n_7\
    );
\count_V_2_reg_304[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_5_reg_151(2),
      I1 => t_V_5_reg_151(0),
      I2 => t_V_5_reg_151(1),
      I3 => t_V_5_reg_151(3),
      O => \count_V_2_reg_304[3]_i_1_n_7\
    );
\count_V_2_reg_304[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => t_V_5_reg_151(3),
      I1 => t_V_5_reg_151(1),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(2),
      I4 => t_V_5_reg_151(4),
      O => \count_V_2_reg_304[4]_i_1_n_7\
    );
\count_V_2_reg_304[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => t_V_5_reg_151(4),
      I1 => t_V_5_reg_151(2),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(1),
      I4 => t_V_5_reg_151(3),
      I5 => t_V_5_reg_151(5),
      O => \count_V_2_reg_304[5]_i_1_n_7\
    );
\count_V_2_reg_304[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_V_2_reg_304[8]_i_2_n_7\,
      I1 => t_V_5_reg_151(6),
      O => \count_V_2_reg_304[6]_i_1_n_7\
    );
\count_V_2_reg_304[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_5_reg_151(6),
      I1 => \count_V_2_reg_304[8]_i_2_n_7\,
      I2 => t_V_5_reg_151(7),
      O => \count_V_2_reg_304[7]_i_1_n_7\
    );
\count_V_2_reg_304[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_5_reg_151(7),
      I1 => \count_V_2_reg_304[8]_i_2_n_7\,
      I2 => t_V_5_reg_151(6),
      I3 => t_V_5_reg_151(8),
      O => \count_V_2_reg_304[8]_i_1_n_7\
    );
\count_V_2_reg_304[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_5_reg_151(4),
      I1 => t_V_5_reg_151(2),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(1),
      I4 => t_V_5_reg_151(3),
      I5 => t_V_5_reg_151(5),
      O => \count_V_2_reg_304[8]_i_2_n_7\
    );
\count_V_2_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => count_V_2_fu_229_p2(0),
      Q => count_V_2_reg_304(0),
      R => '0'
    );
\count_V_2_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[1]_i_1_n_7\,
      Q => count_V_2_reg_304(1),
      R => '0'
    );
\count_V_2_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[2]_i_1_n_7\,
      Q => count_V_2_reg_304(2),
      R => '0'
    );
\count_V_2_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[3]_i_1_n_7\,
      Q => count_V_2_reg_304(3),
      R => '0'
    );
\count_V_2_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[4]_i_1_n_7\,
      Q => count_V_2_reg_304(4),
      R => '0'
    );
\count_V_2_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[5]_i_1_n_7\,
      Q => count_V_2_reg_304(5),
      R => '0'
    );
\count_V_2_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[6]_i_1_n_7\,
      Q => count_V_2_reg_304(6),
      R => '0'
    );
\count_V_2_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[7]_i_1_n_7\,
      Q => count_V_2_reg_304(7),
      R => '0'
    );
\count_V_2_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(4),
      D => \count_V_2_reg_304[8]_i_1_n_7\,
      Q => count_V_2_reg_304(8),
      R => '0'
    );
\count_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_count_reg[1]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \count_reg[1]_i_3_n_9\,
      CO(0) => \count_reg[1]_i_3_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_count_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \count[1]_i_4_n_7\,
      S(1) => \count[1]_i_5_n_7\,
      S(0) => \count[1]_i_6_n_7\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => truncated_length_his_t_empty_n,
      I3 => truncate_tree_U0_ap_done,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => truncated_length_his_i_full_n,
      O => count0
    );
\i_0_i_i_reg_116[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      O => i_fu_174_p2(0)
    );
\i_0_i_i_reg_116[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      I1 => i_0_i_i_reg_116_reg(1),
      O => i_fu_174_p2(1)
    );
\i_0_i_i_reg_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(1),
      I1 => i_0_i_i_reg_116_reg(0),
      I2 => i_0_i_i_reg_116_reg(2),
      O => i_fu_174_p2(2)
    );
\i_0_i_i_reg_116[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(2),
      I1 => i_0_i_i_reg_116_reg(0),
      I2 => i_0_i_i_reg_116_reg(1),
      I3 => i_0_i_i_reg_116_reg(3),
      O => i_fu_174_p2(3)
    );
\i_0_i_i_reg_116[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(3),
      I1 => i_0_i_i_reg_116_reg(1),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(2),
      I4 => i_0_i_i_reg_116_reg(4),
      O => i_fu_174_p2(4)
    );
\i_0_i_i_reg_116[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(4),
      I1 => i_0_i_i_reg_116_reg(2),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(1),
      I4 => i_0_i_i_reg_116_reg(3),
      I5 => i_0_i_i_reg_116_reg(5),
      O => i_fu_174_p2(5)
    );
\i_0_i_i_reg_116[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I1 => i_0_i_i_reg_116_reg(6),
      O => i_fu_174_p2(6)
    );
\i_0_i_i_reg_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(6),
      I1 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I2 => i_0_i_i_reg_116_reg(7),
      O => i_fu_174_p2(7)
    );
\i_0_i_i_reg_116[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_7\,
      I1 => ap_CS_fsm_state2,
      O => \i_0_i_i_reg_116[8]_i_1_n_7\
    );
\i_0_i_i_reg_116[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(7),
      I1 => i_0_i_i_reg_116_reg(8),
      I2 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I3 => i_0_i_i_reg_116_reg(6),
      O => i_fu_174_p2(8)
    );
\i_0_i_i_reg_116[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(4),
      I1 => i_0_i_i_reg_116_reg(2),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(1),
      I4 => i_0_i_i_reg_116_reg(3),
      I5 => i_0_i_i_reg_116_reg(5),
      O => \i_0_i_i_reg_116[8]_i_3_n_7\
    );
\i_0_i_i_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(0),
      Q => i_0_i_i_reg_116_reg(0),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(1),
      Q => i_0_i_i_reg_116_reg(1),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(2),
      Q => i_0_i_i_reg_116_reg(2),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(3),
      Q => i_0_i_i_reg_116_reg(3),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(4),
      Q => i_0_i_i_reg_116_reg(4),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(5),
      Q => i_0_i_i_reg_116_reg(5),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(6),
      Q => i_0_i_i_reg_116_reg(6),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(7),
      Q => i_0_i_i_reg_116_reg(7),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_0_i_i_reg_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(8),
      Q => i_0_i_i_reg_116_reg(8),
      R => \^canonize_tree_u0_val_assign5_loc_read\
    );
\i_op_assign_reg_139[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_7\,
      O => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(0),
      Q => \^i_op_assign_reg_139_reg[7]_0\(0),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(1),
      Q => \^i_op_assign_reg_139_reg[7]_0\(1),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(2),
      Q => \^i_op_assign_reg_139_reg[7]_0\(2),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(3),
      Q => \^i_op_assign_reg_139_reg[7]_0\(3),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(4),
      Q => \^i_op_assign_reg_139_reg[7]_0\(4),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(5),
      Q => \^i_op_assign_reg_139_reg[7]_0\(5),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(6),
      Q => \^i_op_assign_reg_139_reg[7]_0\(6),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(7),
      Q => \^i_op_assign_reg_139_reg[7]_0\(7),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => k_reg_267(8),
      Q => i_op_assign_reg_139(8),
      R => ap_NS_fsm13_out
    );
\icmp_ln879_reg_272[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_7\,
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => \^co\(0),
      I3 => \^icmp_ln879_reg_272\,
      O => \icmp_ln879_reg_272[0]_i_1_n_7\
    );
\icmp_ln879_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_reg_272[0]_i_1_n_7\,
      Q => \^icmp_ln879_reg_272\,
      R => '0'
    );
\iptr[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFF800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(1),
      I1 => \^co\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => \iptr_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[2]_2\
    );
\k_reg_267[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      O => k_fu_195_p2(0)
    );
\k_reg_267[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      O => k_fu_195_p2(1)
    );
\k_reg_267[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(2),
      O => k_fu_195_p2(2)
    );
\k_reg_267[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(3),
      O => k_fu_195_p2(3)
    );
\k_reg_267[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(4),
      O => k_fu_195_p2(4)
    );
\k_reg_267[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(5),
      O => k_fu_195_p2(5)
    );
\k_reg_267[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(5),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I2 => \k_reg_267[6]_i_2_n_7\,
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(6),
      O => k_fu_195_p2(6)
    );
\k_reg_267[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      O => \k_reg_267[6]_i_2_n_7\
    );
\k_reg_267[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I1 => \k_reg_267[8]_i_2_n_7\,
      I2 => \^i_op_assign_reg_139_reg[7]_0\(7),
      O => k_fu_195_p2(7)
    );
\k_reg_267[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(7),
      I1 => \k_reg_267[8]_i_2_n_7\,
      I2 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I3 => i_op_assign_reg_139(8),
      O => k_fu_195_p2(8)
    );
\k_reg_267[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(5),
      O => \k_reg_267[8]_i_2_n_7\
    );
\k_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(0),
      Q => k_reg_267(0),
      R => '0'
    );
\k_reg_267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(1),
      Q => k_reg_267(1),
      R => '0'
    );
\k_reg_267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(2),
      Q => k_reg_267(2),
      R => '0'
    );
\k_reg_267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(3),
      Q => k_reg_267(3),
      R => '0'
    );
\k_reg_267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(4),
      Q => k_reg_267(4),
      R => '0'
    );
\k_reg_267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(5),
      Q => k_reg_267(5),
      R => '0'
    );
\k_reg_267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(6),
      Q => k_reg_267(6),
      R => '0'
    );
\k_reg_267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(7),
      Q => k_reg_267(7),
      R => '0'
    );
\k_reg_267_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(1),
      D => k_fu_195_p2(8),
      Q => k_reg_267(8),
      R => '0'
    );
\length_V_1_fu_58[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^icmp_ln879_reg_272\,
      I2 => \^ap_cs_fsm_reg[5]_0\(3),
      I3 => \ap_CS_fsm[2]_i_2__0_n_7\,
      O => length_V_1_fu_58
    );
\length_V_1_fu_58[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(3),
      I1 => \^icmp_ln879_reg_272\,
      O => length_V_1_fu_580
    );
\length_V_1_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(0),
      Q => \^q\(0),
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(1),
      Q => \length_V_1_fu_58_reg_n_7_[1]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(2),
      Q => \length_V_1_fu_58_reg_n_7_[2]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(3),
      Q => \length_V_1_fu_58_reg_n_7_[3]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(4),
      Q => \length_V_1_fu_58_reg_n_7_[4]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_276(5),
      Q => \length_V_1_fu_58_reg_n_7_[5]\,
      R => length_V_1_fu_58
    );
\length_V_reg_276[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => canonize_tree_U0_codeword_length_histogram_V_address0(0)
    );
\length_V_reg_276[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[1]\,
      I1 => \^q\(0),
      O => canonize_tree_U0_codeword_length_histogram_V_address0(1)
    );
\length_V_reg_276[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      O => canonize_tree_U0_codeword_length_histogram_V_address0(2)
    );
\length_V_reg_276[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[3]\,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[2]\,
      O => canonize_tree_U0_codeword_length_histogram_V_address0(3)
    );
\length_V_reg_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[4]\,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => \length_V_1_fu_58_reg_n_7_[3]\,
      O => \^length_v_1_fu_58_reg[4]_0\(0)
    );
\length_V_reg_276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[4]\,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => \length_V_1_fu_58_reg_n_7_[3]\,
      I5 => \length_V_1_fu_58_reg_n_7_[5]\,
      O => \^length_v_1_fu_58_reg[4]_0\(1)
    );
\length_V_reg_276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(0),
      Q => length_V_reg_276(0),
      R => '0'
    );
\length_V_reg_276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(1),
      Q => length_V_reg_276(1),
      R => '0'
    );
\length_V_reg_276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(2),
      Q => length_V_reg_276(2),
      R => '0'
    );
\length_V_reg_276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(3),
      Q => length_V_reg_276(3),
      R => '0'
    );
\length_V_reg_276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => \^length_v_1_fu_58_reg[4]_0\(0),
      Q => length_V_reg_276(4),
      R => '0'
    );
\length_V_reg_276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[5]_0\(2),
      D => \^length_v_1_fu_58_reg[4]_0\(1),
      Q => length_V_reg_276(5),
      R => '0'
    );
\p_066_0_i_i_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(0),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(0),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(1),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(1),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(2),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(2),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(3),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(3),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(4),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(4),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(5),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(5),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(6),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(6),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(7),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(7),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => count_V_2_reg_304(8),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(8),
      R => ap_NS_fsm13_out
    );
\ram_reg_i_10__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^length_v_1_fu_58_reg[4]_0\(0),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(4),
      I2 => iptr,
      O => \iptr_reg[0]\(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(3),
      I1 => \length_V_1_fu_58_reg_n_7_[3]\,
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      I3 => \^q\(0),
      I4 => \length_V_1_fu_58_reg_n_7_[2]\,
      I5 => iptr,
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA9FFFF0000"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[3]\,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[2]\,
      I4 => truncate_tree_U0_output_length_histogram1_V_address0(3),
      I5 => iptr,
      O => \iptr_reg[0]\(3)
    );
\ram_reg_i_11__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(2),
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => iptr,
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9FF00"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      I3 => truncate_tree_U0_output_length_histogram1_V_address0(2),
      I4 => iptr,
      O => \iptr_reg[0]\(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(1),
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => iptr,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[1]\,
      I1 => \^q\(0),
      I2 => truncate_tree_U0_output_length_histogram1_V_address0(1),
      I3 => iptr,
      O => \iptr_reg[0]\(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^q\(0),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(0),
      I2 => iptr,
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_1_n_7\,
      I1 => ap_CS_fsm_state7,
      O => canonize_tree_U0_symbol_bits_V_we0
    );
\ram_reg_i_20__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \length_V_1_fu_58_reg_n_7_[4]\,
      O => DIADI(4)
    );
\ram_reg_i_21__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \length_V_1_fu_58_reg_n_7_[3]\,
      O => DIADI(3)
    );
\ram_reg_i_22__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      O => DIADI(2)
    );
\ram_reg_i_23__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      O => DIADI(1)
    );
\ram_reg_i_24__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(0),
      O => DIADI(0)
    );
\ram_reg_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      O => WEA(0)
    );
\ram_reg_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_6__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_9__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_116_reg(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^length_v_1_fu_58_reg[4]_0\(1),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(5),
      I2 => iptr,
      O => \iptr_reg[0]\(5)
    );
\t_V_5_reg_151[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF20FF20FF2020"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(1),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm[4]_i_2_n_7\,
      I3 => \^icmp_ln879_reg_272_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => \ap_CS_fsm_reg[3]_1\,
      O => \t_V_5_reg_151[8]_i_1_n_7\
    );
\t_V_5_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(0),
      Q => t_V_5_reg_151(0),
      R => '0'
    );
\t_V_5_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(1),
      Q => t_V_5_reg_151(1),
      R => '0'
    );
\t_V_5_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(2),
      Q => t_V_5_reg_151(2),
      R => '0'
    );
\t_V_5_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(3),
      Q => t_V_5_reg_151(3),
      R => '0'
    );
\t_V_5_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(4),
      Q => t_V_5_reg_151(4),
      R => '0'
    );
\t_V_5_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(5),
      Q => t_V_5_reg_151(5),
      R => '0'
    );
\t_V_5_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(6),
      Q => t_V_5_reg_151(6),
      R => '0'
    );
\t_V_5_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(7),
      Q => t_V_5_reg_151(7),
      R => '0'
    );
\t_V_5_reg_151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(8),
      Q => t_V_5_reg_151(8),
      R => '0'
    );
\tptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^ap_cs_fsm_reg[5]_0\(1),
      I2 => truncated_length_his_t_empty_n,
      I3 => tptr,
      O => \ap_CS_fsm_reg[2]_0\
    );
\val_assign5_loc_read_reg_244[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => val_assign5_loc_c_empty_n,
      I3 => sorted_copy2_value_V_t_empty_n,
      I4 => truncated_length_his_t_empty_n,
      O => \^canonize_tree_u0_val_assign5_loc_read\
    );
\val_assign5_loc_read_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(0),
      Q => val_assign5_loc_read_reg_244(0),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(1),
      Q => val_assign5_loc_read_reg_244(1),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(2),
      Q => val_assign5_loc_read_reg_244(2),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(3),
      Q => val_assign5_loc_read_reg_244(3),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(4),
      Q => val_assign5_loc_read_reg_244(4),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(5),
      Q => val_assign5_loc_read_reg_244(5),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(6),
      Q => val_assign5_loc_read_reg_244(6),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(7),
      Q => val_assign5_loc_read_reg_244(7),
      R => '0'
    );
\val_assign5_loc_read_reg_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign5_loc_read\,
      D => if_dout(8),
      Q => val_assign5_loc_read_reg_244(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \child_depth_next_V_reg_642_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0106_0_i_i_reg_352_reg[5]\ : in STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    compute_bit_length_U0_right_V_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    \p_097_0_i_i_reg_293_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    tmp_reg_652_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram : entity is "compute_bit_lengtkbM_ram";
end design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal child_depth_V_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal child_depth_V_ce0 : STD_LOGIC;
  signal child_depth_V_ce1 : STD_LOGIC;
  signal child_depth_V_d0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_V_we0 : STD_LOGIC;
  signal child_depth_curr_V_reg_637 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_352[5]_i_1\ : label is "soft_lutpair23";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1530;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "child_depth_V_U/compute_bit_lengtkbM_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 5;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 5;
begin
  D(5 downto 0) <= \^d\(5 downto 0);
\p_0106_0_i_i_reg_352[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(0),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(0),
      O => ram_reg_0(0)
    );
\p_0106_0_i_i_reg_352[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(1),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(1),
      O => ram_reg_0(1)
    );
\p_0106_0_i_i_reg_352[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(2),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(2),
      O => ram_reg_0(2)
    );
\p_0106_0_i_i_reg_352[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(3),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(3),
      O => ram_reg_0(3)
    );
\p_0106_0_i_i_reg_352[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(4),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(4),
      O => ram_reg_0(4)
    );
\p_0106_0_i_i_reg_352[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => child_depth_curr_V_reg_637(5),
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => \p_0106_0_i_i_reg_352_reg[5]_0\(5),
      O => ram_reg_0(5)
    );
\p_097_0_i_i_reg_293[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(0),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(0),
      O => \child_depth_next_V_reg_642_reg[5]\(0)
    );
\p_097_0_i_i_reg_293[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(1),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(1),
      O => \child_depth_next_V_reg_642_reg[5]\(1)
    );
\p_097_0_i_i_reg_293[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(2),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(2),
      O => \child_depth_next_V_reg_642_reg[5]\(2)
    );
\p_097_0_i_i_reg_293[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(3),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(3),
      O => \child_depth_next_V_reg_642_reg[5]\(3)
    );
\p_097_0_i_i_reg_293[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(4),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(4),
      O => \child_depth_next_V_reg_642_reg[5]\(4)
    );
\p_097_0_i_i_reg_293[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \p_097_0_i_i_reg_293_reg[5]\(5),
      I1 => Q(4),
      I2 => ram_reg_6,
      I3 => tmp_reg_652_pp1_iter1_reg,
      I4 => \^d\(5),
      O => \child_depth_next_V_reg_642_reg[5]\(5)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => child_depth_V_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => child_depth_V_address1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 0) => child_depth_V_d0(5 downto 0),
      DIBDI(15 downto 0) => B"0000000000111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 6) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 6),
      DOADO(5 downto 0) => child_depth_curr_V_reg_637(5 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => \^d\(5 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => child_depth_V_ce0,
      ENBWREN => child_depth_V_ce1,
      REGCEAREGCE => Q(2),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => child_depth_V_we0,
      WEA(0) => child_depth_V_we0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => Q(1),
      I2 => ram_reg_1(0),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(0),
      O => child_depth_V_address0(0)
    );
\ram_reg_i_11__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(7),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(7),
      O => child_depth_V_address1(7)
    );
\ram_reg_i_12__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(6),
      O => child_depth_V_address1(6)
    );
\ram_reg_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(5),
      O => child_depth_V_address1(5)
    );
\ram_reg_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(4),
      O => child_depth_V_address1(4)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(3),
      O => child_depth_V_address1(3)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(2),
      O => child_depth_V_address1(2)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(1),
      O => child_depth_V_address1(1)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_7(0),
      I1 => ram_reg_6,
      I2 => Q(3),
      I3 => ram_reg_1(0),
      O => child_depth_V_address1(0)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_4(5),
      I1 => Q(4),
      I2 => ap_enable_reg_pp1_iter0,
      O => child_depth_V_d0(5)
    );
\ram_reg_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(0),
      O => child_depth_V_ce0
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_4(4),
      I1 => Q(4),
      I2 => ap_enable_reg_pp1_iter0,
      O => child_depth_V_d0(4)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_4(3),
      I1 => Q(4),
      I2 => ap_enable_reg_pp1_iter0,
      O => child_depth_V_d0(3)
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_4(2),
      I1 => Q(4),
      I2 => ap_enable_reg_pp1_iter0,
      O => child_depth_V_d0(2)
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_4(1),
      I1 => Q(4),
      I2 => ap_enable_reg_pp1_iter0,
      O => child_depth_V_d0(1)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ram_reg_4(0),
      O => child_depth_V_d0(0)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(4),
      I3 => Q(0),
      O => child_depth_V_we0
    );
\ram_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => ram_reg_6,
      O => child_depth_V_ce1
    );
\ram_reg_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => Q(1),
      I2 => ram_reg_1(7),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(7),
      O => child_depth_V_address0(7)
    );
\ram_reg_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => Q(1),
      I2 => ram_reg_1(6),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(6),
      O => child_depth_V_address0(6)
    );
\ram_reg_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => Q(1),
      I2 => ram_reg_1(5),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(5),
      O => child_depth_V_address0(5)
    );
\ram_reg_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => Q(1),
      I2 => ram_reg_1(4),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(4),
      O => child_depth_V_address0(4)
    );
\ram_reg_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => Q(1),
      I2 => ram_reg_1(3),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(3),
      O => child_depth_V_address0(3)
    );
\ram_reg_i_8__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => Q(1),
      I2 => ram_reg_1(2),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(2),
      O => child_depth_V_address0(2)
    );
\ram_reg_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2E2E200E2E2E2"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => Q(1),
      I2 => ram_reg_1(1),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(4),
      I5 => ram_reg_2(1),
      O => child_depth_V_address0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram is
  port (
    \icmp_ln883_1_reg_666_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_i_i_reg_282_reg[3]\ : out STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[3]\ : out STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[4]\ : out STD_LOGIC;
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[2]\ : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[3]\ : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[4]\ : out STD_LOGIC;
    \q0_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC;
    icmp_ln883_reg_662 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \ap_CS_fsm[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \zext_ln544_7_reg_670_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[5]\ : in STD_LOGIC;
    \zext_ln544_7_reg_670_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram : entity is "compute_bit_lengtlbW_ram";
end design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_7\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter1_reg\ : STD_LOGIC;
  signal \^child_depth_curr_v_1_reg_710_reg[2]\ : STD_LOGIC;
  signal \^child_depth_curr_v_1_reg_710_reg[3]\ : STD_LOGIC;
  signal \^child_depth_curr_v_1_reg_710_reg[4]\ : STD_LOGIC;
  signal \^i_0_i_i_reg_282_reg[3]\ : STD_LOGIC;
  signal \^icmp_ln883_1_reg_666_reg[0]\ : STD_LOGIC;
  signal internal_length_hist_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal internal_length_hist_ce0 : STD_LOGIC;
  signal \^length_histogram_v_d0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_0106_0_i_i_reg_352_reg[3]\ : STD_LOGIC;
  signal \^p_0106_0_i_i_reg_352_reg[4]\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_reg_0_63_0_0_i_10_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_11_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_12_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_13_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_14_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_15_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_16_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_17_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_7_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_8_n_7 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_9_n_7 : STD_LOGIC;
  signal \ram_reg_i_18__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__2_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \length_V_reg_656[3]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \length_V_reg_656[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \length_V_reg_656[4]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[8]_i_3\ : label is "soft_lutpair24";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_12 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_16 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_17 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_7 : label is "soft_lutpair24";
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "internal_length_hist_U/compute_bit_lengtlbW_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute SOFT_HLUTNM of \ram_reg_i_20__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_i_23__3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ram_reg_i_24__3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ram_reg_i_25__3\ : label is "soft_lutpair27";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp1_iter1_reg <= \^ap_enable_reg_pp1_iter1_reg\;
  \child_depth_curr_V_1_reg_710_reg[2]\ <= \^child_depth_curr_v_1_reg_710_reg[2]\;
  \child_depth_curr_V_1_reg_710_reg[3]\ <= \^child_depth_curr_v_1_reg_710_reg[3]\;
  \child_depth_curr_V_1_reg_710_reg[4]\ <= \^child_depth_curr_v_1_reg_710_reg[4]\;
  \i_0_i_i_reg_282_reg[3]\ <= \^i_0_i_i_reg_282_reg[3]\;
  \icmp_ln883_1_reg_666_reg[0]\ <= \^icmp_ln883_1_reg_666_reg[0]\;
  length_histogram_V_d0(8 downto 0) <= \^length_histogram_v_d0\(8 downto 0);
  \p_0106_0_i_i_reg_352_reg[3]\ <= \^p_0106_0_i_i_reg_352_reg[3]\;
  \p_0106_0_i_i_reg_352_reg[4]\ <= \^p_0106_0_i_i_reg_352_reg[4]\;
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_0\(3),
      I1 => \ap_CS_fsm[2]_i_2_0\(4),
      I2 => \ap_CS_fsm[2]_i_2_0\(1),
      I3 => \ap_CS_fsm[2]_i_2_0\(2),
      I4 => \ap_CS_fsm[2]_i_2_0\(0),
      I5 => \ap_CS_fsm[2]_i_3_n_7\,
      O => \^i_0_i_i_reg_282_reg[3]\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_0\(5),
      I1 => \ap_CS_fsm[2]_i_2_0\(6),
      O => \ap_CS_fsm[2]_i_3_n_7\
    );
\i_0_i_i_reg_282[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i_0_i_i_reg_282_reg[3]\,
      I1 => Q(0),
      O => \^e\(0)
    );
\length_V_reg_656[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]_0\(2),
      I1 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I2 => \zext_ln544_7_reg_670_reg[5]_0\(1),
      I3 => \zext_ln544_7_reg_670_reg[5]_0\(3),
      O => \^child_depth_curr_v_1_reg_710_reg[2]\
    );
\length_V_reg_656[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]\(3),
      I1 => \zext_ln544_7_reg_670_reg[5]\(1),
      I2 => \zext_ln544_7_reg_670_reg[5]\(0),
      I3 => \zext_ln544_7_reg_670_reg[5]\(2),
      I4 => \zext_ln544_7_reg_670_reg[5]\(4),
      O => \^p_0106_0_i_i_reg_352_reg[3]\
    );
\length_V_reg_656[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]_0\(3),
      I1 => \zext_ln544_7_reg_670_reg[5]_0\(1),
      I2 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I3 => \zext_ln544_7_reg_670_reg[5]_0\(2),
      I4 => \zext_ln544_7_reg_670_reg[5]_0\(4),
      O => \^child_depth_curr_v_1_reg_710_reg[3]\
    );
\length_V_reg_656[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]\(4),
      I1 => \zext_ln544_7_reg_670_reg[5]\(2),
      I2 => \zext_ln544_7_reg_670_reg[5]\(0),
      I3 => \zext_ln544_7_reg_670_reg[5]\(1),
      I4 => \zext_ln544_7_reg_670_reg[5]\(3),
      I5 => \zext_ln544_7_reg_670_reg[5]\(5),
      O => \^p_0106_0_i_i_reg_352_reg[4]\
    );
\length_V_reg_656[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]_0\(4),
      I1 => \zext_ln544_7_reg_670_reg[5]_0\(2),
      I2 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I3 => \zext_ln544_7_reg_670_reg[5]_0\(1),
      I4 => \zext_ln544_7_reg_670_reg[5]_0\(3),
      I5 => \zext_ln544_7_reg_670_reg[5]_0\(5),
      O => \^child_depth_curr_v_1_reg_710_reg[4]\
    );
\op2_assign_reg_361[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \p_0106_0_i_i_reg_352_reg[5]\,
      I1 => ram_reg_0,
      I2 => Q(1),
      O => \^ap_enable_reg_pp1_iter1_reg\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FECC"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_enable_reg_pp1_iter0,
      O => internal_length_hist_ce0
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(0),
      Q => \q0_reg[8]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(1),
      Q => \q0_reg[8]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(2),
      Q => \q0_reg[8]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(3),
      Q => \q0_reg[8]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(4),
      Q => \q0_reg[8]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(5),
      Q => \q0_reg[8]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(6),
      Q => \q0_reg[8]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(7),
      Q => \q0_reg[8]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(8),
      Q => \q0_reg[8]_0\(8),
      R => '0'
    );
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => \q0_reg[0]_0\,
      I3 => ram_reg_0_63_0_0_i_7_n_7,
      I4 => \zext_ln544_7_reg_670_reg[5]\(0),
      I5 => ram_reg_0_63_0_0_i_8_n_7,
      O => internal_length_hist_address0(0)
    );
ram_reg_0_63_0_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]\(1),
      I1 => \zext_ln544_7_reg_670_reg[5]\(0),
      I2 => \zext_ln544_7_reg_670_reg[5]\(2),
      O => ram_reg_0_63_0_0_i_10_n_7
    );
ram_reg_0_63_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2A802A802A80"
    )
        port map (
      I0 => ram_reg_0_63_0_0_i_16_n_7,
      I1 => \zext_ln544_7_reg_670_reg[5]_0\(1),
      I2 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I3 => \zext_ln544_7_reg_670_reg[5]_0\(2),
      I4 => \ap_CS_fsm[2]_i_2_0\(2),
      I5 => ram_reg_0_63_0_0_i_17_n_7,
      O => ram_reg_0_63_0_0_i_11_n_7
    );
ram_reg_0_63_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]\(2),
      I1 => \zext_ln544_7_reg_670_reg[5]\(0),
      I2 => \zext_ln544_7_reg_670_reg[5]\(1),
      I3 => \zext_ln544_7_reg_670_reg[5]\(3),
      O => ram_reg_0_63_0_0_i_12_n_7
    );
ram_reg_0_63_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400F4F0F0F0F0"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter1_reg\,
      I1 => \^child_depth_curr_v_1_reg_710_reg[2]\,
      I2 => \ap_CS_fsm[2]_i_2_0\(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp1_iter0,
      O => ram_reg_0_63_0_0_i_13_n_7
    );
ram_reg_0_63_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400F4F0F0F0F0"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter1_reg\,
      I1 => \^child_depth_curr_v_1_reg_710_reg[3]\,
      I2 => \ap_CS_fsm[2]_i_2_0\(4),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp1_iter0,
      O => ram_reg_0_63_0_0_i_14_n_7
    );
ram_reg_0_63_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400F4F0F0F0F0"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter1_reg\,
      I1 => \^child_depth_curr_v_1_reg_710_reg[4]\,
      I2 => \ap_CS_fsm[2]_i_2_0\(5),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp1_iter0,
      O => ram_reg_0_63_0_0_i_15_n_7
    );
ram_reg_0_63_0_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_enable_reg_pp1_iter1_reg\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(2),
      O => ram_reg_0_63_0_0_i_16_n_7
    );
ram_reg_0_63_0_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter0,
      O => ram_reg_0_63_0_0_i_17_n_7
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4FF44444"
    )
        port map (
      I0 => \ram_reg_i_21__2_n_7\,
      I1 => \q0_reg[0]_1\,
      I2 => \zext_ln544_7_reg_670_reg[5]\(1),
      I3 => \zext_ln544_7_reg_670_reg[5]\(0),
      I4 => ram_reg_0_63_0_0_i_7_n_7,
      I5 => ram_reg_0_63_0_0_i_9_n_7,
      O => internal_length_hist_address0(1)
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_0_63_0_0_i_10_n_7,
      I4 => ram_reg_0_63_0_0_i_7_n_7,
      I5 => ram_reg_0_63_0_0_i_11_n_7,
      O => internal_length_hist_address0(2)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_63_0_0_i_12_n_7,
      I4 => ram_reg_0_63_0_0_i_7_n_7,
      I5 => ram_reg_0_63_0_0_i_13_n_7,
      O => internal_length_hist_address0(3)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => \q0_reg[0]_4\,
      I3 => \^p_0106_0_i_i_reg_352_reg[3]\,
      I4 => ram_reg_0_63_0_0_i_7_n_7,
      I5 => ram_reg_0_63_0_0_i_14_n_7,
      O => internal_length_hist_address0(4)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => \q0_reg[0]_5\,
      I3 => \^p_0106_0_i_i_reg_352_reg[4]\,
      I4 => ram_reg_0_63_0_0_i_7_n_7,
      I5 => ram_reg_0_63_0_0_i_15_n_7,
      O => internal_length_hist_address0(5)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \p_0106_0_i_i_reg_352_reg[5]\,
      I2 => ram_reg_0,
      I3 => Q(1),
      I4 => Q(2),
      O => ram_reg_0_63_0_0_i_7_n_7
    );
ram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001100F1F0F0F0F0"
    )
        port map (
      I0 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I1 => \^ap_enable_reg_pp1_iter1_reg\,
      I2 => \ap_CS_fsm[2]_i_2_0\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp1_iter0,
      O => ram_reg_0_63_0_0_i_8_n_7
    );
ram_reg_0_63_0_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF282828"
    )
        port map (
      I0 => ram_reg_0_63_0_0_i_16_n_7,
      I1 => \zext_ln544_7_reg_670_reg[5]_0\(0),
      I2 => \zext_ln544_7_reg_670_reg[5]_0\(1),
      I3 => \ap_CS_fsm[2]_i_2_0\(1),
      I4 => ram_reg_0_63_0_0_i_17_n_7,
      O => ram_reg_0_63_0_0_i_9_n_7
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => \^icmp_ln883_1_reg_666_reg[0]\
    );
\ram_reg_i_10__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFAB4054"
    )
        port map (
      I0 => \ram_reg_i_23__3_n_7\,
      I1 => ram_reg_1(1),
      I2 => ram_reg_3,
      I3 => \ram_reg_i_24__3_n_7\,
      I4 => ram_reg_1(6),
      I5 => \ram_reg_i_21__2_n_7\,
      O => \^length_histogram_v_d0\(6)
    );
\ram_reg_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2B00D4"
    )
        port map (
      I0 => \ram_reg_i_24__3_n_7\,
      I1 => ram_reg_3,
      I2 => ram_reg_1(1),
      I3 => \ram_reg_i_25__3_n_7\,
      I4 => ram_reg_1(5),
      I5 => \ram_reg_i_21__2_n_7\,
      O => \^length_histogram_v_d0\(5)
    );
\ram_reg_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC000AFFFC000"
    )
        port map (
      I0 => \ram_reg_i_26__2_n_7\,
      I1 => \ram_reg_i_22__2_n_7\,
      I2 => ram_reg_1(2),
      I3 => ram_reg_1(3),
      I4 => ram_reg_1(4),
      I5 => \ram_reg_i_21__2_n_7\,
      O => \^length_histogram_v_d0\(4)
    );
\ram_reg_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002B00D400FF0000"
    )
        port map (
      I0 => \ram_reg_i_24__3_n_7\,
      I1 => ram_reg_3,
      I2 => ram_reg_1(1),
      I3 => \ram_reg_i_21__2_n_7\,
      I4 => ram_reg_1(3),
      I5 => ram_reg_1(2),
      O => \^length_histogram_v_d0\(3)
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000566A6A6A"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_1(1),
      I2 => ram_reg_3,
      I3 => ram_reg_2,
      I4 => ram_reg_1(0),
      I5 => \ram_reg_i_21__2_n_7\,
      O => \^length_histogram_v_d0\(2)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666000000000000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_1(1),
      I2 => ram_reg_2,
      I3 => ram_reg_1(0),
      I4 => Q(2),
      I5 => ap_enable_reg_pp1_iter0,
      O => \^length_histogram_v_d0\(1)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      I2 => ram_reg_1(0),
      I3 => ram_reg_2,
      O => \^length_histogram_v_d0\(0)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF077FFFFFFFFF"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => ram_reg_1(1),
      I4 => \ram_reg_i_23__3_n_7\,
      I5 => ram_reg_1(6),
      O => \ram_reg_i_18__4_n_7\
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \ram_reg_i_23__3_n_7\,
      I1 => ram_reg_1(8),
      I2 => ram_reg_1(7),
      I3 => ram_reg_1(6),
      I4 => \ram_reg_i_22__2_n_7\,
      O => \ram_reg_i_19__3_n_7\
    );
\ram_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007000"
    )
        port map (
      I0 => ram_reg,
      I1 => icmp_ln883_reg_662,
      I2 => Q(2),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ram_reg_0,
      I5 => \^e\(0),
      O => \^icmp_ln883_1_reg_666_reg[0]\
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"077F"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => ram_reg_1(1),
      O => \ram_reg_i_20__4_n_7\
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => Q(2),
      O => \ram_reg_i_21__2_n_7\
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E888000000000000"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_3,
      I2 => ram_reg_2,
      I3 => ram_reg_1(0),
      I4 => Q(2),
      I5 => ap_enable_reg_pp1_iter0,
      O => \ram_reg_i_22__2_n_7\
    );
\ram_reg_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => ram_reg_1(2),
      I2 => ram_reg_1(3),
      I3 => ram_reg_1(5),
      O => \ram_reg_i_23__3_n_7\
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_2,
      O => \ram_reg_i_24__3_n_7\
    );
\ram_reg_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => ram_reg_1(2),
      I2 => ram_reg_1(4),
      O => \ram_reg_i_25__3_n_7\
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777000000000000"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_3,
      I2 => ram_reg_2,
      I3 => ram_reg_1(0),
      I4 => Q(2),
      I5 => ap_enable_reg_pp1_iter0,
      O => \ram_reg_i_26__2_n_7\
    );
\ram_reg_i_8__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => \ram_reg_i_18__4_n_7\,
      I1 => ram_reg_1(7),
      I2 => ram_reg_1(8),
      I3 => Q(2),
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \ram_reg_i_19__3_n_7\,
      O => \^length_histogram_v_d0\(8)
    );
\ram_reg_i_9__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330022F03300"
    )
        port map (
      I0 => \ram_reg_i_20__4_n_7\,
      I1 => \ram_reg_i_21__2_n_7\,
      I2 => \ram_reg_i_22__2_n_7\,
      I3 => ram_reg_1(7),
      I4 => ram_reg_1(6),
      I5 => \ram_reg_i_23__3_n_7\,
      O => \^length_histogram_v_d0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword_fmb6_ram is
  port (
    ram_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[26]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[26]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__52_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__52_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword_fmb6_ram : entity is "create_codeword_fmb6_ram";
end design_1_huffman_encoding_0_1_create_codeword_fmb6_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword_fmb6_ram is
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal first_codeword_V_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^ram_reg\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__10_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__11_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__12_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__13_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__14_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__15_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__16_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__18_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__19_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__20_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__21_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__22_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__23_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__24_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__26_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__27_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__28_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__29_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__30_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__31_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__32_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__34_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__35_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__36_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__37_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__38_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__39_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__40_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__42_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__43_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__44_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__45_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__46_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__47_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__48_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__49_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__50_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__51_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__52_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__7_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__8_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_n_7\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q0[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q0[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[17]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[18]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q0[19]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[20]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q0[21]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \q0[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \q0[24]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q0[25]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \q0[8]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair102";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 729;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__10\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__10\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__10\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__10\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__10\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__10\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__10\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__10\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__11\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__11\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__11\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__11\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__11\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__11\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__11\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__11\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__12\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__12\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__12\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__12\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__12\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__12\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__12\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__12\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__13\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__13\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__13\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__13\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__13\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__13\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__13\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__13\ : label is 7;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__14\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__14\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__14\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__14\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__14\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__14\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__14\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__14\ : label is 7;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__15\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__15\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__15\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__15\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__15\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__15\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__15\ : label is 8;
  attribute ram_slice_end of \ram_reg_0_15_0_0__15\ : label is 8;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__16\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__16\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__16\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__16\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__16\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__16\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__16\ : label is 8;
  attribute ram_slice_end of \ram_reg_0_15_0_0__16\ : label is 8;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__17\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__17\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__17\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__17\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__17\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__17\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__17\ : label is 9;
  attribute ram_slice_end of \ram_reg_0_15_0_0__17\ : label is 9;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__18\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__18\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__18\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__18\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__18\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__18\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__18\ : label is 9;
  attribute ram_slice_end of \ram_reg_0_15_0_0__18\ : label is 9;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__19\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__19\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__19\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__19\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__19\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__19\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__19\ : label is 10;
  attribute ram_slice_end of \ram_reg_0_15_0_0__19\ : label is 10;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__20\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__20\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__20\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__20\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__20\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__20\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__20\ : label is 10;
  attribute ram_slice_end of \ram_reg_0_15_0_0__20\ : label is 10;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__21\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__21\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__21\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__21\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__21\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__21\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__21\ : label is 11;
  attribute ram_slice_end of \ram_reg_0_15_0_0__21\ : label is 11;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__22\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__22\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__22\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__22\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__22\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__22\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__22\ : label is 11;
  attribute ram_slice_end of \ram_reg_0_15_0_0__22\ : label is 11;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__23\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__23\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__23\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__23\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__23\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__23\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__23\ : label is 12;
  attribute ram_slice_end of \ram_reg_0_15_0_0__23\ : label is 12;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__24\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__24\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__24\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__24\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__24\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__24\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__24\ : label is 12;
  attribute ram_slice_end of \ram_reg_0_15_0_0__24\ : label is 12;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__25\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__25\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__25\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__25\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__25\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__25\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__25\ : label is 13;
  attribute ram_slice_end of \ram_reg_0_15_0_0__25\ : label is 13;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__26\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__26\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__26\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__26\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__26\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__26\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__26\ : label is 13;
  attribute ram_slice_end of \ram_reg_0_15_0_0__26\ : label is 13;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__27\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__27\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__27\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__27\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__27\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__27\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__27\ : label is 14;
  attribute ram_slice_end of \ram_reg_0_15_0_0__27\ : label is 14;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__28\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__28\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__28\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__28\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__28\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__28\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__28\ : label is 14;
  attribute ram_slice_end of \ram_reg_0_15_0_0__28\ : label is 14;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__29\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__29\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__29\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__29\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__29\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute ram_slice_end of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__30\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__30\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__30\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__30\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__30\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__30\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__30\ : label is 15;
  attribute ram_slice_end of \ram_reg_0_15_0_0__30\ : label is 15;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__31\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__31\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__31\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__31\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__31\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__31\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__31\ : label is 16;
  attribute ram_slice_end of \ram_reg_0_15_0_0__31\ : label is 16;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__32\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__32\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__32\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__32\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__32\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute ram_slice_end of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__33\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__33\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__33\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__33\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__33\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__33\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__33\ : label is 17;
  attribute ram_slice_end of \ram_reg_0_15_0_0__33\ : label is 17;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__34\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__34\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__34\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__34\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__34\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__34\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__34\ : label is 17;
  attribute ram_slice_end of \ram_reg_0_15_0_0__34\ : label is 17;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__35\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__35\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__35\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__35\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__35\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__35\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__35\ : label is 18;
  attribute ram_slice_end of \ram_reg_0_15_0_0__35\ : label is 18;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__36\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__36\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__36\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__36\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__36\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__36\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__36\ : label is 18;
  attribute ram_slice_end of \ram_reg_0_15_0_0__36\ : label is 18;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__37\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__37\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__37\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__37\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__37\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__37\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__37\ : label is 19;
  attribute ram_slice_end of \ram_reg_0_15_0_0__37\ : label is 19;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__38\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__38\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__38\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__38\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__38\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__38\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__38\ : label is 19;
  attribute ram_slice_end of \ram_reg_0_15_0_0__38\ : label is 19;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__39\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__39\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__39\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__39\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__39\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__39\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__39\ : label is 20;
  attribute ram_slice_end of \ram_reg_0_15_0_0__39\ : label is 20;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__40\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__40\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__40\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__40\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__40\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__40\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__40\ : label is 20;
  attribute ram_slice_end of \ram_reg_0_15_0_0__40\ : label is 20;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__41\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__41\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__41\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__41\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__41\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__41\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__41\ : label is 21;
  attribute ram_slice_end of \ram_reg_0_15_0_0__41\ : label is 21;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__42\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__42\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__42\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__42\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__42\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__42\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__42\ : label is 21;
  attribute ram_slice_end of \ram_reg_0_15_0_0__42\ : label is 21;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__43\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__43\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__43\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__43\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__43\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__43\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__43\ : label is 22;
  attribute ram_slice_end of \ram_reg_0_15_0_0__43\ : label is 22;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__44\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__44\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__44\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__44\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__44\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__44\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__44\ : label is 22;
  attribute ram_slice_end of \ram_reg_0_15_0_0__44\ : label is 22;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__45\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__45\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__45\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__45\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__45\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__45\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__45\ : label is 23;
  attribute ram_slice_end of \ram_reg_0_15_0_0__45\ : label is 23;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__46\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__46\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__46\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__46\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__46\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__46\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__46\ : label is 23;
  attribute ram_slice_end of \ram_reg_0_15_0_0__46\ : label is 23;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__47\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__47\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__47\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__47\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__47\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__47\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__47\ : label is 24;
  attribute ram_slice_end of \ram_reg_0_15_0_0__47\ : label is 24;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__48\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__48\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__48\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__48\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__48\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__48\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__48\ : label is 24;
  attribute ram_slice_end of \ram_reg_0_15_0_0__48\ : label is 24;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__49\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__49\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__49\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__49\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__49\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__49\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__49\ : label is 25;
  attribute ram_slice_end of \ram_reg_0_15_0_0__49\ : label is 25;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__50\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__50\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__50\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__50\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__50\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__50\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__50\ : label is 25;
  attribute ram_slice_end of \ram_reg_0_15_0_0__50\ : label is 25;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__51\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__51\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__51\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__51\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__51\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__51\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__51\ : label is 26;
  attribute ram_slice_end of \ram_reg_0_15_0_0__51\ : label is 26;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__52\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__52\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__52\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__52\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__52\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute ram_slice_end of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__7\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__7\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__7\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__7\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__7\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__7\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__7\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__7\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__8\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__8\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__8\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__8\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__8\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__8\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__8\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__8\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__9\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__9\ : label is "first_codeword_V_U/create_codeword_fmb6_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__9\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__9\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__9\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__9\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__9\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__9\ : label is 5;
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  ram_reg <= \^ram_reg\;
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_7\,
      I1 => \^ram_reg\,
      I2 => ram_reg_0_15_0_0_n_7,
      O => q00(0)
    );
\q0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__20_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__19_n_7\,
      O => q00(10)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__22_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__21_n_7\,
      O => q00(11)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__24_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__23_n_7\,
      O => q00(12)
    );
\q0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__26_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__25_n_7\,
      O => q00(13)
    );
\q0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__28_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__27_n_7\,
      O => q00(14)
    );
\q0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__30_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__29_n_7\,
      O => q00(15)
    );
\q0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__32_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__31_n_7\,
      O => q00(16)
    );
\q0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__34_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__33_n_7\,
      O => q00(17)
    );
\q0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__36_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__35_n_7\,
      O => q00(18)
    );
\q0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__38_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__37_n_7\,
      O => q00(19)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__1_n_7\,
      O => q00(1)
    );
\q0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__40_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__39_n_7\,
      O => q00(20)
    );
\q0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__42_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__41_n_7\,
      O => q00(21)
    );
\q0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__44_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__43_n_7\,
      O => q00(22)
    );
\q0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__46_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__45_n_7\,
      O => q00(23)
    );
\q0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__48_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__47_n_7\,
      O => q00(24)
    );
\q0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__50_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__49_n_7\,
      O => q00(25)
    );
\q0[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__51_n_7\,
      O => q00(26)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__3_n_7\,
      O => q00(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__5_n_7\,
      O => q00(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__8_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__7_n_7\,
      O => q00(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__10_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__9_n_7\,
      O => q00(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__12_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__11_n_7\,
      O => q00(6)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__14_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__13_n_7\,
      O => q00(7)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__16_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__15_n_7\,
      O => q00(8)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__18_n_7\,
      I1 => \^ram_reg\,
      I2 => \ram_reg_0_15_0_0__17_n_7\,
      O => q00(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => \q0_reg[26]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(10),
      Q => \q0_reg[26]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(11),
      Q => \q0_reg[26]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(12),
      Q => \q0_reg[26]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(13),
      Q => \q0_reg[26]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(14),
      Q => \q0_reg[26]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(15),
      Q => \q0_reg[26]_0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(16),
      Q => \q0_reg[26]_0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(17),
      Q => \q0_reg[26]_0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(18),
      Q => \q0_reg[26]_0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(19),
      Q => \q0_reg[26]_0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => \q0_reg[26]_0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(20),
      Q => \q0_reg[26]_0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(21),
      Q => \q0_reg[26]_0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(22),
      Q => \q0_reg[26]_0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(23),
      Q => \q0_reg[26]_0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(24),
      Q => \q0_reg[26]_0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(25),
      Q => \q0_reg[26]_0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(26),
      Q => \q0_reg[26]_0\(26),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => \q0_reg[26]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => \q0_reg[26]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => \q0_reg[26]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => \q0_reg[26]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => \q0_reg[26]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => \q0_reg[26]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(8),
      Q => \q0_reg[26]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(9),
      Q => \q0_reg[26]_0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(0),
      O => ram_reg_0_15_0_0_n_7,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(0),
      O => \ram_reg_0_15_0_0__0_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(1),
      O => \ram_reg_0_15_0_0__1_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(5),
      O => \ram_reg_0_15_0_0__10_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__11\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(6),
      O => \ram_reg_0_15_0_0__11_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__11_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(5),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(6),
      O => d0(6)
    );
\ram_reg_0_15_0_0__12\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(6),
      O => \ram_reg_0_15_0_0__12_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__13\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(7),
      O => \ram_reg_0_15_0_0__13_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__13_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(6),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(7),
      O => d0(7)
    );
\ram_reg_0_15_0_0__14\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(7),
      O => \ram_reg_0_15_0_0__14_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__15\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(8),
      O => \ram_reg_0_15_0_0__15_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(7),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(8),
      O => d0(8)
    );
\ram_reg_0_15_0_0__16\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(8),
      O => \ram_reg_0_15_0_0__16_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__17\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(9),
      O => \ram_reg_0_15_0_0__17_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__17_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(8),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(9),
      O => d0(9)
    );
\ram_reg_0_15_0_0__18\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(9),
      O => \ram_reg_0_15_0_0__18_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__19\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(10),
      O => \ram_reg_0_15_0_0__19_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__19_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(9),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(10),
      O => d0(10)
    );
\ram_reg_0_15_0_0__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(0),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(1),
      O => d0(1)
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(1),
      O => \ram_reg_0_15_0_0__2_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__20\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(10),
      O => \ram_reg_0_15_0_0__20_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__21\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(11),
      O => \ram_reg_0_15_0_0__21_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__21_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(10),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(11),
      O => d0(11)
    );
\ram_reg_0_15_0_0__22\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(11),
      O => \ram_reg_0_15_0_0__22_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__23\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(12),
      O => \ram_reg_0_15_0_0__23_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__23_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(11),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(12),
      O => d0(12)
    );
\ram_reg_0_15_0_0__24\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(12),
      O => \ram_reg_0_15_0_0__24_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__25\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(13),
      O => \ram_reg_0_15_0_0__25_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__25_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(12),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(13),
      O => d0(13)
    );
\ram_reg_0_15_0_0__26\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(13),
      O => \ram_reg_0_15_0_0__26_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__27\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(14),
      O => \ram_reg_0_15_0_0__27_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__27_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(13),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(14),
      O => d0(14)
    );
\ram_reg_0_15_0_0__28\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(14),
      O => \ram_reg_0_15_0_0__28_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__29\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(15),
      O => \ram_reg_0_15_0_0__29_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__29_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(14),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(15),
      O => d0(15)
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(2),
      O => \ram_reg_0_15_0_0__3_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__30\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(15),
      O => \ram_reg_0_15_0_0__30_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__31\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(16),
      O => \ram_reg_0_15_0_0__31_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__31_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(15),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(16),
      O => d0(16)
    );
\ram_reg_0_15_0_0__32\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(16),
      O => \ram_reg_0_15_0_0__32_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__33\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(17),
      O => \ram_reg_0_15_0_0__33_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__33_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(16),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(17),
      O => d0(17)
    );
\ram_reg_0_15_0_0__34\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(17),
      O => \ram_reg_0_15_0_0__34_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__35\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(18),
      O => \ram_reg_0_15_0_0__35_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__35_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(17),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(18),
      O => d0(18)
    );
\ram_reg_0_15_0_0__36\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(18),
      O => \ram_reg_0_15_0_0__36_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__37\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(19),
      O => \ram_reg_0_15_0_0__37_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__37_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(18),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(19),
      O => d0(19)
    );
\ram_reg_0_15_0_0__38\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(19),
      O => \ram_reg_0_15_0_0__38_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__39\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(20),
      O => \ram_reg_0_15_0_0__39_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__39_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(19),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(20),
      O => d0(20)
    );
\ram_reg_0_15_0_0__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(1),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(2),
      O => d0(2)
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(2),
      O => \ram_reg_0_15_0_0__4_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__40\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(20),
      O => \ram_reg_0_15_0_0__40_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__41\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(21),
      O => \ram_reg_0_15_0_0__41_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__41_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(20),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(21),
      O => d0(21)
    );
\ram_reg_0_15_0_0__42\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(21),
      O => \ram_reg_0_15_0_0__42_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__43\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(22),
      O => \ram_reg_0_15_0_0__43_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__43_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(21),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(22),
      O => d0(22)
    );
\ram_reg_0_15_0_0__44\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(22),
      O => \ram_reg_0_15_0_0__44_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__45\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(23),
      O => \ram_reg_0_15_0_0__45_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__45_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(22),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(23),
      O => d0(23)
    );
\ram_reg_0_15_0_0__46\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(23),
      O => \ram_reg_0_15_0_0__46_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__47\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(24),
      O => \ram_reg_0_15_0_0__47_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__47_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(23),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(24),
      O => d0(24)
    );
\ram_reg_0_15_0_0__48\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(24),
      O => \ram_reg_0_15_0_0__48_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__49\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(25),
      O => \ram_reg_0_15_0_0__49_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__49_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(24),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(25),
      O => d0(25)
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(3),
      O => \ram_reg_0_15_0_0__5_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__50\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(25),
      O => \ram_reg_0_15_0_0__50_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__51\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(26),
      O => \ram_reg_0_15_0_0__51_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__51_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(25),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(26),
      O => d0(26)
    );
\ram_reg_0_15_0_0__52\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(26),
      O => \ram_reg_0_15_0_0__52_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(2),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(3),
      O => d0(3)
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(3),
      O => \ram_reg_0_15_0_0__6_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(4),
      O => \ram_reg_0_15_0_0__7_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__7_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(3),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(4),
      O => d0(4)
    );
\ram_reg_0_15_0_0__8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(4),
      O => \ram_reg_0_15_0_0__8_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[5]_0\
    );
\ram_reg_0_15_0_0__9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(5),
      O => \ram_reg_0_15_0_0__9_n_7\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_15_0_0__9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_1\(4),
      I1 => Q(0),
      I2 => \q0_reg[0]_1\,
      I3 => \ram_reg_0_15_0_0__52_0\(5),
      O => d0(5)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_0\(0),
      I1 => \q0_reg[0]_1\,
      I2 => Q(0),
      O => d0(0)
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(1),
      I3 => \q0_reg[26]_1\(0),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => \q0_reg[26]_2\(0),
      O => first_codeword_V_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(1),
      I3 => \q0_reg[26]_1\(1),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => \q0_reg[26]_2\(1),
      O => first_codeword_V_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(1),
      I3 => \q0_reg[26]_1\(2),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => \q0_reg[26]_2\(2),
      O => first_codeword_V_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(1),
      I3 => \q0_reg[26]_1\(3),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => \q0_reg[26]_2\(3),
      O => first_codeword_V_address0(3)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_1\,
      O => \^ap_cs_fsm_reg[3]\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(1),
      I3 => \q0_reg[26]_1\(4),
      I4 => \^ap_cs_fsm_reg[3]\,
      I5 => \q0_reg[26]_2\(4),
      O => \^ram_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequibs_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    or_ln52_reg_837 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequibs_ram : entity is "create_tree_frequibs_ram";
end design_1_huffman_encoding_0_1_create_tree_frequibs_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequibs_ram is
  signal frequency_0_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal frequency_0_V_ce0 : STD_LOGIC;
  signal frequency_0_V_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_0_V_we0 : STD_LOGIC;
  signal \ram_reg_i_10__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_11__7_n_7\ : STD_LOGIC;
  signal \ram_reg_i_12__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_13__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_14__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_15__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_33_n_7 : STD_LOGIC;
  signal ram_reg_i_34_n_7 : STD_LOGIC;
  signal ram_reg_i_35_n_7 : STD_LOGIC;
  signal ram_reg_i_36_n_7 : STD_LOGIC;
  signal ram_reg_i_37_n_7 : STD_LOGIC;
  signal ram_reg_i_38_n_7 : STD_LOGIC;
  signal ram_reg_i_39_n_7 : STD_LOGIC;
  signal \ram_reg_i_40__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__1_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "frequency_0_V_U/create_tree_frequibs_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
\intermediate_freq_ne_reg_803[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(0),
      I1 => ram_reg_2(0),
      I2 => DOBDO(0),
      O => D(0)
    );
\intermediate_freq_ne_reg_803[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(10),
      I1 => ram_reg_2(0),
      I2 => DOBDO(10),
      O => D(10)
    );
\intermediate_freq_ne_reg_803[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(11),
      I1 => ram_reg_2(0),
      I2 => DOBDO(11),
      O => D(11)
    );
\intermediate_freq_ne_reg_803[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(12),
      I1 => ram_reg_2(0),
      I2 => DOBDO(12),
      O => D(12)
    );
\intermediate_freq_ne_reg_803[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(13),
      I1 => ram_reg_2(0),
      I2 => DOBDO(13),
      O => D(13)
    );
\intermediate_freq_ne_reg_803[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(14),
      I1 => ram_reg_2(0),
      I2 => DOBDO(14),
      O => D(14)
    );
\intermediate_freq_ne_reg_803[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(15),
      I1 => ram_reg_2(0),
      I2 => DOBDO(15),
      O => D(15)
    );
\intermediate_freq_ne_reg_803[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(16),
      I1 => ram_reg_2(0),
      I2 => DOBDO(16),
      O => D(16)
    );
\intermediate_freq_ne_reg_803[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(17),
      I1 => ram_reg_2(0),
      I2 => DOBDO(17),
      O => D(17)
    );
\intermediate_freq_ne_reg_803[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(18),
      I1 => ram_reg_2(0),
      I2 => DOBDO(18),
      O => D(18)
    );
\intermediate_freq_ne_reg_803[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(19),
      I1 => ram_reg_2(0),
      I2 => DOBDO(19),
      O => D(19)
    );
\intermediate_freq_ne_reg_803[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(1),
      I1 => ram_reg_2(0),
      I2 => DOBDO(1),
      O => D(1)
    );
\intermediate_freq_ne_reg_803[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(20),
      I1 => ram_reg_2(0),
      I2 => DOBDO(20),
      O => D(20)
    );
\intermediate_freq_ne_reg_803[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(21),
      I1 => ram_reg_2(0),
      I2 => DOBDO(21),
      O => D(21)
    );
\intermediate_freq_ne_reg_803[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(22),
      I1 => ram_reg_2(0),
      I2 => DOBDO(22),
      O => D(22)
    );
\intermediate_freq_ne_reg_803[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(23),
      I1 => ram_reg_2(0),
      I2 => DOBDO(23),
      O => D(23)
    );
\intermediate_freq_ne_reg_803[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(24),
      I1 => ram_reg_2(0),
      I2 => DOBDO(24),
      O => D(24)
    );
\intermediate_freq_ne_reg_803[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(25),
      I1 => ram_reg_2(0),
      I2 => DOBDO(25),
      O => D(25)
    );
\intermediate_freq_ne_reg_803[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(26),
      I1 => ram_reg_2(0),
      I2 => DOBDO(26),
      O => D(26)
    );
\intermediate_freq_ne_reg_803[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(27),
      I1 => ram_reg_2(0),
      I2 => DOBDO(27),
      O => D(27)
    );
\intermediate_freq_ne_reg_803[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(28),
      I1 => ram_reg_2(0),
      I2 => DOBDO(28),
      O => D(28)
    );
\intermediate_freq_ne_reg_803[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(29),
      I1 => ram_reg_2(0),
      I2 => DOBDO(29),
      O => D(29)
    );
\intermediate_freq_ne_reg_803[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(2),
      I1 => ram_reg_2(0),
      I2 => DOBDO(2),
      O => D(2)
    );
\intermediate_freq_ne_reg_803[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(30),
      I1 => ram_reg_2(0),
      I2 => DOBDO(30),
      O => D(30)
    );
\intermediate_freq_ne_reg_803[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(31),
      I1 => ram_reg_2(0),
      I2 => DOBDO(31),
      O => D(31)
    );
\intermediate_freq_ne_reg_803[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(3),
      I1 => ram_reg_2(0),
      I2 => DOBDO(3),
      O => D(3)
    );
\intermediate_freq_ne_reg_803[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(4),
      I1 => ram_reg_2(0),
      I2 => DOBDO(4),
      O => D(4)
    );
\intermediate_freq_ne_reg_803[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(5),
      I1 => ram_reg_2(0),
      I2 => DOBDO(5),
      O => D(5)
    );
\intermediate_freq_ne_reg_803[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(6),
      I1 => ram_reg_2(0),
      I2 => DOBDO(6),
      O => D(6)
    );
\intermediate_freq_ne_reg_803[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(7),
      I1 => ram_reg_2(0),
      I2 => DOBDO(7),
      O => D(7)
    );
\intermediate_freq_ne_reg_803[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(8),
      I1 => ram_reg_2(0),
      I2 => DOBDO(8),
      O => D(8)
    );
\intermediate_freq_ne_reg_803[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_0_V_q1(9),
      I1 => ram_reg_2(0),
      I2 => DOBDO(9),
      O => D(9)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => frequency_0_V_address0(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => Q(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => \ram_reg_i_10__13_n_7\,
      DIADI(30) => \ram_reg_i_11__7_n_7\,
      DIADI(29) => \ram_reg_i_12__5_n_7\,
      DIADI(28) => \ram_reg_i_13__5_n_7\,
      DIADI(27) => \ram_reg_i_14__4_n_7\,
      DIADI(26) => \ram_reg_i_15__1_n_7\,
      DIADI(25) => \ram_reg_i_16__1_n_7\,
      DIADI(24) => \ram_reg_i_17__1_n_7\,
      DIADI(23) => \ram_reg_i_18__1_n_7\,
      DIADI(22) => \ram_reg_i_19__1_n_7\,
      DIADI(21) => \ram_reg_i_20__1_n_7\,
      DIADI(20) => \ram_reg_i_21__0_n_7\,
      DIADI(19) => \ram_reg_i_22__0_n_7\,
      DIADI(18) => \ram_reg_i_23__0_n_7\,
      DIADI(17) => \ram_reg_i_24__0_n_7\,
      DIADI(16) => \ram_reg_i_25__0_n_7\,
      DIADI(15) => \ram_reg_i_26__0_n_7\,
      DIADI(14) => \ram_reg_i_27__0_n_7\,
      DIADI(13) => \ram_reg_i_28__4_n_7\,
      DIADI(12) => \ram_reg_i_29__0_n_7\,
      DIADI(11) => \ram_reg_i_30__1_n_7\,
      DIADI(10) => \ram_reg_i_31__0_n_7\,
      DIADI(9) => \ram_reg_i_32__0_n_7\,
      DIADI(8) => ram_reg_i_33_n_7,
      DIADI(7) => ram_reg_i_34_n_7,
      DIADI(6) => ram_reg_i_35_n_7,
      DIADI(5) => ram_reg_i_36_n_7,
      DIADI(4) => ram_reg_i_37_n_7,
      DIADI(3) => ram_reg_i_38_n_7,
      DIADI(2) => ram_reg_i_39_n_7,
      DIADI(1) => \ram_reg_i_40__0_n_7\,
      DIADI(0) => \ram_reg_i_41__1_n_7\,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => frequency_0_V_q1(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => frequency_0_V_ce0,
      ENBWREN => E(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => frequency_0_V_we0,
      WEA(2) => frequency_0_V_we0,
      WEA(1) => frequency_0_V_we0,
      WEA(0) => frequency_0_V_we0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(31),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(31),
      O => \ram_reg_i_10__13_n_7\
    );
\ram_reg_i_11__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(30),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(30),
      O => \ram_reg_i_11__7_n_7\
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(29),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(29),
      O => \ram_reg_i_12__5_n_7\
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(28),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(28),
      O => \ram_reg_i_13__5_n_7\
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(27),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(27),
      O => \ram_reg_i_14__4_n_7\
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(26),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(26),
      O => \ram_reg_i_15__1_n_7\
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(25),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(25),
      O => \ram_reg_i_16__1_n_7\
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(24),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(24),
      O => \ram_reg_i_17__1_n_7\
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(23),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(23),
      O => \ram_reg_i_18__1_n_7\
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(22),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(22),
      O => \ram_reg_i_19__1_n_7\
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0(1),
      I2 => frequency_0_V_we0,
      O => frequency_0_V_ce0
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(21),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(21),
      O => \ram_reg_i_20__1_n_7\
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(20),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(20),
      O => \ram_reg_i_21__0_n_7\
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(19),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(19),
      O => \ram_reg_i_22__0_n_7\
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(18),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(18),
      O => \ram_reg_i_23__0_n_7\
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(17),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(17),
      O => \ram_reg_i_24__0_n_7\
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(16),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(16),
      O => \ram_reg_i_25__0_n_7\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(15),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(15),
      O => \ram_reg_i_26__0_n_7\
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(14),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(14),
      O => \ram_reg_i_27__0_n_7\
    );
\ram_reg_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(13),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(13),
      O => \ram_reg_i_28__4_n_7\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(12),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(12),
      O => \ram_reg_i_29__0_n_7\
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(11),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(11),
      O => \ram_reg_i_30__1_n_7\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(10),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(10),
      O => \ram_reg_i_31__0_n_7\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(9),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(9),
      O => \ram_reg_i_32__0_n_7\
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(8),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(8),
      O => ram_reg_i_33_n_7
    );
ram_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(7),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(7),
      O => ram_reg_i_34_n_7
    );
ram_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(6),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(6),
      O => ram_reg_i_35_n_7
    );
ram_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(5),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(5),
      O => ram_reg_i_36_n_7
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(4),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(4),
      O => ram_reg_i_37_n_7
    );
ram_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(3),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(3),
      O => ram_reg_i_38_n_7
    );
ram_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(2),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(2),
      O => ram_reg_i_39_n_7
    );
\ram_reg_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(7),
      O => frequency_0_V_address0(6)
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(1),
      O => \ram_reg_i_40__0_n_7\
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(0),
      O => \ram_reg_i_41__1_n_7\
    );
ram_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D000000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_5,
      O => frequency_0_V_we0
    );
\ram_reg_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(6),
      O => frequency_0_V_address0(5)
    );
\ram_reg_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(5),
      O => frequency_0_V_address0(4)
    );
\ram_reg_i_6__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(4),
      O => frequency_0_V_address0(3)
    );
\ram_reg_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(3),
      O => frequency_0_V_address0(2)
    );
\ram_reg_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(2),
      O => frequency_0_V_address0(1)
    );
\ram_reg_i_9__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => frequency_0_V_we0,
      I2 => ram_reg_2(1),
      O => frequency_0_V_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequjbC_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    or_ln52_reg_837 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequjbC_ram : entity is "create_tree_frequjbC_ram";
end design_1_huffman_encoding_0_1_create_tree_frequjbC_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequjbC_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal frequency_1_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal frequency_1_V_ce0 : STD_LOGIC;
  signal frequency_1_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_1_V_we0 : STD_LOGIC;
  signal \ram_reg_i_10__14_n_7\ : STD_LOGIC;
  signal \ram_reg_i_11__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_12__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_13__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_14__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_15__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_31__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_9__14_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4064;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "frequency_1_V_U/create_tree_frequjbC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  E(0) <= \^e\(0);
\intermediate_freq_V_1_reg_796[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(0),
      I1 => ram_reg_2(0),
      I2 => DOADO(0),
      O => D(0)
    );
\intermediate_freq_V_1_reg_796[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(10),
      I1 => ram_reg_2(0),
      I2 => DOADO(10),
      O => D(10)
    );
\intermediate_freq_V_1_reg_796[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(11),
      I1 => ram_reg_2(0),
      I2 => DOADO(11),
      O => D(11)
    );
\intermediate_freq_V_1_reg_796[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(12),
      I1 => ram_reg_2(0),
      I2 => DOADO(12),
      O => D(12)
    );
\intermediate_freq_V_1_reg_796[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(13),
      I1 => ram_reg_2(0),
      I2 => DOADO(13),
      O => D(13)
    );
\intermediate_freq_V_1_reg_796[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(14),
      I1 => ram_reg_2(0),
      I2 => DOADO(14),
      O => D(14)
    );
\intermediate_freq_V_1_reg_796[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(15),
      I1 => ram_reg_2(0),
      I2 => DOADO(15),
      O => D(15)
    );
\intermediate_freq_V_1_reg_796[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(16),
      I1 => ram_reg_2(0),
      I2 => DOADO(16),
      O => D(16)
    );
\intermediate_freq_V_1_reg_796[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(17),
      I1 => ram_reg_2(0),
      I2 => DOADO(17),
      O => D(17)
    );
\intermediate_freq_V_1_reg_796[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(18),
      I1 => ram_reg_2(0),
      I2 => DOADO(18),
      O => D(18)
    );
\intermediate_freq_V_1_reg_796[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(19),
      I1 => ram_reg_2(0),
      I2 => DOADO(19),
      O => D(19)
    );
\intermediate_freq_V_1_reg_796[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(1),
      I1 => ram_reg_2(0),
      I2 => DOADO(1),
      O => D(1)
    );
\intermediate_freq_V_1_reg_796[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(20),
      I1 => ram_reg_2(0),
      I2 => DOADO(20),
      O => D(20)
    );
\intermediate_freq_V_1_reg_796[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(21),
      I1 => ram_reg_2(0),
      I2 => DOADO(21),
      O => D(21)
    );
\intermediate_freq_V_1_reg_796[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(22),
      I1 => ram_reg_2(0),
      I2 => DOADO(22),
      O => D(22)
    );
\intermediate_freq_V_1_reg_796[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(23),
      I1 => ram_reg_2(0),
      I2 => DOADO(23),
      O => D(23)
    );
\intermediate_freq_V_1_reg_796[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(24),
      I1 => ram_reg_2(0),
      I2 => DOADO(24),
      O => D(24)
    );
\intermediate_freq_V_1_reg_796[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(25),
      I1 => ram_reg_2(0),
      I2 => DOADO(25),
      O => D(25)
    );
\intermediate_freq_V_1_reg_796[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(26),
      I1 => ram_reg_2(0),
      I2 => DOADO(26),
      O => D(26)
    );
\intermediate_freq_V_1_reg_796[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(27),
      I1 => ram_reg_2(0),
      I2 => DOADO(27),
      O => D(27)
    );
\intermediate_freq_V_1_reg_796[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(28),
      I1 => ram_reg_2(0),
      I2 => DOADO(28),
      O => D(28)
    );
\intermediate_freq_V_1_reg_796[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(29),
      I1 => ram_reg_2(0),
      I2 => DOADO(29),
      O => D(29)
    );
\intermediate_freq_V_1_reg_796[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(2),
      I1 => ram_reg_2(0),
      I2 => DOADO(2),
      O => D(2)
    );
\intermediate_freq_V_1_reg_796[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(30),
      I1 => ram_reg_2(0),
      I2 => DOADO(30),
      O => D(30)
    );
\intermediate_freq_V_1_reg_796[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(31),
      I1 => ram_reg_2(0),
      I2 => DOADO(31),
      O => D(31)
    );
\intermediate_freq_V_1_reg_796[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(3),
      I1 => ram_reg_2(0),
      I2 => DOADO(3),
      O => D(3)
    );
\intermediate_freq_V_1_reg_796[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(4),
      I1 => ram_reg_2(0),
      I2 => DOADO(4),
      O => D(4)
    );
\intermediate_freq_V_1_reg_796[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(5),
      I1 => ram_reg_2(0),
      I2 => DOADO(5),
      O => D(5)
    );
\intermediate_freq_V_1_reg_796[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(6),
      I1 => ram_reg_2(0),
      I2 => DOADO(6),
      O => D(6)
    );
\intermediate_freq_V_1_reg_796[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(7),
      I1 => ram_reg_2(0),
      I2 => DOADO(7),
      O => D(7)
    );
\intermediate_freq_V_1_reg_796[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(8),
      I1 => ram_reg_2(0),
      I2 => DOADO(8),
      O => D(8)
    );
\intermediate_freq_V_1_reg_796[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => frequency_1_V_q0(9),
      I1 => ram_reg_2(0),
      I2 => DOADO(9),
      O => D(9)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => frequency_1_V_address0(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => Q(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => \ram_reg_i_9__14_n_7\,
      DIADI(30) => \ram_reg_i_10__14_n_7\,
      DIADI(29) => \ram_reg_i_11__8_n_7\,
      DIADI(28) => \ram_reg_i_12__6_n_7\,
      DIADI(27) => \ram_reg_i_13__6_n_7\,
      DIADI(26) => \ram_reg_i_14__5_n_7\,
      DIADI(25) => \ram_reg_i_15__2_n_7\,
      DIADI(24) => \ram_reg_i_16__2_n_7\,
      DIADI(23) => \ram_reg_i_17__2_n_7\,
      DIADI(22) => \ram_reg_i_18__2_n_7\,
      DIADI(21) => \ram_reg_i_19__2_n_7\,
      DIADI(20) => \ram_reg_i_20__2_n_7\,
      DIADI(19) => \ram_reg_i_21__1_n_7\,
      DIADI(18) => \ram_reg_i_22__1_n_7\,
      DIADI(17) => \ram_reg_i_23__1_n_7\,
      DIADI(16) => \ram_reg_i_24__1_n_7\,
      DIADI(15) => \ram_reg_i_25__1_n_7\,
      DIADI(14) => \ram_reg_i_26__1_n_7\,
      DIADI(13) => \ram_reg_i_27__1_n_7\,
      DIADI(12) => \ram_reg_i_28__5_n_7\,
      DIADI(11) => \ram_reg_i_29__1_n_7\,
      DIADI(10) => \ram_reg_i_30__2_n_7\,
      DIADI(9) => \ram_reg_i_31__1_n_7\,
      DIADI(8) => \ram_reg_i_32__1_n_7\,
      DIADI(7) => \ram_reg_i_33__0_n_7\,
      DIADI(6) => \ram_reg_i_34__0_n_7\,
      DIADI(5) => \ram_reg_i_35__0_n_7\,
      DIADI(4) => \ram_reg_i_36__0_n_7\,
      DIADI(3) => \ram_reg_i_37__0_n_7\,
      DIADI(2) => \ram_reg_i_38__0_n_7\,
      DIADI(1) => \ram_reg_i_39__0_n_7\,
      DIADI(0) => \ram_reg_i_40__1_n_7\,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => frequency_1_V_q0(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => frequency_1_V_ce0,
      ENBWREN => \^e\(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => frequency_1_V_we0,
      WEA(2) => frequency_1_V_we0,
      WEA(1) => frequency_1_V_we0,
      WEA(0) => frequency_1_V_we0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(30),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(30),
      O => \ram_reg_i_10__14_n_7\
    );
\ram_reg_i_11__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(29),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(29),
      O => \ram_reg_i_11__8_n_7\
    );
\ram_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(28),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(28),
      O => \ram_reg_i_12__6_n_7\
    );
\ram_reg_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(27),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(27),
      O => \ram_reg_i_13__6_n_7\
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(26),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(26),
      O => \ram_reg_i_14__5_n_7\
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(25),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(25),
      O => \ram_reg_i_15__2_n_7\
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(24),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(24),
      O => \ram_reg_i_16__2_n_7\
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(23),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(23),
      O => \ram_reg_i_17__2_n_7\
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(22),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(22),
      O => \ram_reg_i_18__2_n_7\
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(21),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(21),
      O => \ram_reg_i_19__2_n_7\
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0(1),
      I2 => frequency_1_V_we0,
      O => frequency_1_V_ce0
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(20),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(20),
      O => \ram_reg_i_20__2_n_7\
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(19),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(19),
      O => \ram_reg_i_21__1_n_7\
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(18),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(18),
      O => \ram_reg_i_22__1_n_7\
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(17),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(17),
      O => \ram_reg_i_23__1_n_7\
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(16),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(16),
      O => \ram_reg_i_24__1_n_7\
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(15),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(15),
      O => \ram_reg_i_25__1_n_7\
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(14),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(14),
      O => \ram_reg_i_26__1_n_7\
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(13),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(13),
      O => \ram_reg_i_27__1_n_7\
    );
\ram_reg_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(12),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(12),
      O => \ram_reg_i_28__5_n_7\
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(11),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(11),
      O => \ram_reg_i_29__1_n_7\
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(7),
      O => frequency_1_V_address0(6)
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0(1),
      O => \^e\(0)
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(10),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(10),
      O => \ram_reg_i_30__2_n_7\
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(9),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(9),
      O => \ram_reg_i_31__1_n_7\
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(8),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(8),
      O => \ram_reg_i_32__1_n_7\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(7),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(7),
      O => \ram_reg_i_33__0_n_7\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(6),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(6),
      O => \ram_reg_i_34__0_n_7\
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(5),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(5),
      O => \ram_reg_i_35__0_n_7\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(4),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(4),
      O => \ram_reg_i_36__0_n_7\
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(3),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(3),
      O => \ram_reg_i_37__0_n_7\
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(2),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(2),
      O => \ram_reg_i_38__0_n_7\
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(1),
      O => \ram_reg_i_39__0_n_7\
    );
\ram_reg_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(6),
      O => frequency_1_V_address0(5)
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(0),
      O => \ram_reg_i_40__1_n_7\
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_0(0),
      I4 => ram_reg_5,
      O => frequency_1_V_we0
    );
\ram_reg_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(5),
      O => frequency_1_V_address0(4)
    );
\ram_reg_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(4),
      O => frequency_1_V_address0(3)
    );
\ram_reg_i_6__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(3),
      O => frequency_1_V_address0(2)
    );
\ram_reg_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(2),
      O => frequency_1_V_address0(1)
    );
\ram_reg_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => frequency_1_V_we0,
      I2 => ram_reg_2(1),
      O => frequency_1_V_address0(0)
    );
\ram_reg_i_9__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_6(31),
      I1 => or_ln52_reg_837,
      I2 => ram_reg_4,
      I3 => ram_reg_7(31),
      O => \ram_reg_i_9__14_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w32_d256_A is
  port (
    dout_valid_reg_0 : out STD_LOGIC;
    sorted_copy1_1_chann_empty_n : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy1_1_chann_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorted_copy1_0_chann_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sorted_copy1_0_chann_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_in_frequency_V_read : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w32_d256_A : entity is "fifo_w32_d256_A";
end design_1_huffman_encoding_0_1_fifo_w32_d256_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w32_d256_A is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_buf[0]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[31]_i_2_n_7\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_7\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_7\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__4_n_7\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_7\ : STD_LOGIC;
  signal \full_n_i_1__4_n_7\ : STD_LOGIC;
  signal \full_n_i_3__1_n_7\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_7\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_7\ : STD_LOGIC;
  signal \^sorted_copy1_1_chann_empty_n\ : STD_LOGIC;
  signal \^sorted_copy1_1_chann_full_n\ : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_7\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_7\ : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair554";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair554";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair555";
begin
  SS(0) <= \^ss\(0);
  sorted_copy1_1_chann_empty_n <= \^sorted_copy1_1_chann_empty_n\;
  sorted_copy1_1_chann_full_n <= \^sorted_copy1_1_chann_full_n\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_7\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_7\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_7\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_7\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_7\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_7\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_7\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_7\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_7\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_7\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_7\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_7\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_7\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_7\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_7\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_7\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_7\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_7\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_7\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_7\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_7\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_7\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_7\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_7\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      O => pop
    );
\dout_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_2_n_7\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_7\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_7\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_7\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_7\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_7\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_7\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_7\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_7\,
      Q => if_dout(0),
      R => \^ss\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_7\,
      Q => if_dout(10),
      R => \^ss\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_7\,
      Q => if_dout(11),
      R => \^ss\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_7\,
      Q => if_dout(12),
      R => \^ss\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_7\,
      Q => if_dout(13),
      R => \^ss\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_7\,
      Q => if_dout(14),
      R => \^ss\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_7\,
      Q => if_dout(15),
      R => \^ss\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_7\,
      Q => if_dout(16),
      R => \^ss\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_7\,
      Q => if_dout(17),
      R => \^ss\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_7\,
      Q => if_dout(18),
      R => \^ss\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_7\,
      Q => if_dout(19),
      R => \^ss\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_7\,
      Q => if_dout(1),
      R => \^ss\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_7\,
      Q => if_dout(20),
      R => \^ss\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_7\,
      Q => if_dout(21),
      R => \^ss\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_7\,
      Q => if_dout(22),
      R => \^ss\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_7\,
      Q => if_dout(23),
      R => \^ss\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_7\,
      Q => if_dout(24),
      R => \^ss\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_7\,
      Q => if_dout(25),
      R => \^ss\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_7\,
      Q => if_dout(26),
      R => \^ss\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_7\,
      Q => if_dout(27),
      R => \^ss\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_7\,
      Q => if_dout(28),
      R => \^ss\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_7\,
      Q => if_dout(29),
      R => \^ss\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_7\,
      Q => if_dout(2),
      R => \^ss\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_7\,
      Q => if_dout(30),
      R => \^ss\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_2_n_7\,
      Q => if_dout(31),
      R => \^ss\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_7\,
      Q => if_dout(3),
      R => \^ss\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_7\,
      Q => if_dout(4),
      R => \^ss\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_7\,
      Q => if_dout(5),
      R => \^ss\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_7\,
      Q => if_dout(6),
      R => \^ss\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_7\,
      Q => if_dout(7),
      R => \^ss\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_7\,
      Q => if_dout(8),
      R => \^ss\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_7\,
      Q => if_dout(9),
      R => \^ss\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_empty_n\,
      I1 => empty_n,
      I2 => create_tree_U0_in_frequency_V_read,
      O => \dout_valid_i_1__0_n_7\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_7\,
      Q => \^sorted_copy1_1_chann_empty_n\,
      R => \^ss\(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAC0002AAA"
    )
        port map (
      I0 => p_0_in,
      I1 => \^sorted_copy1_1_chann_full_n\,
      I2 => sorted_copy1_0_chann_full_n,
      I3 => Q(0),
      I4 => \mem_reg_i_10__0_n_7\,
      I5 => empty_n,
      O => \empty_n_i_1__4_n_7\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \empty_n_i_3__0_n_7\,
      I1 => usedw_reg(0),
      I2 => usedw_reg(5),
      I3 => usedw_reg(3),
      O => p_0_in
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      I4 => usedw_reg(4),
      O => \empty_n_i_3__0_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_7\,
      Q => empty_n,
      R => \^ss\(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF5FFF5FFF5FFF5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => \^sorted_copy1_1_chann_full_n\,
      I4 => sorted_copy1_0_chann_full_n,
      I5 => Q(0),
      O => \full_n_i_1__4_n_7\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(2),
      I3 => usedw_reg(3),
      I4 => \full_n_i_3__1_n_7\,
      O => p_1_in
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      O => \full_n_i_3__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_7\,
      Q => \^sorted_copy1_1_chann_full_n\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => if_din(15 downto 0),
      DIBDI(15 downto 0) => if_din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \^sorted_copy1_1_chann_full_n\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      O => \mem_reg_i_10__0_n_7\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => \mem_reg_i_9__0_n_7\,
      I3 => raddr(3),
      I4 => raddr(5),
      I5 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => \mem_reg_i_9__0_n_7\,
      I3 => raddr(4),
      I4 => raddr(6),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(4),
      I1 => \mem_reg_i_9__0_n_7\,
      I2 => raddr(3),
      I3 => raddr(5),
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFB0000000"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(0),
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n,
      I2 => \^sorted_copy1_1_chann_empty_n\,
      I3 => create_tree_U0_in_frequency_V_read,
      I4 => raddr(0),
      I5 => raddr(2),
      O => \mem_reg_i_9__0_n_7\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => q_tmp(0),
      R => \^ss\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => q_tmp(10),
      R => \^ss\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => q_tmp(11),
      R => \^ss\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(12),
      Q => q_tmp(12),
      R => \^ss\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(13),
      Q => q_tmp(13),
      R => \^ss\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(14),
      Q => q_tmp(14),
      R => \^ss\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(15),
      Q => q_tmp(15),
      R => \^ss\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(16),
      Q => q_tmp(16),
      R => \^ss\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(17),
      Q => q_tmp(17),
      R => \^ss\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(18),
      Q => q_tmp(18),
      R => \^ss\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(19),
      Q => q_tmp(19),
      R => \^ss\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => q_tmp(1),
      R => \^ss\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(20),
      Q => q_tmp(20),
      R => \^ss\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(21),
      Q => q_tmp(21),
      R => \^ss\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(22),
      Q => q_tmp(22),
      R => \^ss\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(23),
      Q => q_tmp(23),
      R => \^ss\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(24),
      Q => q_tmp(24),
      R => \^ss\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(25),
      Q => q_tmp(25),
      R => \^ss\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(26),
      Q => q_tmp(26),
      R => \^ss\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(27),
      Q => q_tmp(27),
      R => \^ss\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(28),
      Q => q_tmp(28),
      R => \^ss\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(29),
      Q => q_tmp(29),
      R => \^ss\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => q_tmp(2),
      R => \^ss\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(30),
      Q => q_tmp(30),
      R => \^ss\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(31),
      Q => q_tmp(31),
      R => \^ss\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => q_tmp(3),
      R => \^ss\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => q_tmp(4),
      R => \^ss\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => q_tmp(5),
      R => \^ss\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => q_tmp(6),
      R => \^ss\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => q_tmp(7),
      R => \^ss\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => q_tmp(8),
      R => \^ss\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => q_tmp(9),
      R => \^ss\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^ss\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^ss\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^ss\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^ss\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^ss\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^ss\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^ss\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^ss\(0)
    );
\s_frequency_V_reg_742[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_empty_n\,
      I1 => sorted_copy1_0_chann_empty_n,
      O => dout_valid_reg_0
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000000"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(2),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      I4 => \mem_reg_i_10__0_n_7\,
      I5 => \show_ahead_i_2__0_n_7\,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_full_n\,
      I1 => E(0),
      I2 => usedw_reg(4),
      I3 => usedw_reg(5),
      I4 => usedw_reg(7),
      I5 => usedw_reg(6),
      O => \show_ahead_i_2__0_n_7\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ss\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_7\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__0_n_7\
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__0_n_7\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__0_n_7\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__0_n_7\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => \^sorted_copy1_1_chann_full_n\,
      I2 => sorted_copy1_0_chann_full_n,
      I3 => Q(0),
      I4 => \mem_reg_i_10__0_n_7\,
      O => \usedw[4]_i_6_n_7\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB0B0B0B0B0B0B0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_1_chann_empty_n\,
      I2 => empty_n,
      I3 => Q(0),
      I4 => sorted_copy1_0_chann_full_n,
      I5 => \^sorted_copy1_1_chann_full_n\,
      O => \usedw[7]_i_1__0_n_7\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3__0_n_7\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__0_n_7\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__0_n_7\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw[0]_i_1__0_n_7\,
      Q => usedw_reg(0),
      R => \^ss\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_14\,
      Q => usedw_reg(1),
      R => \^ss\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_13\,
      Q => usedw_reg(2),
      R => \^ss\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_12\,
      Q => usedw_reg(3),
      R => \^ss\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_11\,
      Q => usedw_reg(4),
      R => \^ss\(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_7\,
      CO(2) => \usedw_reg[4]_i_1__0_n_8\,
      CO(1) => \usedw_reg[4]_i_1__0_n_9\,
      CO(0) => \usedw_reg[4]_i_1__0_n_10\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__0_n_7\,
      O(3) => \usedw_reg[4]_i_1__0_n_11\,
      O(2) => \usedw_reg[4]_i_1__0_n_12\,
      O(1) => \usedw_reg[4]_i_1__0_n_13\,
      O(0) => \usedw_reg[4]_i_1__0_n_14\,
      S(3) => \usedw[4]_i_3__0_n_7\,
      S(2) => \usedw[4]_i_4__0_n_7\,
      S(1) => \usedw[4]_i_5__0_n_7\,
      S(0) => \usedw[4]_i_6_n_7\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_14\,
      Q => usedw_reg(5),
      R => \^ss\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_13\,
      Q => usedw_reg(6),
      R => \^ss\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_12\,
      Q => usedw_reg(7),
      R => \^ss\(0)
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_7\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_9\,
      CO(0) => \usedw_reg[7]_i_2__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_12\,
      O(1) => \usedw_reg[7]_i_2__0_n_13\,
      O(0) => \usedw_reg[7]_i_2__0_n_14\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_7\,
      S(1) => \usedw[7]_i_4__0_n_7\,
      S(0) => \usedw[7]_i_5__0_n_7\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_7\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_7\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_7\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_7\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_7\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_7\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_7\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_7\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_7\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_2__0_n_7\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_3__0_n_7\,
      I3 => waddr(6),
      O => \waddr[7]_i_1__0_n_7\
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_2__0_n_7\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_7\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[0]_i_1__0_n_7\,
      Q => waddr(0),
      R => \^ss\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[1]_i_1__0_n_7\,
      Q => waddr(1),
      R => \^ss\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[2]_i_1__0_n_7\,
      Q => waddr(2),
      R => \^ss\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[3]_i_1__0_n_7\,
      Q => waddr(3),
      R => \^ss\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[4]_i_1__1_n_7\,
      Q => waddr(4),
      R => \^ss\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[5]_i_1__0_n_7\,
      Q => waddr(5),
      R => \^ss\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[6]_i_1__0_n_7\,
      Q => waddr(6),
      R => \^ss\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[7]_i_1__0_n_7\,
      Q => waddr(7),
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d256_A is
  port (
    dout_valid_reg_0 : out STD_LOGIC;
    sorted_copy1_0_chann_empty_n : out STD_LOGIC;
    sorted_copy1_0_chann_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sorted_copy1_1_chann_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy1_1_chann_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_in_frequency_V_read : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d256_A : entity is "fifo_w9_d256_A";
end design_1_huffman_encoding_0_1_fifo_w9_d256_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d256_A is
  signal \dout_buf[0]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[8]_i_2_n_7\ : STD_LOGIC;
  signal dout_valid_i_1_n_7 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__3_n_7\ : STD_LOGIC;
  signal empty_n_i_3_n_7 : STD_LOGIC;
  signal \full_n_i_1__3_n_7\ : STD_LOGIC;
  signal \full_n_i_3__0_n_7\ : STD_LOGIC;
  signal mem_reg_i_10_n_7 : STD_LOGIC;
  signal mem_reg_i_9_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_7 : STD_LOGIC;
  signal \^sorted_copy1_0_chann_empty_n\ : STD_LOGIC;
  signal \^sorted_copy1_0_chann_full_n\ : STD_LOGIC;
  signal \usedw[0]_i_1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_7\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_7\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair550";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair550";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair551";
begin
  sorted_copy1_0_chann_empty_n <= \^sorted_copy1_0_chann_empty_n\;
  sorted_copy1_0_chann_full_n <= \^sorted_copy1_0_chann_full_n\;
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_empty_n\,
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg(0),
      O => dout_valid_reg_0
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_7\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_7\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_7\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_7\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_7\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_7\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_7\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_7\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      O => pop
    );
\dout_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_2_n_7\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_7\,
      Q => if_dout(0),
      R => SS(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_7\,
      Q => if_dout(1),
      R => SS(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_7\,
      Q => if_dout(2),
      R => SS(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_7\,
      Q => if_dout(3),
      R => SS(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_7\,
      Q => if_dout(4),
      R => SS(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_7\,
      Q => if_dout(5),
      R => SS(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_7\,
      Q => if_dout(6),
      R => SS(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_7\,
      Q => if_dout(7),
      R => SS(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_2_n_7\,
      Q => if_dout(8),
      R => SS(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_empty_n\,
      I1 => empty_n,
      I2 => create_tree_U0_in_frequency_V_read,
      O => dout_valid_i_1_n_7
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_7,
      Q => \^sorted_copy1_0_chann_empty_n\,
      R => SS(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAC0002AAA"
    )
        port map (
      I0 => p_0_in,
      I1 => sorted_copy1_1_chann_full_n,
      I2 => \^sorted_copy1_0_chann_full_n\,
      I3 => Q(0),
      I4 => mem_reg_i_10_n_7,
      I5 => empty_n,
      O => \empty_n_i_1__3_n_7\
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => empty_n_i_3_n_7,
      I1 => usedw_reg(0),
      I2 => usedw_reg(5),
      I3 => usedw_reg(3),
      O => p_0_in
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(1),
      I2 => usedw_reg(6),
      I3 => usedw_reg(7),
      I4 => usedw_reg(4),
      O => empty_n_i_3_n_7
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_7\,
      Q => empty_n,
      R => SS(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF5F5FFFFF5F5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => mem_reg_i_10_n_7,
      I3 => sorted_copy1_1_chann_full_n,
      I4 => \^sorted_copy1_0_chann_full_n\,
      I5 => Q(0),
      O => \full_n_i_1__3_n_7\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(2),
      I3 => usedw_reg(3),
      I4 => \full_n_i_3__0_n_7\,
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(4),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      O => \full_n_i_3__0_n_7\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_7\,
      Q => \^sorted_copy1_0_chann_full_n\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => if_din(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^sorted_copy1_0_chann_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => E(0),
      WEA(0) => E(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => mem_reg_i_9_n_7,
      I3 => raddr(3),
      I4 => raddr(5),
      I5 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      O => mem_reg_i_10_n_7
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => mem_reg_i_9_n_7,
      I3 => raddr(4),
      I4 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(4),
      I1 => mem_reg_i_9_n_7,
      I2 => raddr(3),
      I3 => raddr(5),
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => mem_reg_i_10_n_7,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => mem_reg_i_10_n_7,
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFB0000000"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      I3 => raddr(0),
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n,
      I2 => \^sorted_copy1_0_chann_empty_n\,
      I3 => create_tree_U0_in_frequency_V_read,
      I4 => raddr(0),
      I5 => raddr(2),
      O => mem_reg_i_9_n_7
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => q_tmp(0),
      R => SS(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => q_tmp(1),
      R => SS(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => q_tmp(2),
      R => SS(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => q_tmp(3),
      R => SS(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => q_tmp(4),
      R => SS(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => q_tmp(5),
      R => SS(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => q_tmp(6),
      R => SS(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => q_tmp(7),
      R => SS(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => q_tmp(8),
      R => SS(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SS(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SS(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SS(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SS(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SS(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SS(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SS(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SS(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010000000000"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(2),
      I2 => usedw_reg(1),
      I3 => usedw_reg(0),
      I4 => mem_reg_i_10_n_7,
      I5 => show_ahead_i_2_n_7,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_full_n\,
      I1 => E(0),
      I2 => usedw_reg(4),
      I3 => usedw_reg(5),
      I4 => usedw_reg(7),
      I5 => usedw_reg(6),
      O => show_ahead_i_2_n_7
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SS(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1_n_7\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2_n_7\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3_n_7\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4_n_7\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5_n_7\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => sorted_copy1_1_chann_full_n,
      I2 => \^sorted_copy1_0_chann_full_n\,
      I3 => Q(0),
      I4 => mem_reg_i_10_n_7,
      O => \usedw[4]_i_6__0_n_7\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FB0B0B0B0B0B0B0"
    )
        port map (
      I0 => create_tree_U0_in_frequency_V_read,
      I1 => \^sorted_copy1_0_chann_empty_n\,
      I2 => empty_n,
      I3 => Q(0),
      I4 => \^sorted_copy1_0_chann_full_n\,
      I5 => sorted_copy1_1_chann_full_n,
      O => \usedw[7]_i_1_n_7\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3_n_7\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4_n_7\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5_n_7\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw[0]_i_1_n_7\,
      Q => usedw_reg(0),
      R => SS(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_14\,
      Q => usedw_reg(1),
      R => SS(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_13\,
      Q => usedw_reg(2),
      R => SS(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_12\,
      Q => usedw_reg(3),
      R => SS(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_11\,
      Q => usedw_reg(4),
      R => SS(0)
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_7\,
      CO(2) => \usedw_reg[4]_i_1_n_8\,
      CO(1) => \usedw_reg[4]_i_1_n_9\,
      CO(0) => \usedw_reg[4]_i_1_n_10\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2_n_7\,
      O(3) => \usedw_reg[4]_i_1_n_11\,
      O(2) => \usedw_reg[4]_i_1_n_12\,
      O(1) => \usedw_reg[4]_i_1_n_13\,
      O(0) => \usedw_reg[4]_i_1_n_14\,
      S(3) => \usedw[4]_i_3_n_7\,
      S(2) => \usedw[4]_i_4_n_7\,
      S(1) => \usedw[4]_i_5_n_7\,
      S(0) => \usedw[4]_i_6__0_n_7\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_14\,
      Q => usedw_reg(5),
      R => SS(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => usedw_reg(6),
      R => SS(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_12\,
      Q => usedw_reg(7),
      R => SS(0)
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_7\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_9\,
      CO(0) => \usedw_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_12\,
      O(1) => \usedw_reg[7]_i_2_n_13\,
      O(0) => \usedw_reg[7]_i_2_n_14\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_7\,
      S(1) => \usedw[7]_i_4_n_7\,
      S(0) => \usedw[7]_i_5_n_7\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_7\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_7\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_7\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_7\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_7\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_7\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_7\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_7\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_7\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_2_n_7\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_3_n_7\,
      I3 => waddr(6),
      O => \waddr[7]_i_1_n_7\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_2_n_7\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_7\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[0]_i_1_n_7\,
      Q => waddr(0),
      R => SS(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[1]_i_1_n_7\,
      Q => waddr(1),
      R => SS(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[2]_i_1_n_7\,
      Q => waddr(2),
      R => SS(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[3]_i_1_n_7\,
      Q => waddr(3),
      R => SS(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[4]_i_1__0_n_7\,
      Q => waddr(4),
      R => SS(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[5]_i_1_n_7\,
      Q => waddr(5),
      R => SS(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[6]_i_1_n_7\,
      Q => waddr(6),
      R => SS(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \waddr[7]_i_1_n_7\,
      Q => waddr(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(0),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(1),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(2),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(3),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(4),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(5),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(6),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(7),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      O => shiftReg_ce
    );
\SRL_SIG[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(8),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(0)
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(1)
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(2)
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(3)
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(4)
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(5)
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(6)
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(7)
    );
\ap_return_preg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36 is
  port (
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    val_assign5_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => extLd_loc_c19_full_n,
      I2 => val_assign5_loc_c_full_n,
      I3 => Q(0),
      I4 => CO(0),
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\extLd_loc_read_reg_730[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(0)
    );
\extLd_loc_read_reg_730[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(1)
    );
\extLd_loc_read_reg_730[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(2)
    );
\extLd_loc_read_reg_730[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(3)
    );
\extLd_loc_read_reg_730[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(4)
    );
\extLd_loc_read_reg_730[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(5)
    );
\extLd_loc_read_reg_730[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(6)
    );
\extLd_loc_read_reg_730[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(7)
    );
\extLd_loc_read_reg_730[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \SRL_SIG_reg[1][8]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    \zext_ln13_reg_540_reg[0]\ : in STD_LOGIC;
    \zext_ln13_reg_540_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => create_tree_U0_extLd_loc_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][8]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\zext_ln13_reg_540[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(0)
    );
\zext_ln13_reg_540[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(1)
    );
\zext_ln13_reg_540[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(2)
    );
\zext_ln13_reg_540[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(3)
    );
\zext_ln13_reg_540[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(4)
    );
\zext_ln13_reg_540[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(5)
    );
\zext_ln13_reg_540[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(6)
    );
\zext_ln13_reg_540[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(7)
    );
\zext_ln13_reg_540[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \zext_ln13_reg_540_reg[0]\,
      I3 => \zext_ln13_reg_540_reg[0]_0\,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \num_nonzero_symbols_preg_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_num_nonzero_symbols_reg[0]\ : in STD_LOGIC;
    \int_num_nonzero_symbols_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign5_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    \int_num_nonzero_symbols_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_num_nonzero_symbols_reg[8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => extLd_loc_c_full_n,
      I2 => val_assign5_loc_c_full_n,
      I3 => Q(0),
      I4 => CO(0),
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\int_num_nonzero_symbols[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(0),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(0)
    );
\int_num_nonzero_symbols[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(1),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(1)
    );
\int_num_nonzero_symbols[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(2),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(2)
    );
\int_num_nonzero_symbols[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(3),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(3)
    );
\int_num_nonzero_symbols[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(4),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(4)
    );
\int_num_nonzero_symbols[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(5),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(5)
    );
\int_num_nonzero_symbols[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(6),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(6)
    );
\int_num_nonzero_symbols[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(7),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(7)
    );
\int_num_nonzero_symbols[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(8),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(8)
    );
\num_nonzero_symbols_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(0)
    );
\num_nonzero_symbols_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(1)
    );
\num_nonzero_symbols_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(2)
    );
\num_nonzero_symbols_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(3)
    );
\num_nonzero_symbols_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(4)
    );
\num_nonzero_symbols_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(5)
    );
\num_nonzero_symbols_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(6)
    );
\num_nonzero_symbols_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(7)
    );
\num_nonzero_symbols_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39 is
  port (
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j5_0_i_i_reg_1755_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j7_0_i_i_reg_4718_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln40_reg_6977_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \zext_ln69_reg_7064_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : in STD_LOGIC;
    \icmp_ln23_reg_6922[0]_i_2_0\ : in STD_LOGIC;
    \icmp_ln23_reg_6922[0]_i_2_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^srl_sig_reg[1][2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd7_loc_channel_dout : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \icmp_ln23_reg_6922[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_6922[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_6922[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln23_reg_6922_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln23_reg_6922_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln40_reg_6977[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6977[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6977[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6977_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln40_reg_6977_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \zext_ln69_reg_7064[7]_i_3_n_7\ : STD_LOGIC;
  signal \zext_ln69_reg_7064[7]_i_4_n_7\ : STD_LOGIC;
  signal \zext_ln69_reg_7064_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \zext_ln69_reg_7064_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_icmp_ln23_reg_6922_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln23_reg_6922_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln40_reg_6977_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln40_reg_6977_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zext_ln69_reg_7064_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zext_ln69_reg_7064_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \SRL_SIG_reg[1][2]_0\(2 downto 0) <= \^srl_sig_reg[1][2]_0\(2 downto 0);
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80AA00"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => n_c_empty_n,
      I2 => n_c18_full_n,
      I3 => ap_done_reg,
      I4 => Block_codeRepl810_pr_U0_ap_start,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\icmp_ln23_reg_6922[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(7),
      I1 => Q(7),
      I2 => Q(8),
      I3 => extLd7_loc_channel_dout(8),
      I4 => Q(6),
      I5 => extLd7_loc_channel_dout(6),
      O => \icmp_ln23_reg_6922[0]_i_2_n_7\
    );
\icmp_ln23_reg_6922[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => extLd7_loc_channel_dout(5),
      I4 => Q(3),
      I5 => extLd7_loc_channel_dout(3),
      O => \icmp_ln23_reg_6922[0]_i_3_n_7\
    );
\icmp_ln23_reg_6922[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^srl_sig_reg[1][2]_0\(2),
      I4 => Q(1),
      I5 => \^srl_sig_reg[1][2]_0\(1),
      O => \icmp_ln23_reg_6922[0]_i_4_n_7\
    );
\icmp_ln23_reg_6922_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_icmp_ln23_reg_6922_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \icmp_ln23_reg_6922_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln23_reg_6922_reg[0]_i_1_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln23_reg_6922_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln23_reg_6922[0]_i_2_n_7\,
      S(1) => \icmp_ln23_reg_6922[0]_i_3_n_7\,
      S(0) => \icmp_ln23_reg_6922[0]_i_4_n_7\
    );
\icmp_ln40_reg_6977[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(4)
    );
\icmp_ln40_reg_6977[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => \^srl_sig_reg[1][2]_0\(0)
    );
\icmp_ln40_reg_6977[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => \^srl_sig_reg[1][2]_0\(2)
    );
\icmp_ln40_reg_6977[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => \^srl_sig_reg[1][2]_0\(1)
    );
\icmp_ln40_reg_6977[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(7),
      I1 => \icmp_ln40_reg_6977_reg[0]\(7),
      I2 => \icmp_ln40_reg_6977_reg[0]\(8),
      I3 => extLd7_loc_channel_dout(8),
      I4 => \icmp_ln40_reg_6977_reg[0]\(6),
      I5 => extLd7_loc_channel_dout(6),
      O => \icmp_ln40_reg_6977[0]_i_2_n_7\
    );
\icmp_ln40_reg_6977[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(3),
      I1 => \icmp_ln40_reg_6977_reg[0]\(3),
      I2 => \icmp_ln40_reg_6977_reg[0]\(5),
      I3 => extLd7_loc_channel_dout(5),
      I4 => \icmp_ln40_reg_6977_reg[0]\(4),
      I5 => extLd7_loc_channel_dout(4),
      O => \icmp_ln40_reg_6977[0]_i_3_n_7\
    );
\icmp_ln40_reg_6977[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_0\(0),
      I1 => \icmp_ln40_reg_6977_reg[0]\(0),
      I2 => \icmp_ln40_reg_6977_reg[0]\(2),
      I3 => \^srl_sig_reg[1][2]_0\(2),
      I4 => \icmp_ln40_reg_6977_reg[0]\(1),
      I5 => \^srl_sig_reg[1][2]_0\(1),
      O => \icmp_ln40_reg_6977[0]_i_4_n_7\
    );
\icmp_ln40_reg_6977[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(7)
    );
\icmp_ln40_reg_6977[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(8)
    );
\icmp_ln40_reg_6977[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(6)
    );
\icmp_ln40_reg_6977[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(3)
    );
\icmp_ln40_reg_6977[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \icmp_ln23_reg_6922[0]_i_2_0\,
      I3 => \icmp_ln23_reg_6922[0]_i_2_1\,
      O => extLd7_loc_channel_dout(5)
    );
\icmp_ln40_reg_6977_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_icmp_ln40_reg_6977_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j5_0_i_i_reg_1755_reg[7]\(0),
      CO(1) => \icmp_ln40_reg_6977_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln40_reg_6977_reg[0]_i_1_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln40_reg_6977_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln40_reg_6977[0]_i_2_n_7\,
      S(1) => \icmp_ln40_reg_6977[0]_i_3_n_7\,
      S(0) => \icmp_ln40_reg_6977[0]_i_4_n_7\
    );
\zext_ln69_reg_7064[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(6),
      I1 => \zext_ln69_reg_7064_reg[7]_i_2_0\(3),
      I2 => \zext_ln69_reg_7064_reg[7]_i_2_0\(5),
      I3 => extLd7_loc_channel_dout(8),
      I4 => \zext_ln69_reg_7064_reg[7]_i_2_0\(4),
      I5 => extLd7_loc_channel_dout(7),
      O => \zext_ln69_reg_7064[7]_i_3_n_7\
    );
\zext_ln69_reg_7064[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd7_loc_channel_dout(4),
      I1 => \zext_ln69_reg_7064_reg[7]_i_2_0\(1),
      I2 => \zext_ln69_reg_7064_reg[7]_i_2_0\(2),
      I3 => extLd7_loc_channel_dout(5),
      I4 => \zext_ln69_reg_7064_reg[7]_i_2_0\(0),
      I5 => extLd7_loc_channel_dout(3),
      O => \zext_ln69_reg_7064[7]_i_4_n_7\
    );
\zext_ln69_reg_7064_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_zext_ln69_reg_7064_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \j7_0_i_i_reg_4718_reg[6]\(0),
      CO(1) => \zext_ln69_reg_7064_reg[7]_i_2_n_9\,
      CO(0) => \zext_ln69_reg_7064_reg[7]_i_2_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_zext_ln69_reg_7064_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \zext_ln69_reg_7064[7]_i_3_n_7\,
      S(1) => \zext_ln69_reg_7064[7]_i_4_n_7\,
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \n_read_reg_162_reg[0]\ : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg : entity is "fifo_w9_d3_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair343";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][8]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \n_read_reg_162_reg[0]\,
      I1 => Block_codeRepl810_pr_U0_ap_start,
      I2 => ap_done_reg,
      I3 => n_c_empty_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \val_assign5_loc_read_reg_244_reg[0]\ : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    extLd_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \val_assign5_loc_read_reg_244_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg : entity is "fifo_w9_d5_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4\ : label is "soft_lutpair590";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\val_assign5_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][8]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \val_assign5_loc_read_reg_244_reg[0]\,
      I1 => extLd_loc_c19_full_n,
      I2 => extLd_loc_c_full_n,
      I3 => Q(0),
      I4 => CO(0),
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign5_loc_read_reg_244_reg[0]_0\(0),
      I1 => \val_assign5_loc_read_reg_244_reg[0]_0\(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign5_loc_read_reg_244_reg[0]_0\(1),
      I1 => \val_assign5_loc_read_reg_244_reg[0]_0\(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign5_loc_read_reg_244_reg[0]_0\(2),
      I1 => \val_assign5_loc_read_reg_244_reg[0]_0\(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi is
  port (
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    filter_U0_ap_start : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    n_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_done : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    num_nonzero_symbols : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    int_num_nonzero_symbols_ap_vld_reg_0 : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    filter_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi : entity is "huffman_encoding_AXILiteS_s_axi";
end design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^filter_u0_ap_start\ : STD_LOGIC;
  signal int_ap_done_i_1_n_7 : STD_LOGIC;
  signal int_ap_done_i_2_n_7 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_7 : STD_LOGIC;
  signal int_auto_restart_i_1_n_7 : STD_LOGIC;
  signal int_auto_restart_i_2_n_7 : STD_LOGIC;
  signal int_gie_i_1_n_7 : STD_LOGIC;
  signal int_gie_reg_n_7 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_7\ : STD_LOGIC;
  signal \int_ier_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_7_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_ap_vld__0\ : STD_LOGIC;
  signal int_num_nonzero_symbols_ap_vld_i_1_n_7 : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[1]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[2]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[3]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[4]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[5]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[6]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[7]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[8]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_7\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_7_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair338";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rdata[8]_i_3\ : label is "soft_lutpair339";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  filter_U0_ap_start <= \^filter_u0_ap_start\;
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^s_axi_axilites_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_7\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_7\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_7\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_7\,
      Q => \^s_axi_axilites_rvalid\,
      R => SS(0)
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_axilites_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_7\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_7\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_7\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_7\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_7\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_7\,
      Q => \^s_axi_axilites_bvalid\,
      R => SS(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => ap_sync_done,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => int_ap_done_i_2_n_7,
      I4 => data0(1),
      O => int_ap_done_i_1_n_7
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_AXILiteS_ARVALID,
      O => int_ap_done_i_2_n_7
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_7,
      Q => data0(1),
      R => SS(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => SS(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => filter_U0_ap_ready,
      Q => data0(3),
      R => SS(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => data0(7),
      I1 => n_c_full_n,
      I2 => Q(0),
      I3 => int_ap_start3_out,
      I4 => \^filter_u0_ap_start\,
      O => int_ap_start_i_1_n_7
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_7_[2]\,
      I3 => int_auto_restart_i_2_n_7,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_7,
      Q => \^filter_u0_ap_start\,
      R => SS(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => int_auto_restart_i_2_n_7,
      I2 => \waddr_reg_n_7_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => data0(7),
      O => int_auto_restart_i_1_n_7
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \waddr_reg_n_7_[3]\,
      I1 => \waddr_reg_n_7_[4]\,
      I2 => \waddr_reg_n_7_[0]\,
      I3 => \waddr_reg_n_7_[1]\,
      I4 => s_axi_AXILiteS_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_auto_restart_i_2_n_7
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_7,
      Q => data0(7),
      R => SS(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_auto_restart_i_2_n_7,
      I2 => \waddr_reg_n_7_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_gie_reg_n_7,
      O => int_gie_i_1_n_7
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_7,
      Q => int_gie_reg_n_7,
      R => SS(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_7_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_7\,
      I4 => \int_ier_reg_n_7_[0]\,
      O => \int_ier[0]_i_1_n_7\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_7_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_7\,
      I4 => \int_ier_reg_n_7_[1]\,
      O => \int_ier[1]_i_1_n_7\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_7_[4]\,
      I1 => \waddr_reg_n_7_[0]\,
      I2 => \waddr_reg_n_7_[1]\,
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_7_[3]\,
      O => \int_ier[1]_i_2_n_7\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_7\,
      Q => \int_ier_reg_n_7_[0]\,
      R => SS(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_7\,
      Q => \int_ier_reg_n_7_[1]\,
      R => SS(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_7_[0]\,
      I3 => ap_sync_done,
      I4 => \int_isr_reg_n_7_[0]\,
      O => \int_isr[0]_i_1_n_7\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_7_[2]\,
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_7\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => Q(0),
      I3 => n_c_full_n,
      I4 => \int_ier_reg_n_7_[1]\,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_7\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_7\,
      Q => \int_isr_reg_n_7_[0]\,
      R => SS(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_7\,
      Q => p_1_in,
      R => SS(0)
    );
int_num_nonzero_symbols_ap_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF00FF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => int_ap_done_i_2_n_7,
      I3 => int_num_nonzero_symbols_ap_vld_reg_0,
      I4 => \int_num_nonzero_symbols_ap_vld__0\,
      O => int_num_nonzero_symbols_ap_vld_i_1_n_7
    );
int_num_nonzero_symbols_ap_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_num_nonzero_symbols_ap_vld_i_1_n_7,
      Q => \int_num_nonzero_symbols_ap_vld__0\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(0),
      Q => \int_num_nonzero_symbols_reg_n_7_[0]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(1),
      Q => \int_num_nonzero_symbols_reg_n_7_[1]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(2),
      Q => \int_num_nonzero_symbols_reg_n_7_[2]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(3),
      Q => \int_num_nonzero_symbols_reg_n_7_[3]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(4),
      Q => \int_num_nonzero_symbols_reg_n_7_[4]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(5),
      Q => \int_num_nonzero_symbols_reg_n_7_[5]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(6),
      Q => \int_num_nonzero_symbols_reg_n_7_[6]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(7),
      Q => \int_num_nonzero_symbols_reg_n_7_[7]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(8),
      Q => \int_num_nonzero_symbols_reg_n_7_[8]\,
      R => SS(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_7,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_7_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => \int_num_nonzero_symbols_ap_vld__0\,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_num_nonzero_symbols_reg_n_7_[0]\,
      I4 => \rdata[0]_i_2_n_7\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_7\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_7_[0]\,
      I1 => \int_ier_reg_n_7_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => int_gie_reg_n_7,
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \^filter_u0_ap_start\,
      O => \rdata[0]_i_2_n_7\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_7\,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[1]\,
      O => \rdata[1]_i_1_n_7\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510441011100010"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => data0(1),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_ier_reg_n_7_[1]\,
      I5 => p_1_in,
      O => \rdata[1]_i_2_n_7\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(2),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[2]\,
      O => \rdata[2]_i_1_n_7\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(3),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[3]\,
      O => \rdata[3]_i_1_n_7\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[4]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[4]_i_1_n_7\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[5]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[5]_i_1_n_7\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[6]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[6]_i_1_n_7\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_7\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(7),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[7]\,
      O => \rdata[7]_i_2_n_7\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[8]_i_1_n_7\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[8]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[8]_i_3_n_7\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_7\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_3_n_7\,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[8]_i_1_n_7\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_7_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_7_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_7_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_7_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_7_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_g8j is
  port (
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sorting_frequency_V_2_reg_7003 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_array_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \dout_array_reg[0][6]_0\ : in STD_LOGIC;
    \dout_array_reg[0][5]_0\ : in STD_LOGIC;
    \dout_array_reg[0][4]_0\ : in STD_LOGIC;
    \dout_array_reg[0][3]_0\ : in STD_LOGIC;
    \dout_array_reg[0][2]_0\ : in STD_LOGIC;
    \dout_array_reg[0][1]_0\ : in STD_LOGIC;
    \dout_array_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_g8j : entity is "huffman_encoding_g8j";
end design_1_huffman_encoding_0_1_huffman_encoding_g8j;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_g8j is
  signal \din1_cast_array_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \dout_array_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \digit_V_reg_7014[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \digit_V_reg_7014[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \digit_V_reg_7014[2]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \digit_V_reg_7014[3]_i_2\ : label is "soft_lutpair350";
begin
\digit_V_reg_7014[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(4),
      I1 => \din1_cast_array_reg[0]_2\(2),
      I2 => \dout_array_reg[0]_1\(0),
      O => D(0)
    );
\digit_V_reg_7014[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(5),
      I1 => \din1_cast_array_reg[0]_2\(2),
      I2 => \dout_array_reg[0]_1\(1),
      O => D(1)
    );
\digit_V_reg_7014[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(6),
      I1 => \din1_cast_array_reg[0]_2\(2),
      I2 => \dout_array_reg[0]_1\(2),
      O => D(2)
    );
\digit_V_reg_7014[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(7),
      I1 => \din1_cast_array_reg[0]_2\(2),
      I2 => \dout_array_reg[0]_1\(3),
      O => D(3)
    );
\din1_cast_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => Q(0),
      Q => \din1_cast_array_reg[0]_2\(2),
      R => SS(0)
    );
\dout_array[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(24),
      I1 => sorting_frequency_V_2_reg_7003(8),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(16),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(0),
      O => ram_reg
    );
\dout_array[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(25),
      I1 => sorting_frequency_V_2_reg_7003(9),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(17),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(1),
      O => ram_reg_0
    );
\dout_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(26),
      I1 => sorting_frequency_V_2_reg_7003(10),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(18),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(2),
      O => ram_reg_1
    );
\dout_array[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(27),
      I1 => sorting_frequency_V_2_reg_7003(11),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(19),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(3),
      O => ram_reg_2
    );
\dout_array[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(28),
      I1 => sorting_frequency_V_2_reg_7003(12),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(20),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(4),
      O => ram_reg_3
    );
\dout_array[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(29),
      I1 => sorting_frequency_V_2_reg_7003(13),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(21),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(5),
      O => ram_reg_4
    );
\dout_array[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(30),
      I1 => sorting_frequency_V_2_reg_7003(14),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(22),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(6),
      O => ram_reg_5
    );
\dout_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_2_reg_7003(31),
      I1 => sorting_frequency_V_2_reg_7003(15),
      I2 => Q(1),
      I3 => sorting_frequency_V_2_reg_7003(23),
      I4 => Q(2),
      I5 => sorting_frequency_V_2_reg_7003(7),
      O => ram_reg_6
    );
\dout_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][0]_0\,
      Q => \dout_array_reg[0]_1\(0),
      R => SS(0)
    );
\dout_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][1]_0\,
      Q => \dout_array_reg[0]_1\(1),
      R => SS(0)
    );
\dout_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][2]_0\,
      Q => \dout_array_reg[0]_1\(2),
      R => SS(0)
    );
\dout_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][3]_0\,
      Q => \dout_array_reg[0]_1\(3),
      R => SS(0)
    );
\dout_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][4]_0\,
      Q => \dout_array_reg[0]_1\(4),
      R => SS(0)
    );
\dout_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][5]_0\,
      Q => \dout_array_reg[0]_1\(5),
      R => SS(0)
    );
\dout_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][6]_0\,
      Q => \dout_array_reg[0]_1\(6),
      R => SS(0)
    );
\dout_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dout_array_reg[0][7]_0\,
      Q => \dout_array_reg[0]_1\(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_hbi is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[0]_i_3_0\ : in STD_LOGIC;
    \tmp_i_reg_7027_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[2]_i_3_0\ : in STD_LOGIC;
    \tmp_i_reg_7027_reg[7]_i_3_0\ : in STD_LOGIC;
    \tmp_i_reg_7027_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_3_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_4_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_i_reg_7027_reg[7]_i_5_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_hbi : entity is "huffman_encoding_hbi";
end design_1_huffman_encoding_0_1_huffman_encoding_hbi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_hbi is
  signal mux_1_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_1_7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_2_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_2_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\tmp_i_reg_7027[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(0),
      I1 => mux_2_2(0),
      I2 => Q(3),
      I3 => mux_2_1(0),
      I4 => Q(2),
      I5 => mux_2_0(0),
      O => D(0)
    );
\tmp_i_reg_7027[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(0),
      O => mux_1_2(0)
    );
\tmp_i_reg_7027[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(0),
      O => mux_1_3(0)
    );
\tmp_i_reg_7027[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(0),
      O => mux_1_0(0)
    );
\tmp_i_reg_7027[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(0),
      O => mux_1_1(0)
    );
\tmp_i_reg_7027[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(0),
      O => mux_1_6(0)
    );
\tmp_i_reg_7027[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(0),
      O => mux_1_7(0)
    );
\tmp_i_reg_7027[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(0),
      O => mux_1_4(0)
    );
\tmp_i_reg_7027[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(0),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(0),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(0),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(0),
      O => mux_1_5(0)
    );
\tmp_i_reg_7027[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(1),
      I1 => mux_2_2(1),
      I2 => Q(3),
      I3 => mux_2_1(1),
      I4 => Q(2),
      I5 => mux_2_0(1),
      O => D(1)
    );
\tmp_i_reg_7027[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(1),
      O => mux_1_2(1)
    );
\tmp_i_reg_7027[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(1),
      O => mux_1_3(1)
    );
\tmp_i_reg_7027[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(1),
      O => mux_1_0(1)
    );
\tmp_i_reg_7027[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(1),
      O => mux_1_1(1)
    );
\tmp_i_reg_7027[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(1),
      O => mux_1_6(1)
    );
\tmp_i_reg_7027[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(1),
      O => mux_1_7(1)
    );
\tmp_i_reg_7027[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(1),
      O => mux_1_4(1)
    );
\tmp_i_reg_7027[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(1),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(1),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(1),
      I4 => \tmp_i_reg_7027_reg[0]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(1),
      O => mux_1_5(1)
    );
\tmp_i_reg_7027[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(2),
      I1 => mux_2_2(2),
      I2 => Q(3),
      I3 => mux_2_1(2),
      I4 => Q(2),
      I5 => mux_2_0(2),
      O => D(2)
    );
\tmp_i_reg_7027[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(2),
      O => mux_1_2(2)
    );
\tmp_i_reg_7027[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(2),
      O => mux_1_3(2)
    );
\tmp_i_reg_7027[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(2),
      O => mux_1_0(2)
    );
\tmp_i_reg_7027[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(2),
      O => mux_1_1(2)
    );
\tmp_i_reg_7027[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(2),
      O => mux_1_6(2)
    );
\tmp_i_reg_7027[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(2),
      O => mux_1_7(2)
    );
\tmp_i_reg_7027[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(2),
      O => mux_1_4(2)
    );
\tmp_i_reg_7027[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(2),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(2),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(2),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(2),
      O => mux_1_5(2)
    );
\tmp_i_reg_7027[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(3),
      I1 => mux_2_2(3),
      I2 => Q(3),
      I3 => mux_2_1(3),
      I4 => Q(2),
      I5 => mux_2_0(3),
      O => D(3)
    );
\tmp_i_reg_7027[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(3),
      O => mux_1_2(3)
    );
\tmp_i_reg_7027[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(3),
      O => mux_1_3(3)
    );
\tmp_i_reg_7027[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(3),
      O => mux_1_0(3)
    );
\tmp_i_reg_7027[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(3),
      O => mux_1_1(3)
    );
\tmp_i_reg_7027[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(3),
      O => mux_1_6(3)
    );
\tmp_i_reg_7027[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(3),
      O => mux_1_7(3)
    );
\tmp_i_reg_7027[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(3),
      O => mux_1_4(3)
    );
\tmp_i_reg_7027[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(3),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(3),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(3),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(3),
      O => mux_1_5(3)
    );
\tmp_i_reg_7027[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(4),
      I1 => mux_2_2(4),
      I2 => Q(3),
      I3 => mux_2_1(4),
      I4 => Q(2),
      I5 => mux_2_0(4),
      O => D(4)
    );
\tmp_i_reg_7027[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(4),
      O => mux_1_2(4)
    );
\tmp_i_reg_7027[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(4),
      O => mux_1_3(4)
    );
\tmp_i_reg_7027[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(4),
      O => mux_1_0(4)
    );
\tmp_i_reg_7027[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(4),
      O => mux_1_1(4)
    );
\tmp_i_reg_7027[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(4),
      O => mux_1_6(4)
    );
\tmp_i_reg_7027[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(4),
      O => mux_1_7(4)
    );
\tmp_i_reg_7027[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(4),
      O => mux_1_4(4)
    );
\tmp_i_reg_7027[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(4),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(4),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(4),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(4),
      O => mux_1_5(4)
    );
\tmp_i_reg_7027[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(5),
      I1 => mux_2_2(5),
      I2 => Q(3),
      I3 => mux_2_1(5),
      I4 => Q(2),
      I5 => mux_2_0(5),
      O => D(5)
    );
\tmp_i_reg_7027[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(5),
      O => mux_1_2(5)
    );
\tmp_i_reg_7027[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(5),
      O => mux_1_3(5)
    );
\tmp_i_reg_7027[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(5),
      O => mux_1_0(5)
    );
\tmp_i_reg_7027[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(5),
      O => mux_1_1(5)
    );
\tmp_i_reg_7027[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(5),
      O => mux_1_6(5)
    );
\tmp_i_reg_7027[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(5),
      O => mux_1_7(5)
    );
\tmp_i_reg_7027[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(5),
      O => mux_1_4(5)
    );
\tmp_i_reg_7027[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(5),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(5),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(5),
      I4 => \tmp_i_reg_7027_reg[2]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(5),
      O => mux_1_5(5)
    );
\tmp_i_reg_7027[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(6),
      I1 => mux_2_2(6),
      I2 => Q(3),
      I3 => mux_2_1(6),
      I4 => Q(2),
      I5 => mux_2_0(6),
      O => D(6)
    );
\tmp_i_reg_7027[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(6),
      O => mux_1_2(6)
    );
\tmp_i_reg_7027[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(6),
      O => mux_1_3(6)
    );
\tmp_i_reg_7027[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(6),
      O => mux_1_0(6)
    );
\tmp_i_reg_7027[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(6),
      O => mux_1_1(6)
    );
\tmp_i_reg_7027[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(6),
      O => mux_1_6(6)
    );
\tmp_i_reg_7027[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(6),
      O => mux_1_7(6)
    );
\tmp_i_reg_7027[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(6),
      O => mux_1_4(6)
    );
\tmp_i_reg_7027[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(6),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(6),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(6),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(6),
      O => mux_1_5(6)
    );
\tmp_i_reg_7027[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_2_3(7),
      I1 => mux_2_2(7),
      I2 => Q(3),
      I3 => mux_2_1(7),
      I4 => Q(2),
      I5 => mux_2_0(7),
      O => D(7)
    );
\tmp_i_reg_7027[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_4\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_5\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_6\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_7\(7),
      O => mux_1_2(7)
    );
\tmp_i_reg_7027[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_4_0\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_4_1\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_4_2\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_4_3\(7),
      O => mux_1_3(7)
    );
\tmp_i_reg_7027[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_4\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_5\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_6\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_7\(7),
      O => mux_1_0(7)
    );
\tmp_i_reg_7027[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_5_0\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_5_1\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_5_2\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_5_3\(7),
      O => mux_1_1(7)
    );
\tmp_i_reg_7027[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_4\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_5\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_6\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_7\(7),
      O => mux_1_6(7)
    );
\tmp_i_reg_7027[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_2_0\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_2_1\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_2_2\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_2_3\(7),
      O => mux_1_7(7)
    );
\tmp_i_reg_7027[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_5\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_6\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_7\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_8\(7),
      O => mux_1_4(7)
    );
\tmp_i_reg_7027[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_i_reg_7027_reg[7]_i_3_1\(7),
      I1 => \tmp_i_reg_7027_reg[7]_i_3_2\(7),
      I2 => Q(0),
      I3 => \tmp_i_reg_7027_reg[7]_i_3_3\(7),
      I4 => \tmp_i_reg_7027_reg[7]_i_3_0\,
      I5 => \tmp_i_reg_7027_reg[7]_i_3_4\(7),
      O => mux_1_5(7)
    );
\tmp_i_reg_7027_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(0),
      I1 => mux_1_7(0),
      O => mux_2_3(0),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(0),
      I1 => mux_1_5(0),
      O => mux_2_2(0),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(0),
      I1 => mux_1_3(0),
      O => mux_2_1(0),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(0),
      I1 => mux_1_1(0),
      O => mux_2_0(0),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(1),
      I1 => mux_1_7(1),
      O => mux_2_3(1),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(1),
      I1 => mux_1_5(1),
      O => mux_2_2(1),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(1),
      I1 => mux_1_3(1),
      O => mux_2_1(1),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(1),
      I1 => mux_1_1(1),
      O => mux_2_0(1),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(2),
      I1 => mux_1_7(2),
      O => mux_2_3(2),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(2),
      I1 => mux_1_5(2),
      O => mux_2_2(2),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(2),
      I1 => mux_1_3(2),
      O => mux_2_1(2),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(2),
      I1 => mux_1_1(2),
      O => mux_2_0(2),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(3),
      I1 => mux_1_7(3),
      O => mux_2_3(3),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(3),
      I1 => mux_1_5(3),
      O => mux_2_2(3),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(3),
      I1 => mux_1_3(3),
      O => mux_2_1(3),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(3),
      I1 => mux_1_1(3),
      O => mux_2_0(3),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(4),
      I1 => mux_1_7(4),
      O => mux_2_3(4),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(4),
      I1 => mux_1_5(4),
      O => mux_2_2(4),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(4),
      I1 => mux_1_3(4),
      O => mux_2_1(4),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(4),
      I1 => mux_1_1(4),
      O => mux_2_0(4),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(5),
      I1 => mux_1_7(5),
      O => mux_2_3(5),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(5),
      I1 => mux_1_5(5),
      O => mux_2_2(5),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(5),
      I1 => mux_1_3(5),
      O => mux_2_1(5),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(5),
      I1 => mux_1_1(5),
      O => mux_2_0(5),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(6),
      I1 => mux_1_7(6),
      O => mux_2_3(6),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(6),
      I1 => mux_1_5(6),
      O => mux_2_2(6),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(6),
      I1 => mux_1_3(6),
      O => mux_2_1(6),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(6),
      I1 => mux_1_1(6),
      O => mux_2_0(6),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_6(7),
      I1 => mux_1_7(7),
      O => mux_2_3(7),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_4(7),
      I1 => mux_1_5(7),
      O => mux_2_2(7),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_2(7),
      I1 => mux_1_3(7),
      O => mux_2_1(7),
      S => Q(1)
    );
\tmp_i_reg_7027_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_1_0(7),
      I1 => mux_1_1(7),
      O => mux_2_0(7),
      S => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_hbi_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_hbi_14 : entity is "huffman_encoding_hbi";
end design_1_huffman_encoding_0_1_huffman_encoding_hbi_14;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_hbi_14 is
  signal \mux_2_0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_1__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_2__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_3__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_3_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mux_3_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\phi_ln215_1_i_reg_7045[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(0),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(0),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(0),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(0),
      O => \mux_2_0__0\(0)
    );
\phi_ln215_1_i_reg_7045[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(0),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(0),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(0),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(0),
      O => \mux_2_1__0\(0)
    );
\phi_ln215_1_i_reg_7045[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(0),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(0),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(0),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(0),
      O => \mux_2_2__0\(0)
    );
\phi_ln215_1_i_reg_7045[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(0),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(0),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(0),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(0),
      O => \mux_2_3__0\(0)
    );
\phi_ln215_1_i_reg_7045[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(1),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(1),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(1),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(1),
      O => \mux_2_0__0\(1)
    );
\phi_ln215_1_i_reg_7045[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(1),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(1),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(1),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(1),
      O => \mux_2_1__0\(1)
    );
\phi_ln215_1_i_reg_7045[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(1),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(1),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(1),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(1),
      O => \mux_2_2__0\(1)
    );
\phi_ln215_1_i_reg_7045[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(1),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(1),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(1),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(1),
      O => \mux_2_3__0\(1)
    );
\phi_ln215_1_i_reg_7045[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(2),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(2),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(2),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(2),
      O => \mux_2_0__0\(2)
    );
\phi_ln215_1_i_reg_7045[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(2),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(2),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(2),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(2),
      O => \mux_2_1__0\(2)
    );
\phi_ln215_1_i_reg_7045[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(2),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(2),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(2),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(2),
      O => \mux_2_2__0\(2)
    );
\phi_ln215_1_i_reg_7045[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(2),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(2),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(2),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(2),
      O => \mux_2_3__0\(2)
    );
\phi_ln215_1_i_reg_7045[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(3),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(3),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(3),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(3),
      O => \mux_2_0__0\(3)
    );
\phi_ln215_1_i_reg_7045[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(3),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(3),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(3),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(3),
      O => \mux_2_1__0\(3)
    );
\phi_ln215_1_i_reg_7045[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(3),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(3),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(3),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(3),
      O => \mux_2_2__0\(3)
    );
\phi_ln215_1_i_reg_7045[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(3),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(3),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(3),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(3),
      O => \mux_2_3__0\(3)
    );
\phi_ln215_1_i_reg_7045[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(4),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(4),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(4),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(4),
      O => \mux_2_0__0\(4)
    );
\phi_ln215_1_i_reg_7045[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(4),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(4),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(4),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(4),
      O => \mux_2_1__0\(4)
    );
\phi_ln215_1_i_reg_7045[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(4),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(4),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(4),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(4),
      O => \mux_2_2__0\(4)
    );
\phi_ln215_1_i_reg_7045[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(4),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(4),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(4),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(4),
      O => \mux_2_3__0\(4)
    );
\phi_ln215_1_i_reg_7045[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(5),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(5),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(5),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(5),
      O => \mux_2_0__0\(5)
    );
\phi_ln215_1_i_reg_7045[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(5),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(5),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(5),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(5),
      O => \mux_2_1__0\(5)
    );
\phi_ln215_1_i_reg_7045[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(5),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(5),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(5),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(5),
      O => \mux_2_2__0\(5)
    );
\phi_ln215_1_i_reg_7045[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(5),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(5),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(5),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(5),
      O => \mux_2_3__0\(5)
    );
\phi_ln215_1_i_reg_7045[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(6),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(6),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(6),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(6),
      O => \mux_2_0__0\(6)
    );
\phi_ln215_1_i_reg_7045[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(6),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(6),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(6),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(6),
      O => \mux_2_1__0\(6)
    );
\phi_ln215_1_i_reg_7045[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(6),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(6),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(6),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(6),
      O => \mux_2_2__0\(6)
    );
\phi_ln215_1_i_reg_7045[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(6),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(6),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(6),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(6),
      O => \mux_2_3__0\(6)
    );
\phi_ln215_1_i_reg_7045[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(7),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(7),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(7),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(7),
      O => \mux_2_0__0\(7)
    );
\phi_ln215_1_i_reg_7045[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(7),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(7),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(7),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(7),
      O => \mux_2_1__0\(7)
    );
\phi_ln215_1_i_reg_7045[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(7),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(7),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(7),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(7),
      O => \mux_2_2__0\(7)
    );
\phi_ln215_1_i_reg_7045[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(7),
      I1 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(7),
      I2 => Q(1),
      I3 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(7),
      I4 => Q(0),
      I5 => \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(7),
      O => \mux_2_3__0\(7)
    );
\phi_ln215_1_i_reg_7045_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(0),
      I1 => mux_3_1(0),
      O => D(0),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(0),
      I1 => \mux_2_1__0\(0),
      O => mux_3_0(0),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(0),
      I1 => \mux_2_3__0\(0),
      O => mux_3_1(0),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(1),
      I1 => mux_3_1(1),
      O => D(1),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(1),
      I1 => \mux_2_1__0\(1),
      O => mux_3_0(1),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(1),
      I1 => \mux_2_3__0\(1),
      O => mux_3_1(1),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(2),
      I1 => mux_3_1(2),
      O => D(2),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(2),
      I1 => \mux_2_1__0\(2),
      O => mux_3_0(2),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(2),
      I1 => \mux_2_3__0\(2),
      O => mux_3_1(2),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(3),
      I1 => mux_3_1(3),
      O => D(3),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(3),
      I1 => \mux_2_1__0\(3),
      O => mux_3_0(3),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(3),
      I1 => \mux_2_3__0\(3),
      O => mux_3_1(3),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(4),
      I1 => mux_3_1(4),
      O => D(4),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(4),
      I1 => \mux_2_1__0\(4),
      O => mux_3_0(4),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(4),
      I1 => \mux_2_3__0\(4),
      O => mux_3_1(4),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(5),
      I1 => mux_3_1(5),
      O => D(5),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(5),
      I1 => \mux_2_1__0\(5),
      O => mux_3_0(5),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(5),
      I1 => \mux_2_3__0\(5),
      O => mux_3_1(5),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(6),
      I1 => mux_3_1(6),
      O => D(6),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(6),
      I1 => \mux_2_1__0\(6),
      O => mux_3_0(6),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(6),
      I1 => \mux_2_3__0\(6),
      O => mux_3_1(6),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(7),
      I1 => mux_3_1(7),
      O => D(7),
      S => Q(3)
    );
\phi_ln215_1_i_reg_7045_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_0__0\(7),
      I1 => \mux_2_1__0\(7),
      O => mux_3_0(7),
      S => Q(2)
    );
\phi_ln215_1_i_reg_7045_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_2_2__0\(7),
      I1 => \mux_2_3__0\(7),
      O => mux_3_1(7),
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_hbi_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[1]_i_2_0\ : in STD_LOGIC;
    \tmp_1_i_reg_7097_reg[7]_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    \tmp_1_i_reg_7097_reg[6]_i_5_0\ : in STD_LOGIC;
    \tmp_1_i_reg_7097_reg[7]_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_4_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_1_i_reg_7097_reg[7]_i_5_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_hbi_15 : entity is "huffman_encoding_hbi";
end design_1_huffman_encoding_0_1_huffman_encoding_hbi_15;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_hbi_15 is
  signal \mux_1_0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_1__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_2__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_3__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_4__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_5__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_6__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_1_7__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_0__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_1__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_2__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mux_2_3__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\tmp_1_i_reg_7097[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(0),
      I1 => \mux_2_2__1\(0),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(0),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(0),
      O => D(0)
    );
\tmp_1_i_reg_7097[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(0),
      O => \mux_1_2__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(0),
      O => \mux_1_3__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(0),
      O => \mux_1_0__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(0),
      O => \mux_1_1__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(0),
      O => \mux_1_6__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(0),
      O => \mux_1_7__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(0),
      O => \mux_1_4__0\(0)
    );
\tmp_1_i_reg_7097[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(0),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(0),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(0),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(0),
      O => \mux_1_5__0\(0)
    );
\tmp_1_i_reg_7097[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(1),
      I1 => \mux_2_2__1\(1),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(1),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(1),
      O => D(1)
    );
\tmp_1_i_reg_7097[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(1),
      O => \mux_1_2__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(1),
      O => \mux_1_3__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(1),
      O => \mux_1_0__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(1),
      O => \mux_1_1__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(1),
      O => \mux_1_6__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(1),
      O => \mux_1_7__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(1),
      O => \mux_1_4__0\(1)
    );
\tmp_1_i_reg_7097[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(1),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(1),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(1),
      I4 => \tmp_1_i_reg_7097_reg[1]_i_2_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(1),
      O => \mux_1_5__0\(1)
    );
\tmp_1_i_reg_7097[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(2),
      I1 => \mux_2_2__1\(2),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(2),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(2),
      O => D(2)
    );
\tmp_1_i_reg_7097[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(2),
      O => \mux_1_2__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(2),
      O => \mux_1_3__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(2),
      O => \mux_1_0__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(2),
      O => \mux_1_1__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(2),
      O => \mux_1_6__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(2),
      O => \mux_1_7__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(2),
      O => \mux_1_4__0\(2)
    );
\tmp_1_i_reg_7097[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(2),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(2),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(2),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(2),
      O => \mux_1_5__0\(2)
    );
\tmp_1_i_reg_7097[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(3),
      I1 => \mux_2_2__1\(3),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(3),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(3),
      O => D(3)
    );
\tmp_1_i_reg_7097[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(3),
      O => \mux_1_2__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(3),
      O => \mux_1_3__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(3),
      O => \mux_1_0__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(3),
      O => \mux_1_1__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(3),
      O => \mux_1_6__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(3),
      O => \mux_1_7__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(3),
      O => \mux_1_4__0\(3)
    );
\tmp_1_i_reg_7097[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(3),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(3),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(3),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(3),
      O => \mux_1_5__0\(3)
    );
\tmp_1_i_reg_7097[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(4),
      I1 => \mux_2_2__1\(4),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(4),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(4),
      O => D(4)
    );
\tmp_1_i_reg_7097[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(4),
      O => \mux_1_2__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(4),
      O => \mux_1_3__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(4),
      O => \mux_1_0__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(4),
      O => \mux_1_1__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(4),
      O => \mux_1_6__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(4),
      O => \mux_1_7__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(4),
      O => \mux_1_4__0\(4)
    );
\tmp_1_i_reg_7097[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(4),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(4),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(4),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(4),
      O => \mux_1_5__0\(4)
    );
\tmp_1_i_reg_7097[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(5),
      I1 => \mux_2_2__1\(5),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(5),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(5),
      O => D(5)
    );
\tmp_1_i_reg_7097[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(5),
      O => \mux_1_2__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(5),
      O => \mux_1_3__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(5),
      O => \mux_1_0__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(5),
      O => \mux_1_1__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(5),
      O => \mux_1_6__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(5),
      O => \mux_1_7__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(5),
      O => \mux_1_4__0\(5)
    );
\tmp_1_i_reg_7097[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(5),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(5),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(5),
      I4 => sort_U0_out_value_V_we0,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(5),
      O => \mux_1_5__0\(5)
    );
\tmp_1_i_reg_7097[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(6),
      I1 => \mux_2_2__1\(6),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(6),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(6),
      O => D(6)
    );
\tmp_1_i_reg_7097[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(6),
      O => \mux_1_2__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(6),
      O => \mux_1_3__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(6),
      O => \mux_1_0__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(6),
      O => \mux_1_1__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(6),
      O => \mux_1_6__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(6),
      O => \mux_1_7__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(6),
      O => \mux_1_4__0\(6)
    );
\tmp_1_i_reg_7097[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(6),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(6),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(6),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(6),
      O => \mux_1_5__0\(6)
    );
\tmp_1_i_reg_7097[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mux_2_3__1\(7),
      I1 => \mux_2_2__1\(7),
      I2 => DOADO(3),
      I3 => \mux_2_1__1\(7),
      I4 => DOADO(2),
      I5 => \mux_2_0__1\(7),
      O => D(7)
    );
\tmp_1_i_reg_7097[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_4\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_5\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_6\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_7\(7),
      O => \mux_1_2__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_4_0\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_4_1\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_4_2\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_4_3\(7),
      O => \mux_1_3__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_4\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_5\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_6\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_7\(7),
      O => \mux_1_0__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_5_0\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_5_1\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_5_2\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_5_3\(7),
      O => \mux_1_1__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_2_3\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_4\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_5\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_6\(7),
      O => \mux_1_6__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_2_0\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_2_1\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_2_2\(7),
      O => \mux_1_7__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_4\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_5\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_6\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_7\(7),
      O => \mux_1_4__0\(7)
    );
\tmp_1_i_reg_7097[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_1_i_reg_7097_reg[7]_i_3_0\(7),
      I1 => \tmp_1_i_reg_7097_reg[7]_i_3_1\(7),
      I2 => DOADO(0),
      I3 => \tmp_1_i_reg_7097_reg[7]_i_3_2\(7),
      I4 => \tmp_1_i_reg_7097_reg[6]_i_5_0\,
      I5 => \tmp_1_i_reg_7097_reg[7]_i_3_3\(7),
      O => \mux_1_5__0\(7)
    );
\tmp_1_i_reg_7097_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(0),
      I1 => \mux_1_7__0\(0),
      O => \mux_2_3__1\(0),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(0),
      I1 => \mux_1_5__0\(0),
      O => \mux_2_2__1\(0),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(0),
      I1 => \mux_1_3__0\(0),
      O => \mux_2_1__1\(0),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(0),
      I1 => \mux_1_1__0\(0),
      O => \mux_2_0__1\(0),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(1),
      I1 => \mux_1_7__0\(1),
      O => \mux_2_3__1\(1),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(1),
      I1 => \mux_1_5__0\(1),
      O => \mux_2_2__1\(1),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(1),
      I1 => \mux_1_3__0\(1),
      O => \mux_2_1__1\(1),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(1),
      I1 => \mux_1_1__0\(1),
      O => \mux_2_0__1\(1),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(2),
      I1 => \mux_1_7__0\(2),
      O => \mux_2_3__1\(2),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(2),
      I1 => \mux_1_5__0\(2),
      O => \mux_2_2__1\(2),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(2),
      I1 => \mux_1_3__0\(2),
      O => \mux_2_1__1\(2),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(2),
      I1 => \mux_1_1__0\(2),
      O => \mux_2_0__1\(2),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(3),
      I1 => \mux_1_7__0\(3),
      O => \mux_2_3__1\(3),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(3),
      I1 => \mux_1_5__0\(3),
      O => \mux_2_2__1\(3),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(3),
      I1 => \mux_1_3__0\(3),
      O => \mux_2_1__1\(3),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(3),
      I1 => \mux_1_1__0\(3),
      O => \mux_2_0__1\(3),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(4),
      I1 => \mux_1_7__0\(4),
      O => \mux_2_3__1\(4),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(4),
      I1 => \mux_1_5__0\(4),
      O => \mux_2_2__1\(4),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(4),
      I1 => \mux_1_3__0\(4),
      O => \mux_2_1__1\(4),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(4),
      I1 => \mux_1_1__0\(4),
      O => \mux_2_0__1\(4),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(5),
      I1 => \mux_1_7__0\(5),
      O => \mux_2_3__1\(5),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(5),
      I1 => \mux_1_5__0\(5),
      O => \mux_2_2__1\(5),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(5),
      I1 => \mux_1_3__0\(5),
      O => \mux_2_1__1\(5),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(5),
      I1 => \mux_1_1__0\(5),
      O => \mux_2_0__1\(5),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(6),
      I1 => \mux_1_7__0\(6),
      O => \mux_2_3__1\(6),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(6),
      I1 => \mux_1_5__0\(6),
      O => \mux_2_2__1\(6),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(6),
      I1 => \mux_1_3__0\(6),
      O => \mux_2_1__1\(6),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(6),
      I1 => \mux_1_1__0\(6),
      O => \mux_2_0__1\(6),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_6__0\(7),
      I1 => \mux_1_7__0\(7),
      O => \mux_2_3__1\(7),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_4__0\(7),
      I1 => \mux_1_5__0\(7),
      O => \mux_2_2__1\(7),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_2__0\(7),
      I1 => \mux_1_3__0\(7),
      O => \mux_2_1__1\(7),
      S => DOADO(1)
    );
\tmp_1_i_reg_7097_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_1_0__0\(7),
      I1 => \mux_1_1__0\(7),
      O => \mux_2_0__1\(7),
      S => DOADO(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram : entity is "huffman_encoding_ncg_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram is
  signal ram_reg_n_30 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_copy2_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => if_din(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8) => ram_reg_n_30,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => ram_reg_0(0),
      REGCEAREGCE => '0',
      REGCEB => ram_reg_0(1),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13 : entity is "huffman_encoding_ncg_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_0_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DOADO(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => if_din(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_0,
      ENBWREN => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      REGCEAREGCE => '0',
      REGCEB => Q(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => sort_U0_out_value_V_ce0,
      WEA(0) => sort_U0_out_value_V_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33 : entity is "huffman_encoding_ncg_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "filtered_value_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_0(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => sort_U0_in_value_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => in_frequency_V_load_reg_69520,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEBWE(0),
      WEA(0) => WEBWE(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram : entity is "huffman_encoding_ocq_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_1_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sort_U0_out_frequency_V_d0(15 downto 0),
      DIBDI(15 downto 0) => sort_U0_out_frequency_V_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => if_din(15 downto 0),
      DOBDO(15 downto 0) => if_din(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ENBWREN => ram_reg_0,
      REGCEAREGCE => Q(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => sort_U0_out_value_V_ce0,
      WEBWE(2) => sort_U0_out_value_V_ce0,
      WEBWE(1) => sort_U0_out_value_V_ce0,
      WEBWE(0) => sort_U0_out_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35 is
  port (
    in_frequency_V_load_reg_6952 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35 : entity is "huffman_encoding_ocq_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "filtered_frequency_V_U/huffman_encoding_ocq_memcore_U/huffman_encoding_ocq_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 0) => ram_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => in_frequency_V_load_reg_6952(15 downto 0),
      DOBDO(15 downto 0) => in_frequency_V_load_reg_6952(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sort_U0_in_value_V_ce0,
      ENBWREN => E(0),
      REGCEAREGCE => in_frequency_V_load_reg_69520,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    create_tree_U0_right_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram is
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_we0[1]_6\ : STD_LOGIC;
  signal \ram_reg_i_2__17_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_2(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_3(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_4(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q0[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_4\,
      ENBWREN => \ram_reg_i_2__17_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \buf_we0[1]_6\,
      WEA(0) => \buf_we0[1]_6\,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C000C0"
    )
        port map (
      I0 => create_tree_U0_right_V_ce0,
      I1 => ram_reg_5,
      I2 => tptr,
      I3 => ram_reg_6,
      I4 => Q(0),
      I5 => ram_reg_7,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_7,
      I1 => create_tree_U0_right_V_ce0,
      O => \buf_we0[1]_6\
    );
\ram_reg_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => tptr,
      I2 => ram_reg_5,
      I3 => ram_reg_7,
      O => \ram_reg_i_2__17_n_7\
    );
\right_curr_V_reg_617[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => DOADO(0),
      I2 => prev_tptr,
      O => ram_reg_0(0)
    );
\right_curr_V_reg_617[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => DOADO(1),
      I2 => prev_tptr,
      O => ram_reg_0(1)
    );
\right_curr_V_reg_617[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => DOADO(2),
      I2 => prev_tptr,
      O => ram_reg_0(2)
    );
\right_curr_V_reg_617[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => DOADO(3),
      I2 => prev_tptr,
      O => ram_reg_0(3)
    );
\right_curr_V_reg_617[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => DOADO(4),
      I2 => prev_tptr,
      O => ram_reg_0(4)
    );
\right_curr_V_reg_617[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => DOADO(5),
      I2 => prev_tptr,
      O => ram_reg_0(5)
    );
\right_curr_V_reg_617[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => DOADO(6),
      I2 => prev_tptr,
      O => ram_reg_0(6)
    );
\right_curr_V_reg_617[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => DOADO(7),
      I2 => prev_tptr,
      O => ram_reg_0(7)
    );
\right_curr_V_reg_617[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => DOADO(8),
      I2 => prev_tptr,
      O => ram_reg_0(8)
    );
\right_next_V_reg_622[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => prev_tptr,
      O => ram_reg_1(0)
    );
\right_next_V_reg_622[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => prev_tptr,
      O => ram_reg_1(1)
    );
\right_next_V_reg_622[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => prev_tptr,
      O => ram_reg_1(2)
    );
\right_next_V_reg_622[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => prev_tptr,
      O => ram_reg_1(3)
    );
\right_next_V_reg_622[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => prev_tptr,
      O => ram_reg_1(4)
    );
\right_next_V_reg_622[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => prev_tptr,
      O => ram_reg_1(5)
    );
\right_next_V_reg_622[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => prev_tptr,
      O => ram_reg_1(6)
    );
\right_next_V_reg_622[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => prev_tptr,
      O => ram_reg_1(7)
    );
\right_next_V_reg_622[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => prev_tptr,
      O => ram_reg_1(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_right_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21 : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_2__18_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__18_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_2(0),
      WEA(0) => ram_reg_2(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44044404FFFF0000"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => Q(0),
      I4 => create_tree_U0_right_V_ce0,
      I5 => ram_reg_5,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_3,
      I2 => tptr,
      I3 => ram_reg_5,
      O => \ram_reg_i_2__18_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24 : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24 is
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_2__13_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
\parent_next_V_reg_601[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => prev_tptr,
      O => ram_reg_1(0)
    );
\parent_next_V_reg_601[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => prev_tptr,
      O => ram_reg_1(1)
    );
\parent_next_V_reg_601[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => prev_tptr,
      O => ram_reg_1(2)
    );
\parent_next_V_reg_601[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => prev_tptr,
      O => ram_reg_1(3)
    );
\parent_next_V_reg_601[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => prev_tptr,
      O => ram_reg_1(4)
    );
\parent_next_V_reg_601[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => prev_tptr,
      O => ram_reg_1(5)
    );
\parent_next_V_reg_601[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => prev_tptr,
      O => ram_reg_1(6)
    );
\parent_next_V_reg_601[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => prev_tptr,
      O => ram_reg_1(7)
    );
\parent_next_V_reg_601[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => prev_tptr,
      O => ram_reg_1(8)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q0[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_4\,
      ENBWREN => \ram_reg_i_2__13_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_3(0),
      WEA(0) => ram_reg_3(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C000C0"
    )
        port map (
      I0 => create_tree_U0_parent_V_ce0,
      I1 => ram_reg_4,
      I2 => tptr,
      I3 => ram_reg_5,
      I4 => Q(0),
      I5 => ram_reg_6,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => tptr,
      I2 => ram_reg_4,
      I3 => ram_reg_6,
      O => \ram_reg_i_2__13_n_7\
    );
\reg_384[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => DOADO(0),
      I2 => prev_tptr,
      O => ram_reg_0(0)
    );
\reg_384[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => DOADO(1),
      I2 => prev_tptr,
      O => ram_reg_0(1)
    );
\reg_384[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => DOADO(2),
      I2 => prev_tptr,
      O => ram_reg_0(2)
    );
\reg_384[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => DOADO(3),
      I2 => prev_tptr,
      O => ram_reg_0(3)
    );
\reg_384[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => DOADO(4),
      I2 => prev_tptr,
      O => ram_reg_0(4)
    );
\reg_384[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => DOADO(5),
      I2 => prev_tptr,
      O => ram_reg_0(5)
    );
\reg_384[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => DOADO(6),
      I2 => prev_tptr,
      O => ram_reg_0(6)
    );
\reg_384[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => DOADO(7),
      I2 => prev_tptr,
      O => ram_reg_0(7)
    );
\reg_384[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => DOADO(8),
      I2 => prev_tptr,
      O => ram_reg_0(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25 : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_2__14_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__14_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_3(0),
      WEA(0) => ram_reg_3(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44044404FFFF0000"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => Q(0),
      I4 => create_tree_U0_parent_V_ce0,
      I5 => ram_reg_6,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4,
      I2 => tptr,
      I3 => ram_reg_6,
      O => \ram_reg_i_2__14_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    create_tree_U0_left_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30 : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30 is
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_we0[1]_6\ : STD_LOGIC;
  signal \ram_reg_i_2__15_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
\left_curr_V_reg_607[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => DOADO(0),
      I2 => prev_tptr,
      O => ram_reg_0(0)
    );
\left_curr_V_reg_607[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => DOADO(1),
      I2 => prev_tptr,
      O => ram_reg_0(1)
    );
\left_curr_V_reg_607[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => DOADO(2),
      I2 => prev_tptr,
      O => ram_reg_0(2)
    );
\left_curr_V_reg_607[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => DOADO(3),
      I2 => prev_tptr,
      O => ram_reg_0(3)
    );
\left_curr_V_reg_607[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => DOADO(4),
      I2 => prev_tptr,
      O => ram_reg_0(4)
    );
\left_curr_V_reg_607[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => DOADO(5),
      I2 => prev_tptr,
      O => ram_reg_0(5)
    );
\left_curr_V_reg_607[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => DOADO(6),
      I2 => prev_tptr,
      O => ram_reg_0(6)
    );
\left_curr_V_reg_607[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => DOADO(7),
      I2 => prev_tptr,
      O => ram_reg_0(7)
    );
\left_curr_V_reg_607[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => DOADO(8),
      I2 => prev_tptr,
      O => ram_reg_0(8)
    );
\left_next_V_reg_612[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => prev_tptr,
      O => ram_reg_1(0)
    );
\left_next_V_reg_612[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => prev_tptr,
      O => ram_reg_1(1)
    );
\left_next_V_reg_612[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => prev_tptr,
      O => ram_reg_1(2)
    );
\left_next_V_reg_612[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => prev_tptr,
      O => ram_reg_1(3)
    );
\left_next_V_reg_612[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => prev_tptr,
      O => ram_reg_1(4)
    );
\left_next_V_reg_612[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => prev_tptr,
      O => ram_reg_1(5)
    );
\left_next_V_reg_612[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => prev_tptr,
      O => ram_reg_1(6)
    );
\left_next_V_reg_612[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => prev_tptr,
      O => ram_reg_1(7)
    );
\left_next_V_reg_612[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => prev_tptr,
      O => ram_reg_1(8)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_2(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_3(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_4(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q0[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_4\,
      ENBWREN => \ram_reg_i_2__15_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \buf_we0[1]_6\,
      WEA(0) => \buf_we0[1]_6\,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C000C0"
    )
        port map (
      I0 => create_tree_U0_left_V_ce0,
      I1 => ram_reg_5,
      I2 => tptr,
      I3 => ram_reg_6,
      I4 => Q(0),
      I5 => ram_reg_7,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_7,
      I1 => create_tree_U0_left_V_ce0,
      O => \buf_we0[1]_6\
    );
\ram_reg_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => tptr,
      I2 => ram_reg_5,
      I3 => ram_reg_7,
      O => \ram_reg_i_2__15_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_left_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31 : entity is "huffman_encoding_sc4_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_2__16_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_sc4_memcore_U/huffman_encoding_sc4_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__16_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44044404FFFF0000"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => Q(0),
      I4 => create_tree_U0_left_V_ce0,
      I5 => ram_reg_5,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_3,
      I2 => tptr,
      I3 => ram_reg_5,
      O => \ram_reg_i_2__16_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    codeword_length_hist_1_reg_3780 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram : entity is "huffman_encoding_vdy_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "truncated_length_his_1_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1110",
      ADDRBWRADDR(9 downto 4) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => ram_reg_0(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_1(0),
      ENBWREN => create_codeword_U0_codeword_length_histogram_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => codeword_length_hist_1_reg_3780,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27 : entity is "huffman_encoding_vdy_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "length_histogram_V_U/huffman_encoding_vdy_memcore_U/huffman_encoding_vdy_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => length_histogram_V_d0(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => compute_bit_length_U0_length_histogram_V_we0,
      ENBWREN => Q(0),
      REGCEAREGCE => '0',
      REGCEB => Q(1),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_197_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC;
    \icmp_ln879_reg_272_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_212_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_iptr : in STD_LOGIC;
    reg_2061 : in STD_LOGIC;
    \reg_212_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_5_reg_151_reg[1]_0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[4]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[6]\ : in STD_LOGIC;
    icmp_ln879_reg_272 : in STD_LOGIC;
    prev_tptr : in STD_LOGIC;
    \t_V_5_reg_151_reg[7]\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram : entity is "huffman_encoding_wdI_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buf_q1[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i1_0_reg_164[5]_i_4_n_7\ : STD_LOGIC;
  signal \i1_0_reg_164[5]_i_5_n_7\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_reg_i_15__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__9_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__9_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[2]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[7]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[8]_i_5_n_7\ : STD_LOGIC;
  signal truncated_length_his_i_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal truncated_length_his_t_q0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2(0) <= \^ram_reg_2\(0);
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => \t_V_5_reg_151_reg[1]_0\,
      I2 => icmp_ln879_reg_272,
      I3 => \ap_CS_fsm_reg[5]\(1),
      O => \icmp_ln879_reg_272_reg[0]\(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFFFFFAEEFA"
    )
        port map (
      I0 => \t_V_5_reg_151[2]_i_3_n_7\,
      I1 => \^dobdo\(1),
      I2 => \reg_212_reg[8]\(2),
      I3 => prev_tptr,
      I4 => \^dobdo\(0),
      I5 => \reg_212_reg[8]\(1),
      O => \^ram_reg_1\
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => truncated_length_his_i_q0(7),
      I1 => \i1_0_reg_164[5]_i_5_n_7\,
      I2 => truncated_length_his_i_q0(6),
      I3 => truncated_length_his_i_q0(8),
      I4 => truncated_length_his_i_q0(4),
      I5 => truncated_length_his_i_q0(5),
      O => grp_fu_197_p2
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \reg_212_reg[8]\(7),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(7)
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \reg_212_reg[8]\(6),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(6)
    );
\ap_CS_fsm[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_212_reg[8]\(8),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(8)
    );
\ap_CS_fsm[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \reg_212_reg[8]\(4),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(4)
    );
\ap_CS_fsm[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \reg_212_reg[8]\(5),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(5)
    );
\i1_0_reg_164[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101001100000000"
    )
        port map (
      I0 => \i1_0_reg_164[5]_i_4_n_7\,
      I1 => \i1_0_reg_164[5]_i_5_n_7\,
      I2 => \^dobdo\(6),
      I3 => \reg_212_reg[8]\(7),
      I4 => prev_iptr,
      I5 => \reg_212_reg[0]\(0),
      O => E(0)
    );
\i1_0_reg_164[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => truncated_length_his_i_q0(6),
      I1 => \^dobdo\(7),
      I2 => \reg_212_reg[8]\(8),
      I3 => prev_iptr,
      I4 => truncated_length_his_i_q0(4),
      I5 => truncated_length_his_i_q0(5),
      O => \i1_0_reg_164[5]_i_4_n_7\
    );
\i1_0_reg_164[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => truncated_length_his_i_q0(2),
      I1 => \^dobdo\(2),
      I2 => \reg_212_reg[8]\(3),
      I3 => prev_iptr,
      I4 => truncated_length_his_i_q0(0),
      I5 => truncated_length_his_i_q0(1),
      O => \i1_0_reg_164[5]_i_5_n_7\
    );
\i1_0_reg_164[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_212_reg[8]\(2),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(2)
    );
\i1_0_reg_164[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_2\(0),
      I1 => \reg_212_reg[8]\(0),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(0)
    );
\i1_0_reg_164[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \reg_212_reg[8]\(1),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(1)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => ram_reg_4(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => \ram_reg_i_15__12_n_7\,
      DIADI(7) => \ram_reg_i_16__12_n_7\,
      DIADI(6) => \ram_reg_i_17__12_n_7\,
      DIADI(5) => \ram_reg_i_18__12_n_7\,
      DIADI(4) => \ram_reg_i_19__10_n_7\,
      DIADI(3) => \ram_reg_i_20__9_n_7\,
      DIADI(2) => \ram_reg_i_21__8_n_7\,
      DIADI(1) => \ram_reg_i_22__8_n_7\,
      DIADI(0) => \ram_reg_i_23__9_n_7\,
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8 downto 0) => ram_reg_5(8 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q1[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 1) => \^dobdo\(7 downto 0),
      DOBDO(0) => \buf_q0[1]_2\(0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_3,
      ENBWREN => \buf_ce0[1]_4\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_6(0),
      WEA(0) => ram_reg_6(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_7(0),
      WEBWE(0) => ram_reg_7(0)
    );
\ram_reg_i_15__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(7),
      I1 => ram_reg_10,
      O => \ram_reg_i_15__12_n_7\
    );
\ram_reg_i_16__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(6),
      I1 => ram_reg_10,
      O => \ram_reg_i_16__12_n_7\
    );
\ram_reg_i_17__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(5),
      I1 => ram_reg_10,
      O => \ram_reg_i_17__12_n_7\
    );
\ram_reg_i_18__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(4),
      I1 => ram_reg_10,
      O => \ram_reg_i_18__12_n_7\
    );
\ram_reg_i_19__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(3),
      I1 => ram_reg_10,
      O => \ram_reg_i_19__10_n_7\
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      I1 => ram_reg_8,
      I2 => ram_reg_9,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => ram_reg_10,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_20__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(2),
      I1 => ram_reg_10,
      O => \ram_reg_i_20__9_n_7\
    );
\ram_reg_i_21__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(1),
      I1 => ram_reg_10,
      O => \ram_reg_i_21__8_n_7\
    );
\ram_reg_i_22__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(0),
      I1 => ram_reg_10,
      O => \ram_reg_i_22__8_n_7\
    );
\ram_reg_i_23__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_10,
      I1 => ram_reg_11(0),
      O => \ram_reg_i_23__9_n_7\
    );
\reg_206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(0),
      I1 => DOADO(0),
      I2 => \buf_q0[1]_2\(0),
      I3 => \reg_212_reg[8]\(0),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(0)
    );
\reg_206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(1),
      I1 => DOADO(1),
      I2 => \^dobdo\(0),
      I3 => \reg_212_reg[8]\(1),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(1)
    );
\reg_206[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(2),
      I1 => DOADO(2),
      I2 => \^dobdo\(1),
      I3 => \reg_212_reg[8]\(2),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(2)
    );
\reg_206[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(3),
      I1 => DOADO(3),
      I2 => \^dobdo\(2),
      I3 => \reg_212_reg[8]\(3),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(3)
    );
\reg_206[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(4),
      I1 => DOADO(4),
      I2 => \^dobdo\(3),
      I3 => \reg_212_reg[8]\(4),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(4)
    );
\reg_206[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(5),
      I1 => DOADO(5),
      I2 => \^dobdo\(4),
      I3 => \reg_212_reg[8]\(5),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(5)
    );
\reg_206[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(6),
      I1 => DOADO(6),
      I2 => \^dobdo\(5),
      I3 => \reg_212_reg[8]\(6),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(6)
    );
\reg_206[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(7),
      I1 => DOADO(7),
      I2 => \^dobdo\(6),
      I3 => \reg_212_reg[8]\(7),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(7)
    );
\reg_206[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAACCCCF0F0FF00"
    )
        port map (
      I0 => \buf_q1[1]_3\(8),
      I1 => DOADO(8),
      I2 => \^dobdo\(7),
      I3 => \reg_212_reg[8]\(8),
      I4 => prev_iptr,
      I5 => reg_2061,
      O => ram_reg_0(8)
    );
\reg_212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \buf_q0[1]_2\(0),
      I1 => \reg_212_reg[8]\(0),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(0),
      I4 => DOADO(0),
      I5 => prev_iptr,
      O => D(0)
    );
\reg_212[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \reg_212_reg[8]\(1),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(1),
      I4 => DOADO(1),
      I5 => prev_iptr,
      O => D(1)
    );
\reg_212[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_212_reg[8]\(2),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(2),
      I4 => DOADO(2),
      I5 => prev_iptr,
      O => D(2)
    );
\reg_212[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \reg_212_reg[8]\(3),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(3),
      I4 => DOADO(3),
      I5 => prev_iptr,
      O => D(3)
    );
\reg_212[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \reg_212_reg[8]\(4),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(4),
      I4 => DOADO(4),
      I5 => prev_iptr,
      O => D(4)
    );
\reg_212[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \reg_212_reg[8]\(5),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(5),
      I4 => DOADO(5),
      I5 => prev_iptr,
      O => D(5)
    );
\reg_212[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \reg_212_reg[8]\(6),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(6),
      I4 => DOADO(6),
      I5 => prev_iptr,
      O => D(6)
    );
\reg_212[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \reg_212_reg[8]\(7),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(7),
      I4 => DOADO(7),
      I5 => prev_iptr,
      O => D(7)
    );
\reg_212[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_212_reg[8]\(8),
      I2 => \reg_212_reg[0]\(1),
      I3 => \buf_q1[1]_3\(8),
      I4 => DOADO(8),
      I5 => prev_iptr,
      O => D(8)
    );
\t_V_5_reg_151[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_2\(0),
      I1 => \reg_212_reg[8]\(0),
      I2 => prev_tptr,
      O => \^ram_reg_2\(0)
    );
\t_V_5_reg_151[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(1),
      I2 => \t_V_5_reg_151[2]_i_3_n_7\,
      I3 => truncated_length_his_t_q0(2),
      I4 => \t_V_5_reg_151_reg[8]\(0),
      I5 => \t_V_5_reg_151_reg[1]_0\,
      O => \p_066_0_i_i_reg_127_reg[8]\(0)
    );
\t_V_5_reg_151[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(2),
      I2 => \t_V_5_reg_151[2]_i_3_n_7\,
      I3 => truncated_length_his_t_q0(1),
      I4 => \t_V_5_reg_151_reg[8]\(1),
      I5 => \t_V_5_reg_151_reg[1]_0\,
      O => \p_066_0_i_i_reg_127_reg[8]\(1)
    );
\t_V_5_reg_151[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \reg_212_reg[8]\(2),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(2)
    );
\t_V_5_reg_151[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_212_reg[8]\(8),
      I2 => prev_tptr,
      I3 => \^dobdo\(6),
      I4 => \reg_212_reg[8]\(7),
      I5 => \^ram_reg_2\(0),
      O => \t_V_5_reg_151[2]_i_3_n_7\
    );
\t_V_5_reg_151[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \reg_212_reg[8]\(1),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(1)
    );
\t_V_5_reg_151[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(3),
      I2 => \^ram_reg_1\,
      I3 => truncated_length_his_t_q0(4),
      I4 => \t_V_5_reg_151_reg[8]\(2),
      I5 => \t_V_5_reg_151_reg[4]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(2)
    );
\t_V_5_reg_151[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(4),
      I2 => \^ram_reg_1\,
      I3 => truncated_length_his_t_q0(3),
      I4 => \t_V_5_reg_151_reg[8]\(3),
      I5 => \t_V_5_reg_151_reg[4]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(3)
    );
\t_V_5_reg_151[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \reg_212_reg[8]\(4),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(4)
    );
\t_V_5_reg_151[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \reg_212_reg[8]\(3),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(3)
    );
\t_V_5_reg_151[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(5),
      I2 => \^ram_reg_1\,
      I3 => truncated_length_his_t_q0(6),
      I4 => \t_V_5_reg_151_reg[8]\(4),
      I5 => \t_V_5_reg_151_reg[6]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(4)
    );
\t_V_5_reg_151[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(6),
      I2 => \^ram_reg_1\,
      I3 => truncated_length_his_t_q0(5),
      I4 => \t_V_5_reg_151_reg[8]\(5),
      I5 => \t_V_5_reg_151_reg[6]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(5)
    );
\t_V_5_reg_151[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \reg_212_reg[8]\(6),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(6)
    );
\t_V_5_reg_151[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \reg_212_reg[8]\(5),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(5)
    );
\t_V_5_reg_151[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA0030AABA"
    )
        port map (
      I0 => truncated_length_his_t_q0(7),
      I1 => \t_V_5_reg_151_reg[7]\,
      I2 => \t_V_5_reg_151[7]_i_3_n_7\,
      I3 => \t_V_5_reg_151_reg[1]_0\,
      I4 => \t_V_5_reg_151_reg[1]\,
      I5 => \t_V_5_reg_151_reg[8]\(6),
      O => \p_066_0_i_i_reg_127_reg[8]\(6)
    );
\t_V_5_reg_151[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \reg_212_reg[8]\(7),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(7)
    );
\t_V_5_reg_151[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_212_reg[8]\(8),
      I2 => prev_tptr,
      I3 => \buf_q0[1]_2\(0),
      I4 => \reg_212_reg[8]\(0),
      I5 => \t_V_5_reg_151_reg[8]\(6),
      O => \t_V_5_reg_151[7]_i_3_n_7\
    );
\t_V_5_reg_151[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA0030AABA"
    )
        port map (
      I0 => truncated_length_his_t_q0(8),
      I1 => \t_V_5_reg_151_reg[7]\,
      I2 => \t_V_5_reg_151[8]_i_5_n_7\,
      I3 => \t_V_5_reg_151_reg[1]_0\,
      I4 => \t_V_5_reg_151_reg[1]\,
      I5 => \t_V_5_reg_151_reg[8]\(7),
      O => \p_066_0_i_i_reg_127_reg[8]\(7)
    );
\t_V_5_reg_151[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \reg_212_reg[8]\(8),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(8)
    );
\t_V_5_reg_151[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \reg_212_reg[8]\(7),
      I2 => prev_tptr,
      I3 => \buf_q0[1]_2\(0),
      I4 => \reg_212_reg[8]\(0),
      I5 => \t_V_5_reg_151_reg[8]\(7),
      O => \t_V_5_reg_151[8]_i_5_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \t_V_5_reg_151_reg[0]\ : in STD_LOGIC;
    truncated_length_his_t_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prev_tptr : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11 : entity is "huffman_encoding_wdI_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \ram_reg_i_15__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__9_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__9_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__8_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[0]_i_3_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
  DOBDO(8 downto 0) <= \^dobdo\(8 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]_1\(3),
      I1 => \^dobdo\(4),
      I2 => prev_tptr,
      I3 => \t_V_5_reg_151_reg[0]_1\(2),
      I4 => \^dobdo\(3),
      I5 => \^ram_reg_2\,
      O => \^ram_reg_0\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => ram_reg_5(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => \ram_reg_i_15__13_n_7\,
      DIADI(7) => \ram_reg_i_16__13_n_7\,
      DIADI(6) => \ram_reg_i_17__13_n_7\,
      DIADI(5) => \ram_reg_i_18__13_n_7\,
      DIADI(4) => \ram_reg_i_19__11_n_7\,
      DIADI(3) => \ram_reg_i_20__10_n_7\,
      DIADI(2) => \ram_reg_i_21__9_n_7\,
      DIADI(1) => \ram_reg_i_22__9_n_7\,
      DIADI(0) => \ram_reg_i_23__8_n_7\,
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8 downto 0) => DIBDI(8 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \^dobdo\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_4,
      ENBWREN => \buf_ce0[0]_5\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_15__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(7),
      I1 => ram_reg_9,
      O => \ram_reg_i_15__13_n_7\
    );
\ram_reg_i_16__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(6),
      I1 => ram_reg_9,
      O => \ram_reg_i_16__13_n_7\
    );
\ram_reg_i_17__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(5),
      I1 => ram_reg_9,
      O => \ram_reg_i_17__13_n_7\
    );
\ram_reg_i_18__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(4),
      I1 => ram_reg_9,
      O => \ram_reg_i_18__13_n_7\
    );
\ram_reg_i_19__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(3),
      I1 => ram_reg_9,
      O => \ram_reg_i_19__11_n_7\
    );
\ram_reg_i_20__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(2),
      I1 => ram_reg_9,
      O => \ram_reg_i_20__10_n_7\
    );
\ram_reg_i_21__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(1),
      I1 => ram_reg_9,
      O => \ram_reg_i_21__9_n_7\
    );
\ram_reg_i_22__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(0),
      I1 => ram_reg_9,
      O => \ram_reg_i_22__9_n_7\
    );
\ram_reg_i_23__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_9,
      I1 => ram_reg_10(0),
      O => \ram_reg_i_23__8_n_7\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF00"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_7,
      I2 => ram_reg_8(0),
      I3 => truncate_tree_U0_output_length_histogram1_V_ce0,
      I4 => ram_reg_9,
      O => \buf_ce0[0]_5\
    );
\t_V_5_reg_151[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]\,
      I1 => truncated_length_his_t_q0(0),
      I2 => \^ram_reg_0\,
      I3 => \^ram_reg_1\,
      I4 => \t_V_5_reg_151_reg[0]_0\(0),
      I5 => \t_V_5_reg_151[0]_i_3_n_7\,
      O => \p_066_0_i_i_reg_127_reg[0]\(0)
    );
\t_V_5_reg_151[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[0]_1\(6),
      I2 => prev_tptr,
      I3 => \^dobdo\(8),
      I4 => \t_V_5_reg_151_reg[0]_1\(7),
      O => \t_V_5_reg_151[0]_i_3_n_7\
    );
\t_V_5_reg_151[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \t_V_5_reg_151_reg[0]_1\(4),
      I2 => prev_tptr,
      I3 => \^dobdo\(6),
      I4 => \t_V_5_reg_151_reg[0]_1\(5),
      O => \^ram_reg_2\
    );
\t_V_5_reg_151[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \t_V_5_reg_151_reg[0]_1\(2),
      I2 => prev_tptr,
      I3 => \^dobdo\(4),
      I4 => \t_V_5_reg_151_reg[0]_1\(3),
      O => ram_reg_3
    );
\t_V_5_reg_151[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[0]_1\(0),
      I2 => prev_tptr,
      I3 => \^dobdo\(2),
      I4 => \t_V_5_reg_151_reg[0]_1\(1),
      O => \^ram_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln883_fu_265_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    length_V_reg_4020 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram : entity is "huffman_encoding_yd2_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \first_codeword_V_add_1_reg_414[4]_i_2\ : label is "soft_lutpair560";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d5";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2560;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "symbol_bits_V_U/huffman_encoding_yd2_memcore_U/huffman_encoding_yd2_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 4;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 4;
  attribute SOFT_HLUTNM of \ret_V_reg_430[0]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \ret_V_reg_430[4]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \ret_V_reg_430[5]_i_2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \sub_ln556_reg_436[1]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \sub_ln556_reg_436[2]_i_1\ : label is "soft_lutpair560";
begin
  DOBDO(4 downto 0) <= \^dobdo\(4 downto 0);
\first_codeword_V_add_1_reg_414[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(2),
      I3 => \^dobdo\(3),
      I4 => \^dobdo\(4),
      O => icmp_ln883_fu_265_p2
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 5) => B"00000000000",
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(15 downto 0) => B"0000000000011111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 5) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 5),
      DOBDO(4 downto 0) => \^dobdo\(4 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => canonize_tree_U0_symbol_bits_V_we0,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => length_V_reg_4020,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ret_V_reg_430[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(0),
      O => ram_reg_0
    );
\ret_V_reg_430[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dobdo\(1),
      O => D(0)
    );
\ret_V_reg_430[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^dobdo\(3),
      O => D(1)
    );
\ret_V_reg_430[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(2),
      O => D(2)
    );
\ret_V_reg_430[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(4),
      O => D(3)
    );
\sub_ln556_reg_436[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(1),
      O => ram_reg_1(0)
    );
\sub_ln556_reg_436[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(0),
      O => ram_reg_1(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_ibuf is
  port (
    icmp_ln13_fu_147_p2 : out STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[48]_0\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    \ram_reg_i_8__5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_ibuf : entity is "ibuf";
end design_1_huffman_encoding_0_1_ibuf;

architecture STRUCTURE of design_1_huffman_encoding_0_1_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_7_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[9]\ : STD_LOGIC;
  signal \ram_reg_i_12__1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \odata[48]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair317";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_7_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_7_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_7_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_7_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_7_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_7_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_7_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_7_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_7_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_7_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_7_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_7_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_7_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_7_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_7_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_7_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_7_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_7_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_7_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_7_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_7_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_7_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_7_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_7_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_7_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \ireg_reg_n_7_[32]\,
      R => SR(0)
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \ireg_reg_n_7_[33]\,
      R => SR(0)
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \ireg_reg_n_7_[34]\,
      R => SR(0)
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \ireg_reg_n_7_[35]\,
      R => SR(0)
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \ireg_reg_n_7_[36]\,
      R => SR(0)
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \ireg_reg_n_7_[37]\,
      R => SR(0)
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \ireg_reg_n_7_[38]\,
      R => SR(0)
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \ireg_reg_n_7_[39]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_7_[3]\,
      R => SR(0)
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \ireg_reg_n_7_[40]\,
      R => SR(0)
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_7_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_7_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_7_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_7_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_7_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_7_[9]\,
      R => SR(0)
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[48]_0\(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[10]\,
      I1 => \^q\(0),
      I2 => D(10),
      O => \ireg_reg[48]_0\(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[11]\,
      I1 => \^q\(0),
      I2 => D(11),
      O => \ireg_reg[48]_0\(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[12]\,
      I1 => \^q\(0),
      I2 => D(12),
      O => \ireg_reg[48]_0\(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[13]\,
      I1 => \^q\(0),
      I2 => D(13),
      O => \ireg_reg[48]_0\(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[14]\,
      I1 => \^q\(0),
      I2 => D(14),
      O => \ireg_reg[48]_0\(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[15]\,
      I1 => \^q\(0),
      I2 => D(15),
      O => \ireg_reg[48]_0\(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[16]\,
      I1 => \^q\(0),
      I2 => D(16),
      O => \ireg_reg[48]_0\(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[17]\,
      I1 => \^q\(0),
      I2 => D(17),
      O => \ireg_reg[48]_0\(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[18]\,
      I1 => \^q\(0),
      I2 => D(18),
      O => \ireg_reg[48]_0\(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[19]\,
      I1 => \^q\(0),
      I2 => D(19),
      O => \ireg_reg[48]_0\(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[48]_0\(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[20]\,
      I1 => \^q\(0),
      I2 => D(20),
      O => \ireg_reg[48]_0\(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[21]\,
      I1 => \^q\(0),
      I2 => D(21),
      O => \ireg_reg[48]_0\(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[22]\,
      I1 => \^q\(0),
      I2 => D(22),
      O => \ireg_reg[48]_0\(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[23]\,
      I1 => \^q\(0),
      I2 => D(23),
      O => \ireg_reg[48]_0\(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[24]\,
      I1 => \^q\(0),
      I2 => D(24),
      O => \ireg_reg[48]_0\(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[25]\,
      I1 => \^q\(0),
      I2 => D(25),
      O => \ireg_reg[48]_0\(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[26]\,
      I1 => \^q\(0),
      I2 => D(26),
      O => \ireg_reg[48]_0\(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[27]\,
      I1 => \^q\(0),
      I2 => D(27),
      O => \ireg_reg[48]_0\(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[28]\,
      I1 => \^q\(0),
      I2 => D(28),
      O => \ireg_reg[48]_0\(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[29]\,
      I1 => \^q\(0),
      I2 => D(29),
      O => \ireg_reg[48]_0\(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[48]_0\(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[30]\,
      I1 => \^q\(0),
      I2 => D(30),
      O => \ireg_reg[48]_0\(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[31]\,
      I1 => \^q\(0),
      I2 => D(31),
      O => \ireg_reg[48]_0\(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[32]\,
      I1 => \^q\(0),
      I2 => D(32),
      O => \ireg_reg[48]_0\(32)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[33]\,
      I1 => \^q\(0),
      I2 => D(33),
      O => \ireg_reg[48]_0\(33)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[34]\,
      I1 => \^q\(0),
      I2 => D(34),
      O => \ireg_reg[48]_0\(34)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[35]\,
      I1 => \^q\(0),
      I2 => D(35),
      O => \ireg_reg[48]_0\(35)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[36]\,
      I1 => \^q\(0),
      I2 => D(36),
      O => \ireg_reg[48]_0\(36)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[37]\,
      I1 => \^q\(0),
      I2 => D(37),
      O => \ireg_reg[48]_0\(37)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[38]\,
      I1 => \^q\(0),
      I2 => D(38),
      O => \ireg_reg[48]_0\(38)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[39]\,
      I1 => \^q\(0),
      I2 => D(39),
      O => \ireg_reg[48]_0\(39)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[48]_0\(3)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[40]\,
      I1 => \^q\(0),
      I2 => D(40),
      O => \ireg_reg[48]_0\(40)
    );
\odata[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(41),
      O => \ireg_reg[48]_0\(41)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[4]\,
      I1 => \^q\(0),
      I2 => D(4),
      O => \ireg_reg[48]_0\(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[5]\,
      I1 => \^q\(0),
      I2 => D(5),
      O => \ireg_reg[48]_0\(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[6]\,
      I1 => \^q\(0),
      I2 => D(6),
      O => \ireg_reg[48]_0\(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[7]\,
      I1 => \^q\(0),
      I2 => D(7),
      O => \ireg_reg[48]_0\(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[8]\,
      I1 => \^q\(0),
      I2 => D(8),
      O => \ireg_reg[48]_0\(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[9]\,
      I1 => \^q\(0),
      I2 => D(9),
      O => \ireg_reg[48]_0\(9)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \ram_reg_i_8__5_0\(3),
      I1 => \ram_reg_i_8__5_0\(4),
      I2 => \ram_reg_i_8__5_0\(5),
      I3 => \ram_reg_i_8__5_0\(6),
      I4 => \ram_reg_i_8__5_0\(7),
      I5 => \ram_reg_i_8__5_0\(8),
      O => \ram_reg_i_12__1_n_7\
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ram_reg_i_12__1_n_7\,
      I1 => \ram_reg_i_8__5_0\(0),
      I2 => \ram_reg_i_8__5_0\(1),
      I3 => \ram_reg_i_8__5_0\(2),
      O => icmp_ln13_fu_147_p2
    );
symbol_histogram_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(41),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => symbol_histogram_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088C0808"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized2\ is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]\ : out STD_LOGIC;
    \ireg_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    count : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln883_reg_410_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln25_reg_388_reg[0]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \odata_reg[10]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \odata_reg[10]_0\ : in STD_LOGIC;
    \ireg_reg[26]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ireg_reg[24]_0\ : in STD_LOGIC;
    \ireg_reg[23]_0\ : in STD_LOGIC;
    \ireg_reg[25]_0\ : in STD_LOGIC;
    \ireg_reg[22]_0\ : in STD_LOGIC;
    \ireg_reg[14]_0\ : in STD_LOGIC;
    \ireg_reg[15]_0\ : in STD_LOGIC;
    \ireg_reg[16]_0\ : in STD_LOGIC;
    \ireg_reg[17]_0\ : in STD_LOGIC;
    \ireg_reg[18]_0\ : in STD_LOGIC;
    \ireg_reg[19]_0\ : in STD_LOGIC;
    \ireg_reg[20]_0\ : in STD_LOGIC;
    \ireg_reg[21]_0\ : in STD_LOGIC;
    \ireg_reg[12]_0\ : in STD_LOGIC;
    \ireg_reg[13]_0\ : in STD_LOGIC;
    \ireg_reg[11]_0\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ireg_reg[10]_0\ : in STD_LOGIC;
    \ireg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln17_reg_359_pp0_iter1_reg : in STD_LOGIC;
    \ram_reg_0_15_0_0__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized2\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized2\ is
  signal \ap_CS_fsm[3]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2__0_n_7\ : STD_LOGIC;
  signal encoding_TDATA_int : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ireg_reg[32]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_7_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[9]\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_8_n_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count[0]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count[1]_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \i1_0_reg_199[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ireg[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ireg[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ireg[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ireg[12]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ireg[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ireg[14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ireg[15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ireg[16]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ireg[17]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ireg[18]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ireg[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ireg[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ireg[20]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ireg[21]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ireg[22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ireg[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ireg[24]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ireg[25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ireg[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \ireg[32]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ireg[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \ireg[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[16]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[17]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[18]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[19]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[20]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[21]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[22]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[23]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[24]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[25]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \odata[26]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[32]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_8 : label is "soft_lutpair115";
begin
  \ireg_reg[32]_0\(0) <= \^ireg_reg[32]_0\(0);
  \ireg_reg[32]_1\(0) <= \^ireg_reg[32]_1\(0);
\add_ln700_reg_446[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000105500000000"
    )
        port map (
      I0 => \odata_reg[10]_0\,
      I1 => \^ireg_reg[32]_0\(0),
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \odata_reg[10]\,
      I5 => Q(4),
      O => \icmp_ln883_reg_410_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_7\,
      I1 => Q(1),
      I2 => \^ireg_reg[32]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_0\,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8AAA8A"
    )
        port map (
      I0 => Q(4),
      I1 => \odata_reg[10]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_rst_n,
      I4 => \^ireg_reg[32]_0\(0),
      O => \ap_CS_fsm[3]_i_2__0_n_7\
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70007070"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\,
      I1 => \^ireg_reg[32]_0\(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[4]\,
      I4 => ap_enable_reg_pp1_iter0,
      O => D(1)
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAAAA"
    )
        port map (
      I0 => Q(3),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \odata_reg[10]\,
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000FFFF70007000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]\,
      I1 => encoding_TREADY,
      I2 => \ap_CS_fsm_reg[8]_0\,
      I3 => Q(5),
      I4 => \ap_CS_fsm[8]_i_2__0_n_7\,
      I5 => ap_enable_reg_pp1_iter0,
      O => D(3)
    );
\ap_CS_fsm[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => ap_rst_n,
      I4 => Q(1),
      O => \ap_CS_fsm[8]_i_2__0_n_7\
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2__0_n_7\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC5CCC000000000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => p_8_in,
      I3 => \ap_CS_fsm[3]_i_2__0_n_7\,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_rst_n,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => \ap_CS_fsm_reg[3]_0\,
      O => p_8_in
    );
\count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF888888"
    )
        port map (
      I0 => \^ireg_reg[32]_1\(0),
      I1 => \ap_CS_fsm_reg[8]\,
      I2 => encoding_TREADY,
      I3 => \ap_CS_fsm_reg[8]_0\,
      I4 => ap_rst_n,
      O => \count_reg[1]\
    );
\count[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \ap_CS_fsm_reg[8]_0\,
      I2 => \ap_CS_fsm_reg[8]\,
      I3 => \^ireg_reg[32]_1\(0),
      O => count(0)
    );
\i1_0_reg_199[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => ap_rst_n,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \odata_reg[10]\,
      O => E(0)
    );
\icmp_ln25_reg_388[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F777700404444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => Q(1),
      I2 => ap_rst_n,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => \odata_reg[10]\,
      O => \ap_CS_fsm_reg[3]\
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(0)
    );
\ireg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[10]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(10)
    );
\ireg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[11]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(11)
    );
\ireg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[12]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(12)
    );
\ireg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[13]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(13)
    );
\ireg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[14]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(14)
    );
\ireg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[15]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(15)
    );
\ireg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[16]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(16)
    );
\ireg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[17]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(17)
    );
\ireg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[18]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(18)
    );
\ireg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[19]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(19)
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(1)
    );
\ireg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[20]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(20)
    );
\ireg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[21]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(21)
    );
\ireg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[22]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(22)
    );
\ireg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[23]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(23)
    );
\ireg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[24]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(24)
    );
\ireg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ireg_reg[25]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(25)
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(2)
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(0),
      I1 => \ireg_reg[0]_0\(0),
      I2 => encoding_TREADY,
      O => ireg01_out
    );
\ireg[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^ireg_reg[32]_0\(0),
      I1 => ap_rst_n,
      I2 => Q(4),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \odata_reg[10]\,
      O => \^ireg_reg[32]_1\(0)
    );
\ireg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(3)
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      O => encoding_TDATA_int(4)
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(0),
      Q => \ireg_reg_n_7_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(10),
      Q => \ireg_reg_n_7_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(11),
      Q => \ireg_reg_n_7_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(12),
      Q => \ireg_reg_n_7_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(13),
      Q => \ireg_reg_n_7_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(14),
      Q => \ireg_reg_n_7_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(15),
      Q => \ireg_reg_n_7_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(16),
      Q => \ireg_reg_n_7_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(17),
      Q => \ireg_reg_n_7_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(18),
      Q => \ireg_reg_n_7_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(19),
      Q => \ireg_reg_n_7_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(1),
      Q => \ireg_reg_n_7_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(20),
      Q => \ireg_reg_n_7_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(21),
      Q => \ireg_reg_n_7_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(22),
      Q => \ireg_reg_n_7_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(23),
      Q => \ireg_reg_n_7_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(24),
      Q => \ireg_reg_n_7_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(25),
      Q => \ireg_reg_n_7_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(5),
      Q => \ireg_reg_n_7_[26]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(2),
      Q => \ireg_reg_n_7_[2]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \^ireg_reg[32]_1\(0),
      Q => \^ireg_reg[32]_0\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(3),
      Q => \ireg_reg_n_7_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => encoding_TDATA_int(4),
      Q => \ireg_reg_n_7_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(0),
      Q => \ireg_reg_n_7_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(1),
      Q => \ireg_reg_n_7_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(2),
      Q => \ireg_reg_n_7_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(3),
      Q => \ireg_reg_n_7_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ireg01_out,
      D => \ireg_reg[26]_0\(4),
      Q => \ireg_reg_n_7_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[0]\,
      O => \icmp_ln25_reg_388_reg[0]\(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[10]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[10]\,
      O => \icmp_ln25_reg_388_reg[0]\(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[11]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[11]\,
      O => \icmp_ln25_reg_388_reg[0]\(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[12]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[12]\,
      O => \icmp_ln25_reg_388_reg[0]\(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[13]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[13]\,
      O => \icmp_ln25_reg_388_reg[0]\(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[14]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[14]\,
      O => \icmp_ln25_reg_388_reg[0]\(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[15]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[15]\,
      O => \icmp_ln25_reg_388_reg[0]\(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[16]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[16]\,
      O => \icmp_ln25_reg_388_reg[0]\(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[17]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[17]\,
      O => \icmp_ln25_reg_388_reg[0]\(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[18]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[18]\,
      O => \icmp_ln25_reg_388_reg[0]\(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[19]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[19]\,
      O => \icmp_ln25_reg_388_reg[0]\(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[1]\,
      O => \icmp_ln25_reg_388_reg[0]\(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[20]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[20]\,
      O => \icmp_ln25_reg_388_reg[0]\(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[21]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[21]\,
      O => \icmp_ln25_reg_388_reg[0]\(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[22]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[22]\,
      O => \icmp_ln25_reg_388_reg[0]\(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[23]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[23]\,
      O => \icmp_ln25_reg_388_reg[0]\(23)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[24]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[24]\,
      O => \icmp_ln25_reg_388_reg[0]\(24)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => \ireg_reg[25]_0\,
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[25]\,
      O => \icmp_ln25_reg_388_reg[0]\(25)
    );
\odata[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(5),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[26]\,
      O => \icmp_ln25_reg_388_reg[0]\(26)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[2]\,
      O => \icmp_ln25_reg_388_reg[0]\(2)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \odata_reg[10]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => Q(4),
      I3 => \^ireg_reg[32]_0\(0),
      O => \icmp_ln25_reg_388_reg[0]\(27)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[3]\,
      O => \icmp_ln25_reg_388_reg[0]\(3)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8A008A"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \odata_reg[10]\,
      I2 => \odata_reg[10]_0\,
      I3 => \^ireg_reg[32]_0\(0),
      I4 => \ireg_reg_n_7_[4]\,
      O => \icmp_ln25_reg_388_reg[0]\(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(0),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[5]\,
      O => \icmp_ln25_reg_388_reg[0]\(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(1),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[6]\,
      O => \icmp_ln25_reg_388_reg[0]\(6)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(2),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[7]\,
      O => \icmp_ln25_reg_388_reg[0]\(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(3),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[8]\,
      O => \icmp_ln25_reg_388_reg[0]\(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(4),
      I1 => \^ireg_reg[32]_0\(0),
      I2 => \ireg_reg_n_7_[9]\,
      O => \icmp_ln25_reg_388_reg[0]\(9)
    );
\q0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF040404"
    )
        port map (
      I0 => \q0_reg[0]\,
      I1 => ap_rst_n,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => Q(2),
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_rst_n_0(0)
    );
\ram_reg_0_15_0_0__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F2200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln17_reg_359_pp0_iter1_reg,
      I2 => \q0_reg[0]\,
      I3 => ram_reg_0_15_0_0_i_8_n_7,
      I4 => \odata_reg[10]_0\,
      I5 => \ram_reg_0_15_0_0__0\(0),
      O => ap_enable_reg_pp0_iter2_reg_0
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222F22"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln17_reg_359_pp0_iter1_reg,
      I2 => \q0_reg[0]\,
      I3 => ram_reg_0_15_0_0_i_8_n_7,
      I4 => \odata_reg[10]_0\,
      I5 => \ram_reg_0_15_0_0__0\(0),
      O => ap_enable_reg_pp0_iter2_reg
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ireg_reg[32]_0\(0),
      O => ram_reg_0_15_0_0_i_8_n_7
    );
\ram_reg_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A220000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm_reg[3]_0\,
      I2 => \^ireg_reg[32]_0\(0),
      I3 => ap_rst_n,
      I4 => Q(1),
      O => ap_enable_reg_pp1_iter0_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[48]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[48]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_Block_codeRepl810_pr_U0_full_n : in STD_LOGIC;
    \i_0_i_reg_127_reg[0]\ : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg : in STD_LOGIC;
    icmp_ln13_fu_147_p2 : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_obuf : entity is "obuf";
end design_1_huffman_encoding_0_1_obuf;

architecture STRUCTURE of design_1_huffman_encoding_0_1_obuf is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^odata_reg[40]_0\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \odata_reg_n_7_[48]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \ram_reg_i_10__7_n_7\ : STD_LOGIC;
  signal \ram_reg_i_11__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_13__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_5__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_6__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_7__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_9__7_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[48]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ireg[48]_i_2\ : label is "soft_lutpair326";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \odata_reg[40]_0\(40 downto 0) <= \^odata_reg[40]_0\(40 downto 0);
\i_0_i_reg_127[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => start_for_Block_codeRepl810_pr_U0_full_n,
      I1 => \i_0_i_reg_127_reg[0]\,
      I2 => filter_U0_ap_start,
      I3 => Q(0),
      I4 => ap_done_reg,
      I5 => \^ap_cs_fsm_reg[1]\,
      O => SR(0)
    );
\i_0_i_reg_127[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => \odata_reg_n_7_[48]\,
      I2 => icmp_ln13_fu_147_p2,
      O => \^ap_cs_fsm_reg[1]\
    );
\ireg[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \odata_reg_n_7_[48]\,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => \odata_reg[48]_1\(0)
    );
\ireg[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_7_[48]\,
      I1 => \^ap_cs_fsm_reg[1]\,
      I2 => \ireg_reg[0]\(0),
      O => \odata_reg[48]_0\(0)
    );
\odata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_7_[48]\,
      I1 => \^ap_cs_fsm_reg[1]\,
      O => p_0_in
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^odata_reg[40]_0\(0),
      R => SS(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(10),
      Q => \^odata_reg[40]_0\(10),
      R => SS(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(11),
      Q => \^odata_reg[40]_0\(11),
      R => SS(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(12),
      Q => \^odata_reg[40]_0\(12),
      R => SS(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(13),
      Q => \^odata_reg[40]_0\(13),
      R => SS(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(14),
      Q => \^odata_reg[40]_0\(14),
      R => SS(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(15),
      Q => \^odata_reg[40]_0\(15),
      R => SS(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(16),
      Q => \^odata_reg[40]_0\(16),
      R => SS(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(17),
      Q => \^odata_reg[40]_0\(17),
      R => SS(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(18),
      Q => \^odata_reg[40]_0\(18),
      R => SS(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(19),
      Q => \^odata_reg[40]_0\(19),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^odata_reg[40]_0\(1),
      R => SS(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(20),
      Q => \^odata_reg[40]_0\(20),
      R => SS(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(21),
      Q => \^odata_reg[40]_0\(21),
      R => SS(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(22),
      Q => \^odata_reg[40]_0\(22),
      R => SS(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(23),
      Q => \^odata_reg[40]_0\(23),
      R => SS(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(24),
      Q => \^odata_reg[40]_0\(24),
      R => SS(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(25),
      Q => \^odata_reg[40]_0\(25),
      R => SS(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(26),
      Q => \^odata_reg[40]_0\(26),
      R => SS(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(27),
      Q => \^odata_reg[40]_0\(27),
      R => SS(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(28),
      Q => \^odata_reg[40]_0\(28),
      R => SS(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(29),
      Q => \^odata_reg[40]_0\(29),
      R => SS(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^odata_reg[40]_0\(2),
      R => SS(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(30),
      Q => \^odata_reg[40]_0\(30),
      R => SS(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(31),
      Q => \^odata_reg[40]_0\(31),
      R => SS(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(32),
      Q => \^odata_reg[40]_0\(32),
      R => SS(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(33),
      Q => \^odata_reg[40]_0\(33),
      R => SS(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(34),
      Q => \^odata_reg[40]_0\(34),
      R => SS(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(35),
      Q => \^odata_reg[40]_0\(35),
      R => SS(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(36),
      Q => \^odata_reg[40]_0\(36),
      R => SS(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(37),
      Q => \^odata_reg[40]_0\(37),
      R => SS(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(38),
      Q => \^odata_reg[40]_0\(38),
      R => SS(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(39),
      Q => \^odata_reg[40]_0\(39),
      R => SS(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^odata_reg[40]_0\(3),
      R => SS(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(40),
      Q => \^odata_reg[40]_0\(40),
      R => SS(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(41),
      Q => \odata_reg_n_7_[48]\,
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^odata_reg[40]_0\(4),
      R => SS(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(5),
      Q => \^odata_reg[40]_0\(5),
      R => SS(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(6),
      Q => \^odata_reg[40]_0\(6),
      R => SS(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(7),
      Q => \^odata_reg[40]_0\(7),
      R => SS(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(8),
      Q => \^odata_reg[40]_0\(8),
      R => SS(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(9),
      Q => \^odata_reg[40]_0\(9),
      R => SS(0)
    );
\ram_reg_i_10__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(6),
      I1 => \^odata_reg[40]_0\(7),
      I2 => \^odata_reg[40]_0\(4),
      I3 => \^odata_reg[40]_0\(5),
      I4 => \ram_reg_i_13__1_n_7\,
      O => \ram_reg_i_10__7_n_7\
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(31),
      I1 => \^odata_reg[40]_0\(28),
      I2 => \^odata_reg[40]_0\(29),
      I3 => \^odata_reg[40]_0\(19),
      I4 => \^odata_reg[40]_0\(18),
      O => \ram_reg_i_11__1_n_7\
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(9),
      I1 => \^odata_reg[40]_0\(8),
      I2 => \^odata_reg[40]_0\(11),
      I3 => \^odata_reg[40]_0\(10),
      O => \ram_reg_i_13__1_n_7\
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => \ram_reg_i_5__5_n_7\,
      I2 => \ram_reg_i_6__5_n_7\,
      I3 => \^odata_reg[40]_0\(30),
      I4 => \ram_reg_i_7__5_n_7\,
      O => \^e\(0)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => icmp_ln13_fu_147_p2,
      I1 => \odata_reg_n_7_[48]\,
      I2 => Q(1),
      O => WEBWE(0)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(25),
      I1 => \^odata_reg[40]_0\(24),
      I2 => \^odata_reg[40]_0\(27),
      I3 => \^odata_reg[40]_0\(26),
      O => \ram_reg_i_5__5_n_7\
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(1),
      I1 => \^odata_reg[40]_0\(0),
      I2 => \^odata_reg[40]_0\(3),
      I3 => \^odata_reg[40]_0\(2),
      I4 => \ram_reg_i_9__7_n_7\,
      I5 => \ram_reg_i_10__7_n_7\,
      O => \ram_reg_i_6__5_n_7\
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ram_reg_i_11__1_n_7\,
      I1 => \^odata_reg[40]_0\(22),
      I2 => \^odata_reg[40]_0\(23),
      I3 => \^odata_reg[40]_0\(20),
      I4 => \^odata_reg[40]_0\(21),
      O => \ram_reg_i_7__5_n_7\
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^odata_reg[40]_0\(14),
      I1 => \^odata_reg[40]_0\(12),
      I2 => \^odata_reg[40]_0\(13),
      I3 => \^odata_reg[40]_0\(16),
      I4 => \^odata_reg[40]_0\(17),
      I5 => \^odata_reg[40]_0\(15),
      O => \ram_reg_i_9__7_n_7\
    );
\t_V_fu_72[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => start_for_Block_codeRepl810_pr_U0_full_n,
      I1 => \i_0_i_reg_127_reg[0]\,
      I2 => filter_U0_ap_start,
      I3 => Q(0),
      I4 => ap_done_reg,
      I5 => \^e\(0),
      O => internal_full_n_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1\ is
  signal \^encoding_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  encoding_TLAST(0) <= \^encoding_tlast\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBB0BB"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => encoding_TREADY,
      I3 => \^odata_reg[1]_0\,
      I4 => \^encoding_tlast\(0),
      O => \odata[0]_i_1_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_0_in,
      I1 => encoding_TVALID_int,
      I2 => encoding_TREADY,
      I3 => \^odata_reg[1]_0\,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_7\,
      Q => \^encoding_tlast\(0),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized2\ is
  port (
    \ret_V_reg_430_reg[5]\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_0\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ret_V_reg_430_reg[5]_2\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_3\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_4\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_5\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_6\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_7\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_8\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_9\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_10\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_11\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_12\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_13\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_14\ : out STD_LOGIC;
    \ret_V_reg_430_reg[5]_15\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ret_V_reg_430 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ireg[26]_i_3_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ireg_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ireg_reg[9]\ : in STD_LOGIC;
    \ireg_reg[9]_0\ : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized2\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \ireg[26]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[26]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[26]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[26]_i_5_n_7\ : STD_LOGIC;
  signal \ireg[26]_i_6_n_7\ : STD_LOGIC;
  signal \ireg[26]_i_7_n_7\ : STD_LOGIC;
  signal \ireg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[5]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[5]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[6]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[6]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[6]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[7]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[7]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[8]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[8]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[8]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[8]_i_5_n_7\ : STD_LOGIC;
  signal \ireg[8]_i_6_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_10_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_11_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_2_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_3_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_4_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_5_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_6_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_7_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_8_n_7\ : STD_LOGIC;
  signal \ireg[9]_i_9_n_7\ : STD_LOGIC;
  signal \odata[10]_i_3_n_7\ : STD_LOGIC;
  signal \odata[11]_i_3_n_7\ : STD_LOGIC;
  signal \odata[11]_i_4_n_7\ : STD_LOGIC;
  signal \odata[12]_i_3_n_7\ : STD_LOGIC;
  signal \odata[12]_i_4_n_7\ : STD_LOGIC;
  signal \odata[13]_i_3_n_7\ : STD_LOGIC;
  signal \odata[13]_i_4_n_7\ : STD_LOGIC;
  signal \odata[13]_i_5_n_7\ : STD_LOGIC;
  signal \odata[14]_i_3_n_7\ : STD_LOGIC;
  signal \odata[14]_i_4_n_7\ : STD_LOGIC;
  signal \odata[14]_i_5_n_7\ : STD_LOGIC;
  signal \odata[15]_i_3_n_7\ : STD_LOGIC;
  signal \odata[15]_i_4_n_7\ : STD_LOGIC;
  signal \odata[15]_i_5_n_7\ : STD_LOGIC;
  signal \odata[16]_i_3_n_7\ : STD_LOGIC;
  signal \odata[16]_i_4_n_7\ : STD_LOGIC;
  signal \odata[16]_i_5_n_7\ : STD_LOGIC;
  signal \odata[16]_i_6_n_7\ : STD_LOGIC;
  signal \odata[17]_i_3_n_7\ : STD_LOGIC;
  signal \odata[17]_i_4_n_7\ : STD_LOGIC;
  signal \odata[17]_i_5_n_7\ : STD_LOGIC;
  signal \odata[17]_i_6_n_7\ : STD_LOGIC;
  signal \odata[17]_i_7_n_7\ : STD_LOGIC;
  signal \odata[18]_i_3_n_7\ : STD_LOGIC;
  signal \odata[18]_i_4_n_7\ : STD_LOGIC;
  signal \odata[18]_i_5_n_7\ : STD_LOGIC;
  signal \odata[18]_i_6_n_7\ : STD_LOGIC;
  signal \odata[18]_i_7_n_7\ : STD_LOGIC;
  signal \odata[19]_i_3_n_7\ : STD_LOGIC;
  signal \odata[19]_i_4_n_7\ : STD_LOGIC;
  signal \odata[19]_i_5_n_7\ : STD_LOGIC;
  signal \odata[20]_i_3_n_7\ : STD_LOGIC;
  signal \odata[20]_i_4_n_7\ : STD_LOGIC;
  signal \odata[20]_i_5_n_7\ : STD_LOGIC;
  signal \odata[21]_i_3_n_7\ : STD_LOGIC;
  signal \odata[21]_i_4_n_7\ : STD_LOGIC;
  signal \odata[21]_i_5_n_7\ : STD_LOGIC;
  signal \odata[21]_i_6_n_7\ : STD_LOGIC;
  signal \odata[22]_i_3_n_7\ : STD_LOGIC;
  signal \odata[22]_i_4_n_7\ : STD_LOGIC;
  signal \odata[22]_i_5_n_7\ : STD_LOGIC;
  signal \odata[23]_i_3_n_7\ : STD_LOGIC;
  signal \odata[23]_i_4_n_7\ : STD_LOGIC;
  signal \odata[23]_i_5_n_7\ : STD_LOGIC;
  signal \odata[23]_i_6_n_7\ : STD_LOGIC;
  signal \odata[24]_i_3_n_7\ : STD_LOGIC;
  signal \odata[24]_i_4_n_7\ : STD_LOGIC;
  signal \odata[24]_i_5_n_7\ : STD_LOGIC;
  signal \odata[24]_i_6_n_7\ : STD_LOGIC;
  signal \odata[25]_i_3_n_7\ : STD_LOGIC;
  signal \odata[25]_i_4_n_7\ : STD_LOGIC;
  signal \odata[25]_i_5_n_7\ : STD_LOGIC;
  signal \odata[25]_i_6_n_7\ : STD_LOGIC;
  signal \odata[25]_i_7_n_7\ : STD_LOGIC;
  signal \odata[26]_i_1__0_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[26]_i_6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ireg[26]_i_7\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ireg[5]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ireg[6]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ireg[8]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ireg[8]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ireg[8]_i_6\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ireg[9]_i_10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ireg[9]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ireg[9]_i_6\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ireg[9]_i_8\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[11]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[13]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[14]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[15]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[16]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[16]_i_6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[17]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[17]_i_7\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[18]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \odata[18]_i_7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[19]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[20]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[21]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[23]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[23]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[24]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[24]_i_6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[25]_i_5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[25]_i_7\ : label is "soft_lutpair141";
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
\ireg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5101010151015151"
    )
        port map (
      I0 => \ireg[26]_i_2_n_7\,
      I1 => \ireg[26]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \ireg[26]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \ireg[26]_i_5_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(5)
    );
\ireg[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ireg_reg[9]\,
      I1 => \ireg_reg[9]_0\,
      O => \ireg[26]_i_2_n_7\
    );
\ireg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F05555CFFF5555"
    )
        port map (
      I0 => \odata[25]_i_4_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => ret_V_reg_430(1),
      I3 => \ireg[26]_i_6_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \ireg[26]_i_7_n_7\,
      O => \ireg[26]_i_3_n_7\
    );
\ireg[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(16),
      I1 => \ireg[26]_i_3_0\(20),
      I2 => \ireg[26]_i_3_0\(14),
      I3 => \ireg_reg[5]\(1),
      I4 => \ireg[26]_i_3_0\(18),
      I5 => \ireg_reg[5]\(0),
      O => \ireg[26]_i_4_n_7\
    );
\ireg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(17),
      I1 => \ireg[26]_i_3_0\(21),
      I2 => \ireg[26]_i_3_0\(15),
      I3 => \ireg_reg[5]\(1),
      I4 => \ireg[26]_i_3_0\(19),
      I5 => \ireg_reg[5]\(0),
      O => \ireg[26]_i_5_n_7\
    );
\ireg[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ret_V_reg_430(3),
      I1 => \ireg[26]_i_3_0\(24),
      I2 => ret_V_reg_430(4),
      O => \ireg[26]_i_6_n_7\
    );
\ireg[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(26),
      I1 => ret_V_reg_430(2),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(22),
      I4 => ret_V_reg_430(4),
      O => \ireg[26]_i_7_n_7\
    );
\ireg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^q\(27),
      I1 => encoding_TREADY,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \ireg[5]_i_2_n_7\,
      I1 => ret_V_reg_430(0),
      I2 => \ireg[6]_i_2_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => \ireg[5]_i_3_n_7\,
      I5 => \ireg[26]_i_2_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(0)
    );
\ireg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \ireg[9]_i_6_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[7]_i_4_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \ireg[9]_i_8_n_7\,
      I5 => \ireg[5]_i_4_n_7\,
      O => \ireg[5]_i_2_n_7\
    );
\ireg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ireg_reg[5]\(1),
      I1 => \ireg[26]_i_3_0\(0),
      I2 => \ireg_reg[5]\(0),
      O => \ireg[5]_i_3_n_7\
    );
\ireg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(24),
      I1 => \ireg[26]_i_3_0\(8),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(16),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(0),
      O => \ireg[5]_i_4_n_7\
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ireg[6]_i_2_n_7\,
      I1 => ret_V_reg_430(0),
      I2 => \ireg[7]_i_2_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => \ireg[6]_i_3_n_7\,
      I5 => \ireg[26]_i_2_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(1)
    );
\ireg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \ireg[8]_i_4_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[8]_i_5_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \ireg[9]_i_10_n_7\,
      I5 => \ireg[6]_i_4_n_7\,
      O => \ireg[6]_i_2_n_7\
    );
\ireg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(0),
      I1 => ret_V_reg_430(0),
      I2 => \ireg_reg[5]\(1),
      I3 => \ireg[26]_i_3_0\(1),
      I4 => \ireg_reg[5]\(0),
      O => \ireg[6]_i_3_n_7\
    );
\ireg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(25),
      I1 => \ireg[26]_i_3_0\(9),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(17),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(1),
      O => \ireg[6]_i_4_n_7\
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ireg[7]_i_2_n_7\,
      I1 => ret_V_reg_430(0),
      I2 => \ireg[8]_i_2_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => \ireg[7]_i_3_n_7\,
      I5 => \ireg[26]_i_2_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(2)
    );
\ireg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \ireg[9]_i_6_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[7]_i_4_n_7\,
      I3 => \ireg[9]_i_7_n_7\,
      I4 => \ireg[9]_i_8_n_7\,
      I5 => ret_V_reg_430(1),
      O => \ireg[7]_i_2_n_7\
    );
\ireg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(1),
      I1 => ret_V_reg_430(0),
      I2 => \ireg[26]_i_3_0\(0),
      I3 => \ireg_reg[5]\(0),
      I4 => \ireg[26]_i_3_0\(2),
      I5 => \ireg_reg[5]\(1),
      O => \ireg[7]_i_3_n_7\
    );
\ireg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(26),
      I1 => \ireg[26]_i_3_0\(10),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(18),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(2),
      O => \ireg[7]_i_4_n_7\
    );
\ireg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ireg[8]_i_2_n_7\,
      I1 => ret_V_reg_430(0),
      I2 => \ireg[9]_i_2_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => \ireg[8]_i_3_n_7\,
      I5 => \ireg[26]_i_2_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(3)
    );
\ireg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \ireg[8]_i_4_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[8]_i_5_n_7\,
      I3 => \ireg[9]_i_9_n_7\,
      I4 => \ireg[9]_i_10_n_7\,
      I5 => ret_V_reg_430(1),
      O => \ireg[8]_i_2_n_7\
    );
\ireg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(0),
      I1 => \ireg_reg[5]\(0),
      I2 => \ireg[26]_i_3_0\(2),
      I3 => \ireg_reg[5]\(1),
      I4 => ret_V_reg_430(0),
      I5 => \ireg[8]_i_6_n_7\,
      O => \ireg[8]_i_3_n_7\
    );
\ireg[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(15),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(23),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(7),
      O => \ireg[8]_i_4_n_7\
    );
\ireg[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(11),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(19),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(3),
      O => \ireg[8]_i_5_n_7\
    );
\ireg[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(1),
      I1 => \ireg_reg[5]\(0),
      I2 => \ireg[26]_i_3_0\(3),
      I3 => \ireg_reg[5]\(1),
      O => \ireg[8]_i_6_n_7\
    );
\ireg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ireg[9]_i_2_n_7\,
      I1 => ret_V_reg_430(0),
      I2 => \ireg[9]_i_3_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => \ireg[9]_i_4_n_7\,
      I5 => \ireg[26]_i_2_n_7\,
      O => \ret_V_reg_430_reg[5]_1\(4)
    );
\ireg[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(13),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(21),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(5),
      O => \ireg[9]_i_10_n_7\
    );
\ireg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(19),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(11),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \ireg[8]_i_4_n_7\,
      O => \ireg[9]_i_11_n_7\
    );
\ireg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[9]_i_5_n_7\,
      I1 => \ireg[9]_i_6_n_7\,
      I2 => ret_V_reg_430(1),
      I3 => \ireg[9]_i_7_n_7\,
      I4 => ret_V_reg_430(2),
      I5 => \ireg[9]_i_8_n_7\,
      O => \ireg[9]_i_2_n_7\
    );
\ireg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \ireg[9]_i_9_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[9]_i_10_n_7\,
      I3 => \ireg[9]_i_11_n_7\,
      I4 => ret_V_reg_430(1),
      O => \ireg[9]_i_3_n_7\
    );
\ireg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(1),
      I1 => \ireg_reg[5]\(0),
      I2 => \ireg[26]_i_3_0\(3),
      I3 => \ireg_reg[5]\(1),
      I4 => ret_V_reg_430(0),
      I5 => \odata[10]_i_3_n_7\,
      O => \ireg[9]_i_4_n_7\
    );
\ireg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(18),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(26),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(10),
      O => \ireg[9]_i_5_n_7\
    );
\ireg[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(14),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(22),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(6),
      O => \ireg[9]_i_6_n_7\
    );
\ireg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(16),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(24),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(8),
      O => \ireg[9]_i_7_n_7\
    );
\ireg[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(12),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(20),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(4),
      O => \ireg[9]_i_8_n_7\
    );
\ireg[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(17),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(25),
      I3 => ret_V_reg_430(4),
      I4 => \ireg[26]_i_3_0\(9),
      O => \ireg[9]_i_9_n_7\
    );
\odata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[10]_i_3_n_7\,
      I1 => \odata[11]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[11]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \ireg[9]_i_3_n_7\,
      O => \ret_V_reg_430_reg[5]_15\
    );
\odata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(2),
      I1 => \ireg_reg[5]\(0),
      I2 => \ireg[26]_i_3_0\(0),
      I3 => \ireg_reg[5]\(1),
      I4 => \ireg[26]_i_3_0\(4),
      O => \odata[10]_i_3_n_7\
    );
\odata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[11]_i_3_n_7\,
      I1 => \odata[12]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[12]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[11]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_14\
    );
\odata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(3),
      I1 => \ireg_reg[5]\(0),
      I2 => \ireg[26]_i_3_0\(1),
      I3 => \ireg_reg[5]\(1),
      I4 => \ireg[26]_i_3_0\(5),
      O => \odata[11]_i_3_n_7\
    );
\odata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \ireg[9]_i_5_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \ireg[9]_i_6_n_7\,
      I3 => \odata[13]_i_5_n_7\,
      I4 => ret_V_reg_430(1),
      O => \odata[11]_i_4_n_7\
    );
\odata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[12]_i_3_n_7\,
      I1 => \odata[13]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[13]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[12]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_12\
    );
\odata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(0),
      I1 => \ireg[26]_i_3_0\(4),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(2),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(6),
      O => \odata[12]_i_3_n_7\
    );
\odata[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[14]_i_5_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \ireg[9]_i_11_n_7\,
      O => \odata[12]_i_4_n_7\
    );
\odata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[13]_i_3_n_7\,
      I1 => \odata[14]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[14]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[13]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_13\
    );
\odata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(1),
      I1 => \ireg[26]_i_3_0\(5),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(3),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(7),
      O => \odata[13]_i_3_n_7\
    );
\odata[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[15]_i_5_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[13]_i_5_n_7\,
      O => \odata[13]_i_4_n_7\
    );
\odata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(20),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(12),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \ireg[9]_i_7_n_7\,
      O => \odata[13]_i_5_n_7\
    );
\odata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[14]_i_3_n_7\,
      I1 => \odata[15]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[15]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[14]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_4\
    );
\odata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(2),
      I1 => \ireg[26]_i_3_0\(6),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(4),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(8),
      O => \odata[14]_i_3_n_7\
    );
\odata[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[16]_i_5_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[14]_i_5_n_7\,
      O => \odata[14]_i_4_n_7\
    );
\odata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(21),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(13),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \ireg[9]_i_9_n_7\,
      O => \odata[14]_i_5_n_7\
    );
\odata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[15]_i_3_n_7\,
      I1 => \odata[16]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[16]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[15]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_5\
    );
\odata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(3),
      I1 => \ireg[26]_i_3_0\(7),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(5),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(9),
      O => \odata[15]_i_3_n_7\
    );
\odata[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[17]_i_6_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[15]_i_5_n_7\,
      O => \odata[15]_i_4_n_7\
    );
\odata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(22),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(14),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \ireg[9]_i_5_n_7\,
      O => \odata[15]_i_5_n_7\
    );
\odata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[16]_i_3_n_7\,
      I1 => \odata[17]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[17]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[16]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_6\
    );
\odata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(4),
      I1 => \ireg[26]_i_3_0\(8),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(6),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(10),
      O => \odata[16]_i_3_n_7\
    );
\odata[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[18]_i_6_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[16]_i_5_n_7\,
      O => \odata[16]_i_4_n_7\
    );
\odata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(23),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(15),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \odata[16]_i_6_n_7\,
      O => \odata[16]_i_5_n_7\
    );
\odata[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(19),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(11),
      I3 => ret_V_reg_430(4),
      O => \odata[16]_i_6_n_7\
    );
\odata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[17]_i_3_n_7\,
      I1 => \odata[18]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[18]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[17]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_7\
    );
\odata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(5),
      I1 => \ireg[26]_i_3_0\(9),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(7),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(11),
      O => \odata[17]_i_3_n_7\
    );
\odata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata[23]_i_6_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \odata[17]_i_5_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \odata[17]_i_6_n_7\,
      O => \odata[17]_i_4_n_7\
    );
\odata[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(22),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(14),
      I3 => ret_V_reg_430(4),
      O => \odata[17]_i_5_n_7\
    );
\odata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B08FFFF0B080000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(24),
      I1 => ret_V_reg_430(3),
      I2 => ret_V_reg_430(4),
      I3 => \ireg[26]_i_3_0\(16),
      I4 => ret_V_reg_430(2),
      I5 => \odata[17]_i_7_n_7\,
      O => \odata[17]_i_6_n_7\
    );
\odata[17]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(20),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(12),
      I3 => ret_V_reg_430(4),
      O => \odata[17]_i_7_n_7\
    );
\odata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0AFAFCFC0CFC0"
    )
        port map (
      I0 => \odata[18]_i_3_n_7\,
      I1 => \odata[19]_i_4_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[18]_i_4_n_7\,
      I4 => \odata[19]_i_3_n_7\,
      I5 => ret_V_reg_430(0),
      O => \ret_V_reg_430_reg[5]_8\
    );
\odata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(6),
      I1 => \ireg[26]_i_3_0\(10),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(8),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(12),
      O => \odata[18]_i_3_n_7\
    );
\odata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata[24]_i_6_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \odata[18]_i_5_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \odata[18]_i_6_n_7\,
      O => \odata[18]_i_4_n_7\
    );
\odata[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(23),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(15),
      I3 => ret_V_reg_430(4),
      O => \odata[18]_i_5_n_7\
    );
\odata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(25),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(17),
      I3 => ret_V_reg_430(4),
      I4 => ret_V_reg_430(2),
      I5 => \odata[18]_i_7_n_7\,
      O => \odata[18]_i_6_n_7\
    );
\odata[18]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(21),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(13),
      I3 => ret_V_reg_430(4),
      O => \odata[18]_i_7_n_7\
    );
\odata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F055FF33F0550033"
    )
        port map (
      I0 => \odata[20]_i_3_n_7\,
      I1 => \odata[19]_i_3_n_7\,
      I2 => \odata[19]_i_4_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => ret_V_reg_430(0),
      I5 => \odata[20]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_9\
    );
\odata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \odata[21]_i_6_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[21]_i_5_n_7\,
      I3 => ret_V_reg_430(2),
      I4 => \odata[19]_i_5_n_7\,
      O => \odata[19]_i_3_n_7\
    );
\odata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(7),
      I1 => \ireg[26]_i_3_0\(11),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(9),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(13),
      O => \odata[19]_i_4_n_7\
    );
\odata[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(22),
      I1 => ret_V_reg_430(3),
      I2 => ret_V_reg_430(4),
      I3 => \ireg[26]_i_3_0\(14),
      O => \odata[19]_i_5_n_7\
    );
\odata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F055FF33F0550033"
    )
        port map (
      I0 => \odata[21]_i_3_n_7\,
      I1 => \odata[20]_i_3_n_7\,
      I2 => \odata[20]_i_4_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => ret_V_reg_430(0),
      I5 => \odata[21]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_10\
    );
\odata[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \odata[22]_i_5_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[20]_i_5_n_7\,
      O => \odata[20]_i_3_n_7\
    );
\odata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(8),
      I1 => \ireg[26]_i_3_0\(12),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(10),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(14),
      O => \odata[20]_i_4_n_7\
    );
\odata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(19),
      I1 => ret_V_reg_430(2),
      I2 => \ireg[26]_i_3_0\(23),
      I3 => ret_V_reg_430(3),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(15),
      O => \odata[20]_i_5_n_7\
    );
\odata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F055FF33F0550033"
    )
        port map (
      I0 => \odata[22]_i_4_n_7\,
      I1 => \odata[21]_i_3_n_7\,
      I2 => \odata[21]_i_4_n_7\,
      I3 => ret_V_reg_430(5),
      I4 => ret_V_reg_430(0),
      I5 => \odata[22]_i_3_n_7\,
      O => \ret_V_reg_430_reg[5]_11\
    );
\odata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => \odata[23]_i_5_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \odata[21]_i_5_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \odata[21]_i_6_n_7\,
      O => \odata[21]_i_3_n_7\
    );
\odata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(9),
      I1 => \ireg[26]_i_3_0\(13),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(11),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(15),
      O => \odata[21]_i_4_n_7\
    );
\odata[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F7"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(26),
      I1 => ret_V_reg_430(3),
      I2 => ret_V_reg_430(4),
      I3 => \ireg[26]_i_3_0\(18),
      O => \odata[21]_i_5_n_7\
    );
\odata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(20),
      I1 => ret_V_reg_430(2),
      I2 => \ireg[26]_i_3_0\(24),
      I3 => ret_V_reg_430(3),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(16),
      O => \odata[21]_i_6_n_7\
    );
\odata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0C0CFC0CF"
    )
        port map (
      I0 => \odata[22]_i_3_n_7\,
      I1 => \odata[23]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[22]_i_4_n_7\,
      I4 => \odata[23]_i_4_n_7\,
      I5 => ret_V_reg_430(0),
      O => \ret_V_reg_430_reg[5]_3\
    );
\odata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(10),
      I1 => \ireg[26]_i_3_0\(14),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(12),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(16),
      O => \odata[22]_i_3_n_7\
    );
\odata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \odata[24]_i_5_n_7\,
      I1 => ret_V_reg_430(2),
      I2 => \odata[24]_i_6_n_7\,
      I3 => ret_V_reg_430(1),
      I4 => \odata[22]_i_5_n_7\,
      O => \odata[22]_i_4_n_7\
    );
\odata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF44FFFFCF77"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(21),
      I1 => ret_V_reg_430(2),
      I2 => \ireg[26]_i_3_0\(25),
      I3 => ret_V_reg_430(3),
      I4 => ret_V_reg_430(4),
      I5 => \ireg[26]_i_3_0\(17),
      O => \odata[22]_i_5_n_7\
    );
\odata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[23]_i_3_n_7\,
      I1 => \odata[24]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[24]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[23]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]_0\
    );
\odata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(11),
      I1 => \ireg[26]_i_3_0\(15),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(13),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(17),
      O => \odata[23]_i_3_n_7\
    );
\odata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \odata[25]_i_7_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[23]_i_5_n_7\,
      I3 => ret_V_reg_430(2),
      I4 => \odata[23]_i_6_n_7\,
      O => \odata[23]_i_4_n_7\
    );
\odata[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ret_V_reg_430(3),
      I1 => \ireg[26]_i_3_0\(22),
      I2 => ret_V_reg_430(4),
      O => \odata[23]_i_5_n_7\
    );
\odata[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(26),
      I1 => ret_V_reg_430(3),
      I2 => \ireg[26]_i_3_0\(18),
      I3 => ret_V_reg_430(4),
      O => \odata[23]_i_6_n_7\
    );
\odata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[24]_i_3_n_7\,
      I1 => \odata[25]_i_3_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[25]_i_5_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[24]_i_4_n_7\,
      O => \ret_V_reg_430_reg[5]\
    );
\odata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(12),
      I1 => \ireg[26]_i_3_0\(16),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(14),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(18),
      O => \odata[24]_i_3_n_7\
    );
\odata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => \odata[25]_i_6_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[24]_i_5_n_7\,
      I3 => ret_V_reg_430(2),
      I4 => \odata[24]_i_6_n_7\,
      O => \odata[24]_i_4_n_7\
    );
\odata[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ret_V_reg_430(3),
      I1 => \ireg[26]_i_3_0\(23),
      I2 => ret_V_reg_430(4),
      O => \odata[24]_i_5_n_7\
    );
\odata[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ret_V_reg_430(3),
      I1 => \ireg[26]_i_3_0\(19),
      I2 => ret_V_reg_430(4),
      O => \odata[24]_i_6_n_7\
    );
\odata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \odata[25]_i_3_n_7\,
      I1 => \ireg[26]_i_4_n_7\,
      I2 => ret_V_reg_430(5),
      I3 => \odata[25]_i_4_n_7\,
      I4 => ret_V_reg_430(0),
      I5 => \odata[25]_i_5_n_7\,
      O => \ret_V_reg_430_reg[5]_2\
    );
\odata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(13),
      I1 => \ireg[26]_i_3_0\(17),
      I2 => \ireg_reg[5]\(0),
      I3 => \ireg[26]_i_3_0\(15),
      I4 => \ireg_reg[5]\(1),
      I5 => \ireg[26]_i_3_0\(19),
      O => \odata[25]_i_3_n_7\
    );
\odata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => ret_V_reg_430(2),
      I1 => ret_V_reg_430(4),
      I2 => \ireg[26]_i_3_0\(23),
      I3 => ret_V_reg_430(3),
      I4 => ret_V_reg_430(1),
      I5 => \odata[25]_i_6_n_7\,
      O => \odata[25]_i_4_n_7\
    );
\odata[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg[26]_i_7_n_7\,
      I1 => ret_V_reg_430(1),
      I2 => \odata[25]_i_7_n_7\,
      O => \odata[25]_i_5_n_7\
    );
\odata[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(25),
      I1 => ret_V_reg_430(2),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(21),
      I4 => ret_V_reg_430(4),
      O => \odata[25]_i_6_n_7\
    );
\odata[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \ireg[26]_i_3_0\(24),
      I1 => ret_V_reg_430(2),
      I2 => ret_V_reg_430(3),
      I3 => \ireg[26]_i_3_0\(20),
      I4 => ret_V_reg_430(4),
      O => \odata[25]_i_7_n_7\
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^q\(27),
      O => \odata[26]_i_1__0_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(0),
      Q => \^q\(0),
      R => SS(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(10),
      Q => \^q\(10),
      R => SS(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(11),
      Q => \^q\(11),
      R => SS(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(12),
      Q => \^q\(12),
      R => SS(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(13),
      Q => \^q\(13),
      R => SS(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(14),
      Q => \^q\(14),
      R => SS(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(15),
      Q => \^q\(15),
      R => SS(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(16),
      Q => \^q\(16),
      R => SS(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(17),
      Q => \^q\(17),
      R => SS(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(18),
      Q => \^q\(18),
      R => SS(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(19),
      Q => \^q\(19),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(1),
      Q => \^q\(1),
      R => SS(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(20),
      Q => \^q\(20),
      R => SS(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(21),
      Q => \^q\(21),
      R => SS(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(22),
      Q => \^q\(22),
      R => SS(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(23),
      Q => \^q\(23),
      R => SS(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(24),
      Q => \^q\(24),
      R => SS(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(25),
      Q => \^q\(25),
      R => SS(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(26),
      Q => \^q\(26),
      R => SS(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(2),
      Q => \^q\(2),
      R => SS(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(27),
      Q => \^q\(27),
      R => SS(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(3),
      Q => \^q\(3),
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(4),
      Q => \^q\(4),
      R => SS(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(5),
      Q => \^q\(5),
      R => SS(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(6),
      Q => \^q\(6),
      R => SS(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(7),
      Q => \^q\(7),
      R => SS(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(8),
      Q => \^q\(8),
      R => SS(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(9),
      Q => \^q\(9),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_current_digifYi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    current_digit_V_we0 : out STD_LOGIC;
    icmp_ln879_2_fu_6847_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter4 : in STD_LOGIC;
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    icmp_ln67_reg_7055 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln879_2_reg_7092_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln879_2_reg_7092_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln879_2_reg_7092_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_current_digifYi_ram : entity is "sort_current_digifYi_ram";
end design_1_huffman_encoding_0_1_sort_current_digifYi_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_current_digifYi_ram is
  signal \^doado\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal current_digit_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal current_digit_V_ce0 : STD_LOGIC;
  signal \^current_digit_v_we0\ : STD_LOGIC;
  signal digit_V_1_reg_70750 : STD_LOGIC;
  signal \icmp_ln879_2_reg_7092[0]_i_3_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "current_digit_V_U/sort_current_digifYi_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 3;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 3;
begin
  DOADO(3 downto 0) <= \^doado\(3 downto 0);
  current_digit_V_we0 <= \^current_digit_v_we0\;
\icmp_ln879_2_reg_7092[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \icmp_ln879_2_reg_7092[0]_i_3_n_7\,
      I1 => \^doado\(2),
      I2 => D(2),
      I3 => \^doado\(1),
      I4 => D(1),
      O => icmp_ln879_2_fu_6847_p2
    );
\icmp_ln879_2_reg_7092[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \icmp_ln879_2_reg_7092_reg[0]\(0),
      I1 => \icmp_ln879_2_reg_7092_reg[0]_0\,
      I2 => \icmp_ln879_2_reg_7092_reg[0]_1\(0),
      I3 => \^doado\(3),
      I4 => D(0),
      I5 => \^doado\(0),
      O => \icmp_ln879_2_reg_7092[0]_i_3_n_7\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => current_digit_V_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 4) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 4),
      DOADO(3 downto 0) => \^doado\(3 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => current_digit_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => digit_V_1_reg_70750,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^current_digit_v_we0\,
      WEA(0) => \^current_digit_v_we0\,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(0),
      O => current_digit_V_address0(0)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter4,
      I1 => ram_reg_3,
      O => \^current_digit_v_we0\
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter4,
      I1 => ap_enable_reg_pp4_iter0,
      I2 => ram_reg_1(0),
      O => current_digit_V_ce0
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ram_reg_1(0),
      I2 => icmp_ln67_reg_7055,
      O => digit_V_1_reg_70750
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(7),
      O => current_digit_V_address0(7)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(6),
      O => current_digit_V_address0(6)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(5),
      O => current_digit_V_address0(5)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(4),
      O => current_digit_V_address0(4)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(3),
      O => current_digit_V_address0(3)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(2),
      O => current_digit_V_address0(2)
    );
\ram_reg_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(1),
      O => current_digit_V_address0(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_ce0 : in STD_LOGIC;
    sorting_frequency_V_2_reg_70030 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram : entity is "sort_previous_sorbkb_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorting_value_V_U/sort_previous_sorbkb_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => ram_reg_0(8 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sorting_frequency_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => sorting_frequency_V_2_reg_70030,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    previous_sorting_fre_ce0 : in STD_LOGIC;
    previous_sorting_fre_3_reg_71080 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18 : entity is "sort_previous_sorbkb_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
  DOADO(8 downto 0) <= \^doado\(8 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_0(8 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \^doado\(8 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => previous_sorting_fre_ce0,
      ENBWREN => '0',
      REGCEAREGCE => previous_sorting_fre_3_reg_71080,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => ram_reg_1,
      I2 => DOBDO(8),
      O => DIADI(8)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_1,
      I2 => DOBDO(7),
      O => DIADI(7)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_1,
      I2 => DOBDO(6),
      O => DIADI(6)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_1,
      I2 => DOBDO(5),
      O => DIADI(5)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_1,
      I2 => DOBDO(4),
      O => DIADI(4)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_1,
      I2 => DOBDO(3),
      O => DIADI(3)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_1,
      I2 => DOBDO(2),
      O => DIADI(2)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_1,
      I2 => DOBDO(1),
      O => DIADI(1)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_1,
      I2 => DOBDO(0),
      O => DIADI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_ram is
  port (
    sorting_frequency_V_2_reg_7003 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorting_frequency_V_ce0 : out STD_LOGIC;
    sorting_frequency_V_2_reg_70030 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \digit_location_0_V_reg_4905_reg[0]\ : out STD_LOGIC;
    sort_U0_out_value_V_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp4_iter3_reg : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_0\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_1\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_2\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_3\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_4\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_5\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln23_reg_6922_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    icmp_ln40_reg_6977 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln879_2_reg_7092 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_array_reg[0][0]\ : in STD_LOGIC;
    \dout_array_reg[0][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_array_reg[0][1]\ : in STD_LOGIC;
    \dout_array_reg[0][2]\ : in STD_LOGIC;
    \dout_array_reg[0][3]\ : in STD_LOGIC;
    \dout_array_reg[0][4]\ : in STD_LOGIC;
    \dout_array_reg[0][5]\ : in STD_LOGIC;
    \dout_array_reg[0][6]\ : in STD_LOGIC;
    \dout_array_reg[0][7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram : entity is "sort_previous_sorcud_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp4_iter3_reg\ : STD_LOGIC;
  signal \^digit_location_0_v_reg_4905_reg[0]\ : STD_LOGIC;
  signal \^sort_u0_out_value_v_address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sorting_frequency_v_2_reg_70030\ : STD_LOGIC;
  signal \^sorting_frequency_v_ce0\ : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_array[0][0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dout_array[0][1]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dout_array[0][2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dout_array[0][3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dout_array[0][4]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dout_array[0][5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \dout_array[0][6]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \dout_array[0][7]_i_1\ : label is "soft_lutpair354";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
  ADDRARDADDR(7 downto 0) <= \^addrardaddr\(7 downto 0);
  WEBWE(0) <= \^webwe\(0);
  ap_enable_reg_pp4_iter3_reg <= \^ap_enable_reg_pp4_iter3_reg\;
  \digit_location_0_V_reg_4905_reg[0]\ <= \^digit_location_0_v_reg_4905_reg[0]\;
  sort_U0_out_value_V_address0(6 downto 0) <= \^sort_u0_out_value_v_address0\(6 downto 0);
  sorting_frequency_V_2_reg_70030 <= \^sorting_frequency_v_2_reg_70030\;
  sorting_frequency_V_ce0 <= \^sorting_frequency_v_ce0\;
\dout_array[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][0]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]\
    );
\dout_array[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][1]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_0\
    );
\dout_array[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][2]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_1\
    );
\dout_array[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][3]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_2\
    );
\dout_array[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][4]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_3\
    );
\dout_array[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][5]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_4\
    );
\dout_array[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][6]\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_5\
    );
\dout_array[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array_reg[0][7]_0\,
      I1 => \dout_array_reg[0][7]\(0),
      O => \zext_ln29_reg_6961_reg[5]_6\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sorting_frequency_V_d0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => sorting_frequency_V_d0(31 downto 18),
      DIPADIP(1 downto 0) => sorting_frequency_V_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => sorting_frequency_V_2_reg_7003(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 18),
      DOPADOP(1 downto 0) => sorting_frequency_V_2_reg_7003(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^sorting_frequency_v_ce0\,
      ENBWREN => \^sorting_frequency_v_ce0\,
      REGCEAREGCE => \^sorting_frequency_v_2_reg_70030\,
      REGCEB => \^sorting_frequency_v_2_reg_70030\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^webwe\(0),
      WEA(0) => \^webwe\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\ram_reg_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(0),
      O => \^digit_location_0_v_reg_4905_reg[0]\
    );
\ram_reg_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^digit_location_0_v_reg_4905_reg[0]\,
      I1 => ram_reg_0,
      I2 => Q(0),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_0,
      I1 => p_0_in(0),
      O => \^ap_enable_reg_pp4_iter3_reg\
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ram_reg_1(0),
      I2 => ram_reg_0,
      I3 => ap_enable_reg_pp0_iter2,
      O => \^sorting_frequency_v_ce0\
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_enable_reg_pp4_iter3_reg\,
      I1 => icmp_ln23_reg_6922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      O => \^webwe\(0)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1,
      I1 => ram_reg_1(0),
      I2 => icmp_ln40_reg_6977,
      O => \^sorting_frequency_v_2_reg_70030\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(6),
      I1 => ram_reg_0,
      I2 => Q(7),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(7),
      O => \^sort_u0_out_value_v_address0\(6)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(5),
      I1 => ram_reg_0,
      I2 => Q(6),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(6),
      O => \^sort_u0_out_value_v_address0\(5)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(4),
      I1 => ram_reg_0,
      I2 => Q(5),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(5),
      O => \^sort_u0_out_value_v_address0\(4)
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(3),
      I1 => ram_reg_0,
      I2 => Q(4),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(4),
      O => \^sort_u0_out_value_v_address0\(3)
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(2),
      I1 => ram_reg_0,
      I2 => Q(3),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(3),
      O => \^sort_u0_out_value_v_address0\(2)
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(1),
      I1 => ram_reg_0,
      I2 => Q(2),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(2),
      O => \^sort_u0_out_value_v_address0\(1)
    );
\ram_reg_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => icmp_ln879_2_reg_7092,
      I2 => ram_reg_4(1),
      O => \^sort_u0_out_value_v_address0\(0)
    );
\ram_reg_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \^sort_u0_out_value_v_address0\(0),
      I1 => ram_reg_0,
      I2 => Q(1),
      I3 => ram_reg_1(0),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_2(1),
      O => \^addrardaddr\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19 is
  port (
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    previous_sorting_fre_ce0 : out STD_LOGIC;
    previous_sorting_fre_3_reg_71080 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorting_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_2_reg_7003 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    icmp_ln40_reg_6977_pp2_iter1_reg : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    in_frequency_V_load_reg_6952 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19 : entity is "sort_previous_sorcud_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^previous_sorting_fre_3_reg_71080\ : STD_LOGIC;
  signal \^previous_sorting_fre_ce0\ : STD_LOGIC;
  signal \^sort_u0_out_frequency_v_d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
  ADDRARDADDR(7 downto 0) <= \^addrardaddr\(7 downto 0);
  WEBWE(0) <= \^webwe\(0);
  previous_sorting_fre_3_reg_71080 <= \^previous_sorting_fre_3_reg_71080\;
  previous_sorting_fre_ce0 <= \^previous_sorting_fre_ce0\;
  sort_U0_out_frequency_V_d0(31 downto 0) <= \^sort_u0_out_frequency_v_d0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sorting_frequency_V_2_reg_7003(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 18),
      DIPADIP(1 downto 0) => sorting_frequency_V_2_reg_7003(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^sort_u0_out_frequency_v_d0\(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^sort_u0_out_frequency_v_d0\(31 downto 18),
      DOPADOP(1 downto 0) => \^sort_u0_out_frequency_v_d0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^previous_sorting_fre_ce0\,
      ENBWREN => \^previous_sorting_fre_ce0\,
      REGCEAREGCE => \^previous_sorting_fre_3_reg_71080\,
      REGCEB => \^previous_sorting_fre_3_reg_71080\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^webwe\(0),
      WEA(0) => \^webwe\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\ram_reg_i_10__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_i_10__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(6),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(6),
      O => sorting_frequency_V_d0(6)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => icmp_ln40_reg_6977_pp2_iter1_reg,
      O => \^webwe\(0)
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(5),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(5),
      O => sorting_frequency_V_d0(5)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(4),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(4),
      O => sorting_frequency_V_d0(4)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(3),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(3),
      O => sorting_frequency_V_d0(3)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(2),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(2),
      O => sorting_frequency_V_d0(2)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(1),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(1),
      O => sorting_frequency_V_d0(1)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(0),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(0),
      O => sorting_frequency_V_d0(0)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(31),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(31),
      O => sorting_frequency_V_d0(31)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(30),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(30),
      O => sorting_frequency_V_d0(30)
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(29),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(29),
      O => sorting_frequency_V_d0(29)
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => ap_enable_reg_pp4_iter1,
      I2 => ram_reg_0(0),
      O => \^previous_sorting_fre_ce0\
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(15),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(15),
      O => sorting_frequency_V_d0(15)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(28),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(28),
      O => sorting_frequency_V_d0(28)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(27),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(27),
      O => sorting_frequency_V_d0(27)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(26),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(26),
      O => sorting_frequency_V_d0(26)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(25),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(25),
      O => sorting_frequency_V_d0(25)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(24),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(24),
      O => sorting_frequency_V_d0(24)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(23),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(23),
      O => sorting_frequency_V_d0(23)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(22),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(22),
      O => sorting_frequency_V_d0(22)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(21),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(21),
      O => sorting_frequency_V_d0(21)
    );
\ram_reg_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(20),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(20),
      O => sorting_frequency_V_d0(20)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(19),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(19),
      O => sorting_frequency_V_d0(19)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter2,
      I1 => ram_reg_2,
      O => \^previous_sorting_fre_3_reg_71080\
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(14),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(14),
      O => sorting_frequency_V_d0(14)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(18),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(18),
      O => sorting_frequency_V_d0(18)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(17),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(17),
      O => sorting_frequency_V_d0(17)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(16),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(16),
      O => sorting_frequency_V_d0(16)
    );
\ram_reg_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(13),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(13),
      O => sorting_frequency_V_d0(13)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(12),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(12),
      O => sorting_frequency_V_d0(12)
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(11),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(11),
      O => sorting_frequency_V_d0(11)
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(10),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(10),
      O => sorting_frequency_V_d0(10)
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(9),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(9),
      O => sorting_frequency_V_d0(9)
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(8),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(8),
      O => sorting_frequency_V_d0(8)
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0(0),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(7),
      I1 => ram_reg_3,
      I2 => in_frequency_V_load_reg_6952(7),
      O => sorting_frequency_V_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_Block_czec is
  port (
    start_for_Block_codeRepl810_pr_U0_full_n : out STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    internal_empty_n_reg_3 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_continue : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_ap_start : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_Block_czec : entity is "start_for_Block_czec";
end design_1_huffman_encoding_0_1_start_for_Block_czec;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_Block_czec is
  signal \^block_coderepl810_pr_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_7\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__2_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_block_coderepl810_pr_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair558";
begin
  Block_codeRepl810_pr_U0_ap_start <= \^block_coderepl810_pr_u0_ap_start\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  start_for_Block_codeRepl810_pr_U0_full_n <= \^start_for_block_coderepl810_pr_u0_full_n\;
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I1 => start_once_reg,
      I2 => filter_U0_ap_start,
      O => internal_full_n_reg_0
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECCC0000"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      I4 => ap_rst_n,
      I5 => Block_codeRepl810_pr_U0_ap_continue,
      O => internal_empty_n_reg_1
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => Q(0),
      I2 => truncate_tree_U0_ap_start,
      I3 => Block_proc_U0_ap_start,
      I4 => int_ap_idle_reg(0),
      I5 => int_ap_idle_reg_0,
      O => internal_empty_n_reg_3
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n4_out,
      I2 => \^block_coderepl810_pr_u0_ap_start\,
      I3 => \internal_full_n_i_3__2_n_7\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__5_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_7\,
      Q => \^block_coderepl810_pr_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__2_n_7\,
      O => \internal_full_n_i_1__5_n_7\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFDDD"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_3__2_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_7\,
      Q => \^start_for_block_coderepl810_pr_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBAAA20004555"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => start_once_reg,
      I2 => filter_U0_ap_start,
      I3 => \^start_for_block_coderepl810_pr_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      O => \^internal_empty_n_reg_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1333FFFF"
    )
        port map (
      I0 => \^block_coderepl810_pr_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      I4 => Block_codeRepl810_pr_U0_ap_continue,
      O => internal_empty_n_reg_2
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_Block_pBew is
  port (
    start_for_Block_proc_U0_full_n : out STD_LOGIC;
    Block_proc_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_Block_pBew : entity is "start_for_Block_pBew";
end design_1_huffman_encoding_0_1_start_for_Block_pBew;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_Block_pBew is
  signal \^block_proc_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_block_proc_u0_full_n\ : STD_LOGIC;
begin
  Block_proc_U0_ap_start <= \^block_proc_u0_ap_start\;
  start_for_Block_proc_U0_full_n <= \^start_for_block_proc_u0_full_n\;
\int_num_nonzero_symbols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => extLd_loc_c19_empty_n,
      O => E(0)
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AA80AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_proc_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__7_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_7\,
      Q => \^block_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_block_proc_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__3_n_7\,
      O => \internal_full_n_i_1__7_n_7\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => extLd_loc_c19_empty_n,
      I2 => ap_done_reg,
      I3 => \^start_for_block_proc_u0_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7FFF7F7F7"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => extLd_loc_c19_empty_n,
      I2 => ap_done_reg,
      I3 => \^start_for_block_proc_u0_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => start_once_reg,
      O => \internal_full_n_i_3__3_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_7\,
      Q => \^start_for_block_proc_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_block_proc_u0_full_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_done_reg,
      I3 => extLd_loc_c19_empty_n,
      I4 => \^block_proc_u0_ap_start\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_create_Aem is
  port (
    start_for_create_tree_U0_full_n : out STD_LOGIC;
    create_tree_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_create_Aem : entity is "start_for_create_Aem";
end design_1_huffman_encoding_0_1_start_for_create_Aem;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_create_Aem is
  signal \^create_tree_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_create_tree_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair559";
begin
  create_tree_U0_ap_start <= \^create_tree_u0_ap_start\;
  start_for_create_tree_U0_full_n <= \^start_for_create_tree_u0_full_n\;
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AA08AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^create_tree_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__8_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_7\,
      Q => \^create_tree_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_create_tree_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__4_n_7\,
      O => \internal_full_n_i_1__8_n_7\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F777"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => start_once_reg,
      O => \internal_full_n_i_3__4_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_7\,
      Q => \^start_for_create_tree_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \^create_tree_u0_ap_start\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_truncate_tree is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    truncate_tree_U0_output_length_histogram1_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    truncate_tree_U0_ap_ready : out STD_LOGIC;
    \i_0_reg_153_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    truncate_tree_U0_ap_done : out STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_ce0 : out STD_LOGIC;
    reg_2061 : out STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_206_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \i2_0_reg_186_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_212_reg[7]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \zext_ln45_reg_448_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    iptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_197_p2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_ap_start : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    truncated_length_his_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his_1_reg : in STD_LOGIC;
    truncated_length_his_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_206_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_truncate_tree : entity is "truncate_tree";
end design_1_huffman_encoding_0_1_truncate_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_truncate_tree is
  signal \ap_CS_fsm[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__5_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_3_n_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[17]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal i1_0_reg_164 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i1_0_reg_164[5]_i_3_n_7\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[0]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[1]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[2]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[3]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[4]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[5]\ : STD_LOGIC;
  signal \i2_0_reg_186_reg_n_7_[6]\ : STD_LOGIC;
  signal i_0_reg_153 : STD_LOGIC;
  signal \^i_0_reg_153_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_0_reg_153_reg_n_7_[6]\ : STD_LOGIC;
  signal i_1_fu_250_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_1_reg_3970 : STD_LOGIC;
  signal \i_1_reg_397[1]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_397[2]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_397[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_397[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_397[5]_i_2_n_7\ : STD_LOGIC;
  signal i_2_fu_347_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_2_reg_443 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_2_reg_443[6]_i_2_n_7\ : STD_LOGIC;
  signal i_fu_223_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_361 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_reg_361[6]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln879_fu_261_p2 : STD_LOGIC;
  signal icmp_ln879_reg_410 : STD_LOGIC;
  signal \icmp_ln879_reg_410[0]_i_1_n_7\ : STD_LOGIC;
  signal j_V_2_fu_60 : STD_LOGIC;
  signal \j_V_2_fu_60[8]_i_2_n_7\ : STD_LOGIC;
  signal \j_V_2_fu_60[8]_i_4_n_7\ : STD_LOGIC;
  signal j_V_2_fu_60_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \j_V_2_fu_60_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal j_V_reg_414 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \j_V_reg_414[0]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[1]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[2]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[3]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[5]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[6]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[7]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_414[8]_i_2_n_7\ : STD_LOGIC;
  signal output_length_histog_1_reg_392 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_2_reg_402 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_6_reg_428 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_8_reg_434 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \ram_reg_i_36__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_58__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_67__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_69__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_70__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_71__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_72__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_73__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_74__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_75__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_76__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_77__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_79__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_80__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_81_n_7 : STD_LOGIC;
  signal ram_reg_i_82_n_7 : STD_LOGIC;
  signal ram_reg_i_83_n_7 : STD_LOGIC;
  signal ram_reg_i_84_n_7 : STD_LOGIC;
  signal ram_reg_i_85_n_7 : STD_LOGIC;
  signal \reg_206[8]_i_1_n_7\ : STD_LOGIC;
  signal \^reg_206_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reg_212 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \reg_212[8]_i_1_n_7\ : STD_LOGIC;
  signal ret_V_fu_291_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal t_V_reg_175 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_1750 : STD_LOGIC;
  signal \^truncate_tree_u0_ap_done\ : STD_LOGIC;
  signal \^truncate_tree_u0_ap_ready\ : STD_LOGIC;
  signal \^truncate_tree_u0_output_length_histogram1_v_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram1_V_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal truncate_tree_U0_output_length_histogram1_V_d0 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal zext_ln11_reg_366_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln11_reg_366_reg0 : STD_LOGIC;
  signal \zext_ln45_reg_448[5]_i_2_n_7\ : STD_LOGIC;
  signal zext_ln45_reg_448_reg0 : STD_LOGIC;
  signal \NLW_ram_reg_i_48__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2\ : label is "soft_lutpair572";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i1_0_reg_164[5]_i_3\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \i_1_reg_397[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \i_1_reg_397[2]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \i_1_reg_397[3]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \i_1_reg_397[4]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \i_2_reg_443[0]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \i_2_reg_443[1]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \i_2_reg_443[2]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \i_2_reg_443[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \i_2_reg_443[4]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \i_2_reg_443[6]_i_2\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \i_reg_361[1]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \i_reg_361[2]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \i_reg_361[3]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \i_reg_361[4]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \i_reg_361[6]_i_2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \iptr[0]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \j_V_2_fu_60[0]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \j_V_2_fu_60[1]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \j_V_reg_414[0]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \j_V_reg_414[2]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \j_V_reg_414[3]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \j_V_reg_414[4]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \j_V_reg_414[7]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \j_V_reg_414[8]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_434[0]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_434[1]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_434[2]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_434[3]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_434[4]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \ram_reg_i_47__1\ : label is "soft_lutpair569";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_i_48__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_i_49__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ram_reg_i_57__1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \ram_reg_i_59__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \ram_reg_i_60__1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \ram_reg_i_66__1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \ram_reg_i_76__1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \ram_reg_i_77__1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \ram_reg_i_78__1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \ram_reg_i_79__1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of ram_reg_i_81 : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of ram_reg_i_83 : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of ram_reg_i_84 : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of ram_reg_i_85 : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \zext_ln45_reg_448[5]_i_2\ : label is "soft_lutpair577";
begin
  \ap_CS_fsm_reg[17]_0\(5 downto 0) <= \^ap_cs_fsm_reg[17]_0\(5 downto 0);
  \i_0_reg_153_reg[5]_0\(5 downto 0) <= \^i_0_reg_153_reg[5]_0\(5 downto 0);
  \reg_206_reg[8]_0\(8 downto 0) <= \^reg_206_reg[8]_0\(8 downto 0);
  truncate_tree_U0_ap_done <= \^truncate_tree_u0_ap_done\;
  truncate_tree_U0_ap_ready <= \^truncate_tree_u0_ap_ready\;
  truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) <= \^truncate_tree_u0_output_length_histogram1_v_address0\(5 downto 0);
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFB0B0B0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => truncate_tree_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[17]_0\(0),
      I3 => ap_CS_fsm_state16,
      I4 => \^truncate_tree_u0_ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEEEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[17]_0\(5),
      I1 => ap_CS_fsm_state5,
      I2 => i1_0_reg_164(3),
      I3 => i1_0_reg_164(2),
      I4 => i1_0_reg_164(4),
      I5 => i1_0_reg_164(5),
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \^truncate_tree_u0_ap_ready\,
      O => \ap_CS_fsm[16]_i_1_n_7\
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \zext_ln45_reg_448[5]_i_2_n_7\,
      I1 => \i2_0_reg_186_reg_n_7_[6]\,
      I2 => \i2_0_reg_186_reg_n_7_[0]\,
      I3 => \i2_0_reg_186_reg_n_7_[5]\,
      I4 => ap_CS_fsm_state16,
      O => \^truncate_tree_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => truncate_tree_U0_ap_start,
      I1 => ap_done_reg,
      I2 => \^ap_cs_fsm_reg[17]_0\(0),
      I3 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[17]_0\(1),
      I1 => ap_NS_fsm17_out,
      O => \ap_CS_fsm[2]_i_1__5_n_7\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_NS_fsm17_out,
      I1 => \^ap_cs_fsm_reg[17]_0\(1),
      I2 => \^ap_cs_fsm_reg[17]_0\(3),
      I3 => E(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => i1_0_reg_164(5),
      I1 => i1_0_reg_164(4),
      I2 => i1_0_reg_164(2),
      I3 => i1_0_reg_164(3),
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state15,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30880088"
    )
        port map (
      I0 => icmp_ln879_fu_261_p2,
      I1 => \^ap_cs_fsm_reg[17]_0\(3),
      I2 => ap_CS_fsm_state9,
      I3 => grp_fu_197_p2,
      I4 => icmp_ln879_reg_410,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => grp_fu_197_p2,
      I1 => icmp_ln879_fu_261_p2,
      I2 => \^ap_cs_fsm_reg[17]_0\(3),
      I3 => ap_CS_fsm_state8,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => \ap_CS_fsm[8]_i_3_n_7\,
      I2 => \j_V_2_fu_60_reg__0\(8),
      I3 => \j_V_2_fu_60_reg__0\(7),
      I4 => j_V_2_fu_60_reg(5),
      I5 => \j_V_2_fu_60_reg__0\(6),
      O => icmp_ln879_fu_261_p2
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => j_V_2_fu_60_reg(4),
      I1 => j_V_2_fu_60_reg(2),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(3),
      O => \ap_CS_fsm[8]_i_3_n_7\
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => grp_fu_197_p2,
      I2 => icmp_ln879_reg_410,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[17]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => SS(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => SS(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state13,
      Q => \^ap_cs_fsm_reg[17]_0\(4),
      R => SS(0)
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[17]_0\(4),
      Q => ap_CS_fsm_state15,
      R => SS(0)
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => SS(0)
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[16]_i_1_n_7\,
      Q => ap_CS_fsm_state17,
      R => SS(0)
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => \^ap_cs_fsm_reg[17]_0\(5),
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[17]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__5_n_7\,
      Q => \^ap_cs_fsm_reg[17]_0\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[17]_0\(2),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => \^ap_cs_fsm_reg[17]_0\(3),
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505050F800000000"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_done\,
      I1 => truncated_length_his_1_i_full_n,
      I2 => ap_sync_reg_channel_write_truncated_length_his_1_reg,
      I3 => truncated_length_his_i_full_n,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => ap_rst_n,
      O => full_n_reg
    );
ap_sync_reg_channel_write_truncated_length_his_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757020000000000"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_done\,
      I1 => truncated_length_his_1_i_full_n,
      I2 => ap_sync_reg_channel_write_truncated_length_his_1_reg,
      I3 => truncated_length_his_i_full_n,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => ap_rst_n,
      O => full_n_reg_0
    );
\i1_0_reg_164[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \i1_0_reg_164[5]_i_3_n_7\,
      I1 => \i_0_reg_153_reg_n_7_[6]\,
      I2 => \^i_0_reg_153_reg[5]_0\(0),
      I3 => \^i_0_reg_153_reg[5]_0\(5),
      I4 => \^ap_cs_fsm_reg[17]_0\(1),
      O => ap_NS_fsm17_out
    );
\i1_0_reg_164[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(3),
      I1 => \^i_0_reg_153_reg[5]_0\(4),
      I2 => \^i_0_reg_153_reg[5]_0\(1),
      I3 => \^i_0_reg_153_reg[5]_0\(2),
      O => \i1_0_reg_164[5]_i_3_n_7\
    );
\i1_0_reg_164_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(0),
      Q => i1_0_reg_164(0),
      S => ap_NS_fsm17_out
    );
\i1_0_reg_164_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(1),
      Q => i1_0_reg_164(1),
      S => ap_NS_fsm17_out
    );
\i1_0_reg_164_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(2),
      Q => i1_0_reg_164(2),
      S => ap_NS_fsm17_out
    );
\i1_0_reg_164_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(3),
      Q => i1_0_reg_164(3),
      S => ap_NS_fsm17_out
    );
\i1_0_reg_164_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(4),
      Q => i1_0_reg_164(4),
      S => ap_NS_fsm17_out
    );
\i1_0_reg_164_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_402(5),
      Q => i1_0_reg_164(5),
      S => ap_NS_fsm17_out
    );
\i2_0_reg_186[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => i1_0_reg_164(3),
      I2 => i1_0_reg_164(2),
      I3 => i1_0_reg_164(4),
      I4 => i1_0_reg_164(5),
      O => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(0),
      Q => \i2_0_reg_186_reg_n_7_[0]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(1),
      Q => \i2_0_reg_186_reg_n_7_[1]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(2),
      Q => \i2_0_reg_186_reg_n_7_[2]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(3),
      Q => \i2_0_reg_186_reg_n_7_[3]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(4),
      Q => \i2_0_reg_186_reg_n_7_[4]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(5),
      Q => \i2_0_reg_186_reg_n_7_[5]\,
      R => ap_NS_fsm16_out
    );
\i2_0_reg_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(5),
      D => i_2_reg_443(6),
      Q => \i2_0_reg_186_reg_n_7_[6]\,
      R => ap_NS_fsm16_out
    );
\i_0_reg_153[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_done_reg,
      I1 => truncate_tree_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[17]_0\(0),
      I3 => ap_CS_fsm_state4,
      O => i_0_reg_153
    );
\i_0_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(0),
      Q => \^i_0_reg_153_reg[5]_0\(0),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(1),
      Q => \^i_0_reg_153_reg[5]_0\(1),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(2),
      Q => \^i_0_reg_153_reg[5]_0\(2),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(3),
      Q => \^i_0_reg_153_reg[5]_0\(3),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(4),
      Q => \^i_0_reg_153_reg[5]_0\(4),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(5),
      Q => \^i_0_reg_153_reg[5]_0\(5),
      R => i_0_reg_153
    );
\i_0_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_reg_361(6),
      Q => \i_0_reg_153_reg_n_7_[6]\,
      R => i_0_reg_153
    );
\i_1_reg_397[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i1_0_reg_164(0),
      O => i_1_fu_250_p2(0)
    );
\i_1_reg_397[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i1_0_reg_164(0),
      I1 => i1_0_reg_164(1),
      O => \i_1_reg_397[1]_i_1_n_7\
    );
\i_1_reg_397[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => i1_0_reg_164(1),
      I1 => i1_0_reg_164(0),
      I2 => i1_0_reg_164(2),
      O => \i_1_reg_397[2]_i_1_n_7\
    );
\i_1_reg_397[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => i1_0_reg_164(2),
      I1 => i1_0_reg_164(0),
      I2 => i1_0_reg_164(1),
      I3 => i1_0_reg_164(3),
      O => \i_1_reg_397[3]_i_1_n_7\
    );
\i_1_reg_397[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => i1_0_reg_164(3),
      I1 => i1_0_reg_164(1),
      I2 => i1_0_reg_164(0),
      I3 => i1_0_reg_164(2),
      I4 => i1_0_reg_164(4),
      O => \i_1_reg_397[4]_i_1_n_7\
    );
\i_1_reg_397[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => i1_0_reg_164(3),
      I1 => i1_0_reg_164(2),
      I2 => i1_0_reg_164(4),
      I3 => i1_0_reg_164(5),
      I4 => ap_CS_fsm_state5,
      O => i_1_reg_3970
    );
\i_1_reg_397[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => i1_0_reg_164(4),
      I1 => i1_0_reg_164(2),
      I2 => i1_0_reg_164(0),
      I3 => i1_0_reg_164(1),
      I4 => i1_0_reg_164(3),
      I5 => i1_0_reg_164(5),
      O => \i_1_reg_397[5]_i_2_n_7\
    );
\i_1_reg_397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i_1_fu_250_p2(0),
      Q => output_length_histog_2_reg_402(0),
      R => '0'
    );
\i_1_reg_397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => \i_1_reg_397[1]_i_1_n_7\,
      Q => output_length_histog_2_reg_402(1),
      R => '0'
    );
\i_1_reg_397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => \i_1_reg_397[2]_i_1_n_7\,
      Q => output_length_histog_2_reg_402(2),
      R => '0'
    );
\i_1_reg_397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => \i_1_reg_397[3]_i_1_n_7\,
      Q => output_length_histog_2_reg_402(3),
      R => '0'
    );
\i_1_reg_397_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => \i_1_reg_397[4]_i_1_n_7\,
      Q => output_length_histog_2_reg_402(4),
      R => '0'
    );
\i_1_reg_397_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => \i_1_reg_397[5]_i_2_n_7\,
      Q => output_length_histog_2_reg_402(5),
      R => '0'
    );
\i_2_reg_443[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[0]\,
      O => i_2_fu_347_p2(0)
    );
\i_2_reg_443[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[0]\,
      I1 => \i2_0_reg_186_reg_n_7_[1]\,
      O => i_2_fu_347_p2(1)
    );
\i_2_reg_443[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[0]\,
      I1 => \i2_0_reg_186_reg_n_7_[1]\,
      I2 => \i2_0_reg_186_reg_n_7_[2]\,
      O => i_2_fu_347_p2(2)
    );
\i_2_reg_443[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[1]\,
      I1 => \i2_0_reg_186_reg_n_7_[0]\,
      I2 => \i2_0_reg_186_reg_n_7_[2]\,
      I3 => \i2_0_reg_186_reg_n_7_[3]\,
      O => i_2_fu_347_p2(3)
    );
\i_2_reg_443[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[2]\,
      I1 => \i2_0_reg_186_reg_n_7_[0]\,
      I2 => \i2_0_reg_186_reg_n_7_[1]\,
      I3 => \i2_0_reg_186_reg_n_7_[3]\,
      I4 => \i2_0_reg_186_reg_n_7_[4]\,
      O => i_2_fu_347_p2(4)
    );
\i_2_reg_443[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[3]\,
      I1 => \i2_0_reg_186_reg_n_7_[1]\,
      I2 => \i2_0_reg_186_reg_n_7_[0]\,
      I3 => \i2_0_reg_186_reg_n_7_[2]\,
      I4 => \i2_0_reg_186_reg_n_7_[4]\,
      I5 => \i2_0_reg_186_reg_n_7_[5]\,
      O => i_2_fu_347_p2(5)
    );
\i_2_reg_443[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_443[6]_i_2_n_7\,
      I1 => \i2_0_reg_186_reg_n_7_[5]\,
      I2 => \i2_0_reg_186_reg_n_7_[6]\,
      O => i_2_fu_347_p2(6)
    );
\i_2_reg_443[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[4]\,
      I1 => \i2_0_reg_186_reg_n_7_[2]\,
      I2 => \i2_0_reg_186_reg_n_7_[0]\,
      I3 => \i2_0_reg_186_reg_n_7_[1]\,
      I4 => \i2_0_reg_186_reg_n_7_[3]\,
      O => \i_2_reg_443[6]_i_2_n_7\
    );
\i_2_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(0),
      Q => i_2_reg_443(0),
      R => '0'
    );
\i_2_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(1),
      Q => i_2_reg_443(1),
      R => '0'
    );
\i_2_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(2),
      Q => i_2_reg_443(2),
      R => '0'
    );
\i_2_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(3),
      Q => i_2_reg_443(3),
      R => '0'
    );
\i_2_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(4),
      Q => i_2_reg_443(4),
      R => '0'
    );
\i_2_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(5),
      Q => i_2_reg_443(5),
      R => '0'
    );
\i_2_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_2_fu_347_p2(6),
      Q => i_2_reg_443(6),
      R => '0'
    );
\i_reg_361[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(0),
      O => i_fu_223_p2(0)
    );
\i_reg_361[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(0),
      I1 => \^i_0_reg_153_reg[5]_0\(1),
      O => i_fu_223_p2(1)
    );
\i_reg_361[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(0),
      I1 => \^i_0_reg_153_reg[5]_0\(1),
      I2 => \^i_0_reg_153_reg[5]_0\(2),
      O => i_fu_223_p2(2)
    );
\i_reg_361[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(1),
      I1 => \^i_0_reg_153_reg[5]_0\(0),
      I2 => \^i_0_reg_153_reg[5]_0\(2),
      I3 => \^i_0_reg_153_reg[5]_0\(3),
      O => i_fu_223_p2(3)
    );
\i_reg_361[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(2),
      I1 => \^i_0_reg_153_reg[5]_0\(0),
      I2 => \^i_0_reg_153_reg[5]_0\(1),
      I3 => \^i_0_reg_153_reg[5]_0\(3),
      I4 => \^i_0_reg_153_reg[5]_0\(4),
      O => i_fu_223_p2(4)
    );
\i_reg_361[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(3),
      I1 => \^i_0_reg_153_reg[5]_0\(1),
      I2 => \^i_0_reg_153_reg[5]_0\(0),
      I3 => \^i_0_reg_153_reg[5]_0\(2),
      I4 => \^i_0_reg_153_reg[5]_0\(4),
      I5 => \^i_0_reg_153_reg[5]_0\(5),
      O => i_fu_223_p2(5)
    );
\i_reg_361[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_361[6]_i_2_n_7\,
      I1 => \^i_0_reg_153_reg[5]_0\(5),
      I2 => \i_0_reg_153_reg_n_7_[6]\,
      O => i_fu_223_p2(6)
    );
\i_reg_361[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^i_0_reg_153_reg[5]_0\(4),
      I1 => \^i_0_reg_153_reg[5]_0\(2),
      I2 => \^i_0_reg_153_reg[5]_0\(0),
      I3 => \^i_0_reg_153_reg[5]_0\(1),
      I4 => \^i_0_reg_153_reg[5]_0\(3),
      O => \i_reg_361[6]_i_2_n_7\
    );
\i_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(0),
      Q => i_reg_361(0),
      R => '0'
    );
\i_reg_361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(1),
      Q => i_reg_361(1),
      R => '0'
    );
\i_reg_361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(2),
      Q => i_reg_361(2),
      R => '0'
    );
\i_reg_361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(3),
      Q => i_reg_361(3),
      R => '0'
    );
\i_reg_361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(4),
      Q => i_reg_361(4),
      R => '0'
    );
\i_reg_361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(5),
      Q => i_reg_361(5),
      R => '0'
    );
\i_reg_361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[17]_0\(1),
      D => i_fu_223_p2(6),
      Q => i_reg_361(6),
      R => '0'
    );
\icmp_ln879_reg_410[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln879_fu_261_p2,
      I1 => \^ap_cs_fsm_reg[17]_0\(3),
      I2 => grp_fu_197_p2,
      I3 => icmp_ln879_reg_410,
      O => \icmp_ln879_reg_410[0]_i_1_n_7\
    );
\icmp_ln879_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_reg_410[0]_i_1_n_7\,
      Q => icmp_ln879_reg_410,
      R => '0'
    );
\iptr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_ready\,
      I1 => ap_done_reg,
      O => \^truncate_tree_u0_ap_done\
    );
\j_V_2_fu_60[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => ap_CS_fsm_state10,
      I2 => j_V_reg_414(0),
      O => p_0_in(0)
    );
\j_V_2_fu_60[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => ap_CS_fsm_state10,
      I3 => j_V_reg_414(1),
      O => p_0_in(1)
    );
\j_V_2_fu_60[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(2),
      I3 => ap_CS_fsm_state10,
      I4 => j_V_reg_414(2),
      O => p_0_in(2)
    );
\j_V_2_fu_60[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(1),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(2),
      I3 => j_V_2_fu_60_reg(3),
      I4 => ap_CS_fsm_state10,
      I5 => j_V_reg_414(3),
      O => p_0_in(3)
    );
\j_V_2_fu_60[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ret_V_fu_291_p2(4),
      I1 => ap_CS_fsm_state10,
      I2 => j_V_reg_414(4),
      O => p_0_in(4)
    );
\j_V_2_fu_60[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ret_V_fu_291_p2(5),
      I1 => ap_CS_fsm_state10,
      I2 => j_V_reg_414(5),
      O => p_0_in(5)
    );
\j_V_2_fu_60[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \j_V_2_fu_60[8]_i_4_n_7\,
      I1 => \j_V_2_fu_60_reg__0\(6),
      I2 => ap_CS_fsm_state10,
      I3 => j_V_reg_414(6),
      O => p_0_in(6)
    );
\j_V_2_fu_60[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \j_V_2_fu_60[8]_i_4_n_7\,
      I1 => \j_V_2_fu_60_reg__0\(6),
      I2 => \j_V_2_fu_60_reg__0\(7),
      I3 => ap_CS_fsm_state10,
      I4 => j_V_reg_414(7),
      O => p_0_in(7)
    );
\j_V_2_fu_60[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => icmp_ln879_reg_410,
      I1 => ap_CS_fsm_state9,
      I2 => grp_fu_197_p2,
      I3 => ap_NS_fsm17_out,
      I4 => ap_CS_fsm_state10,
      O => j_V_2_fu_60
    );
\j_V_2_fu_60[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => grp_fu_197_p2,
      I2 => ap_CS_fsm_state9,
      I3 => icmp_ln879_reg_410,
      O => \j_V_2_fu_60[8]_i_2_n_7\
    );
\j_V_2_fu_60[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \j_V_2_fu_60_reg__0\(6),
      I1 => \j_V_2_fu_60[8]_i_4_n_7\,
      I2 => \j_V_2_fu_60_reg__0\(7),
      I3 => \j_V_2_fu_60_reg__0\(8),
      I4 => ap_CS_fsm_state10,
      I5 => j_V_reg_414(8),
      O => p_0_in(8)
    );
\j_V_2_fu_60[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(5),
      I1 => j_V_2_fu_60_reg(3),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(0),
      I4 => j_V_2_fu_60_reg(2),
      I5 => j_V_2_fu_60_reg(4),
      O => \j_V_2_fu_60[8]_i_4_n_7\
    );
\j_V_2_fu_60_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(0),
      Q => j_V_2_fu_60_reg(0),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(1),
      Q => j_V_2_fu_60_reg(1),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(2),
      Q => j_V_2_fu_60_reg(2),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(3),
      Q => j_V_2_fu_60_reg(3),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(4),
      Q => j_V_2_fu_60_reg(4),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(5),
      Q => j_V_2_fu_60_reg(5),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(6),
      Q => \j_V_2_fu_60_reg__0\(6),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(7),
      Q => \j_V_2_fu_60_reg__0\(7),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(8),
      Q => \j_V_2_fu_60_reg__0\(8),
      R => j_V_2_fu_60
    );
\j_V_reg_414[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_175(0),
      O => \j_V_reg_414[0]_i_1_n_7\
    );
\j_V_reg_414[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_reg_175(1),
      I1 => t_V_reg_175(0),
      O => \j_V_reg_414[1]_i_1_n_7\
    );
\j_V_reg_414[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => t_V_reg_175(2),
      I1 => t_V_reg_175(0),
      I2 => t_V_reg_175(1),
      O => \j_V_reg_414[2]_i_1_n_7\
    );
\j_V_reg_414[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => t_V_reg_175(3),
      I1 => t_V_reg_175(1),
      I2 => t_V_reg_175(0),
      I3 => t_V_reg_175(2),
      O => \j_V_reg_414[3]_i_1_n_7\
    );
\j_V_reg_414[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => t_V_reg_175(4),
      I1 => t_V_reg_175(2),
      I2 => t_V_reg_175(0),
      I3 => t_V_reg_175(1),
      I4 => t_V_reg_175(3),
      O => \j_V_reg_414[4]_i_1_n_7\
    );
\j_V_reg_414[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => t_V_reg_175(5),
      I1 => t_V_reg_175(3),
      I2 => t_V_reg_175(1),
      I3 => t_V_reg_175(0),
      I4 => t_V_reg_175(2),
      I5 => t_V_reg_175(4),
      O => \j_V_reg_414[5]_i_1_n_7\
    );
\j_V_reg_414[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_V_reg_414[8]_i_2_n_7\,
      I1 => t_V_reg_175(6),
      O => \j_V_reg_414[6]_i_1_n_7\
    );
\j_V_reg_414[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_reg_175(6),
      I1 => \j_V_reg_414[8]_i_2_n_7\,
      I2 => t_V_reg_175(7),
      O => \j_V_reg_414[7]_i_1_n_7\
    );
\j_V_reg_414[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_reg_175(7),
      I1 => \j_V_reg_414[8]_i_2_n_7\,
      I2 => t_V_reg_175(6),
      I3 => t_V_reg_175(8),
      O => \j_V_reg_414[8]_i_1_n_7\
    );
\j_V_reg_414[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_reg_175(4),
      I1 => t_V_reg_175(2),
      I2 => t_V_reg_175(0),
      I3 => t_V_reg_175(1),
      I4 => t_V_reg_175(3),
      I5 => t_V_reg_175(5),
      O => \j_V_reg_414[8]_i_2_n_7\
    );
\j_V_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[0]_i_1_n_7\,
      Q => j_V_reg_414(0),
      R => '0'
    );
\j_V_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[1]_i_1_n_7\,
      Q => j_V_reg_414(1),
      R => '0'
    );
\j_V_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[2]_i_1_n_7\,
      Q => j_V_reg_414(2),
      R => '0'
    );
\j_V_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[3]_i_1_n_7\,
      Q => j_V_reg_414(3),
      R => '0'
    );
\j_V_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[4]_i_1_n_7\,
      Q => j_V_reg_414(4),
      R => '0'
    );
\j_V_reg_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[5]_i_1_n_7\,
      Q => j_V_reg_414(5),
      R => '0'
    );
\j_V_reg_414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[6]_i_1_n_7\,
      Q => j_V_reg_414(6),
      R => '0'
    );
\j_V_reg_414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[7]_i_1_n_7\,
      Q => j_V_reg_414(7),
      R => '0'
    );
\j_V_reg_414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \j_V_reg_414[8]_i_1_n_7\,
      Q => j_V_reg_414(8),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(0),
      Q => output_length_histog_1_reg_392(0),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(1),
      Q => output_length_histog_1_reg_392(1),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(2),
      Q => output_length_histog_1_reg_392(2),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(3),
      Q => output_length_histog_1_reg_392(3),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(4),
      Q => output_length_histog_1_reg_392(4),
      R => '0'
    );
\output_length_histog_1_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3970,
      D => i1_0_reg_164(5),
      Q => output_length_histog_1_reg_392(5),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(0),
      Q => output_length_histog_6_reg_428(0),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(1),
      Q => output_length_histog_6_reg_428(1),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(2),
      Q => output_length_histog_6_reg_428(2),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(3),
      Q => output_length_histog_6_reg_428(3),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(4),
      Q => output_length_histog_6_reg_428(4),
      R => '0'
    );
\output_length_histog_6_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => j_V_2_fu_60_reg(5),
      Q => output_length_histog_6_reg_428(5),
      R => '0'
    );
\output_length_histog_8_reg_434[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      O => ret_V_fu_291_p2(0)
    );
\output_length_histog_8_reg_434[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      O => ret_V_fu_291_p2(1)
    );
\output_length_histog_8_reg_434[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(2),
      O => ret_V_fu_291_p2(2)
    );
\output_length_histog_8_reg_434[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_V_2_fu_60_reg(1),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(2),
      I3 => j_V_2_fu_60_reg(3),
      O => ret_V_fu_291_p2(3)
    );
\output_length_histog_8_reg_434[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(2),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(3),
      I4 => j_V_2_fu_60_reg(4),
      O => ret_V_fu_291_p2(4)
    );
\output_length_histog_8_reg_434[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(3),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(2),
      I4 => j_V_2_fu_60_reg(4),
      I5 => j_V_2_fu_60_reg(5),
      O => ret_V_fu_291_p2(5)
    );
\output_length_histog_8_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(0),
      Q => output_length_histog_8_reg_434(0),
      R => '0'
    );
\output_length_histog_8_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(1),
      Q => output_length_histog_8_reg_434(1),
      R => '0'
    );
\output_length_histog_8_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(2),
      Q => output_length_histog_8_reg_434(2),
      R => '0'
    );
\output_length_histog_8_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(3),
      Q => output_length_histog_8_reg_434(3),
      R => '0'
    );
\output_length_histog_8_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(4),
      Q => output_length_histog_8_reg_434(4),
      R => '0'
    );
\output_length_histog_8_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => ret_V_fu_291_p2(5),
      Q => output_length_histog_8_reg_434(5),
      R => '0'
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(4),
      I1 => ram_reg(0),
      I2 => iptr,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(0),
      I1 => Q(0),
      I2 => iptr,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state12,
      I5 => iptr,
      O => \ap_CS_fsm_reg[9]_0\
    );
\ram_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state13,
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state12,
      I5 => iptr,
      O => \ap_CS_fsm_reg[9]_1\
    );
\ram_reg_i_24__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E1FFE100"
    )
        port map (
      I0 => reg_212(7),
      I1 => \ram_reg_i_50__1_n_7\,
      I2 => reg_212(8),
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_51__1_n_7\,
      I5 => iptr,
      O => DIBDI(8)
    );
\ram_reg_i_24__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1FFE10000000000"
    )
        port map (
      I0 => reg_212(7),
      I1 => \ram_reg_i_50__1_n_7\,
      I2 => reg_212(8),
      I3 => ap_CS_fsm_state15,
      I4 => \ram_reg_i_51__1_n_7\,
      I5 => iptr,
      O => \reg_212_reg[7]_0\(8)
    );
\ram_reg_i_25__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(7),
      I1 => iptr,
      O => \reg_212_reg[7]_0\(7)
    );
\ram_reg_i_25__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(7),
      I1 => iptr,
      O => DIBDI(7)
    );
\ram_reg_i_26__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(6),
      I1 => iptr,
      O => DIBDI(6)
    );
\ram_reg_i_26__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(6),
      I1 => iptr,
      O => \reg_212_reg[7]_0\(6)
    );
\ram_reg_i_27__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(5),
      I1 => iptr,
      O => DIBDI(5)
    );
\ram_reg_i_27__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(5),
      I1 => iptr,
      O => \reg_212_reg[7]_0\(5)
    );
\ram_reg_i_28__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(4),
      I1 => iptr,
      O => DIBDI(4)
    );
\ram_reg_i_28__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(4),
      I1 => iptr,
      O => \reg_212_reg[7]_0\(4)
    );
\ram_reg_i_29__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(3),
      I1 => iptr,
      O => DIBDI(3)
    );
\ram_reg_i_29__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(3),
      I1 => iptr,
      O => \reg_212_reg[7]_0\(3)
    );
\ram_reg_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F00F2EE2"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(2),
      I3 => reg_212(1),
      I4 => ap_CS_fsm_state15,
      I5 => iptr,
      O => DIBDI(2)
    );
\ram_reg_i_30__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F2EE200000000"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(2),
      I3 => reg_212(1),
      I4 => ap_CS_fsm_state15,
      I5 => iptr,
      O => \reg_212_reg[7]_0\(2)
    );
\ram_reg_i_31__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F2E"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(1),
      I3 => ap_CS_fsm_state15,
      I4 => iptr,
      O => DIBDI(1)
    );
\ram_reg_i_31__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F2E0000"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(1),
      I3 => ap_CS_fsm_state15,
      I4 => iptr,
      O => \reg_212_reg[7]_0\(1)
    );
\ram_reg_i_32__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(0),
      I3 => ap_CS_fsm_state15,
      I4 => iptr,
      O => DIBDI(0)
    );
\ram_reg_i_32__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E20000"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ap_CS_fsm_state12,
      I2 => reg_212(0),
      I3 => ap_CS_fsm_state15,
      I4 => iptr,
      O => \reg_212_reg[7]_0\(0)
    );
\ram_reg_i_33__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state15,
      I2 => iptr,
      O => WEA(0)
    );
\ram_reg_i_33__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state15,
      I2 => iptr,
      O => \ap_CS_fsm_reg[11]_0\(0)
    );
\ram_reg_i_34__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state12,
      I3 => iptr,
      O => WEBWE(0)
    );
\ram_reg_i_34__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state12,
      I3 => iptr,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => p_5_in,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state8,
      I5 => ap_CS_fsm_state10,
      O => truncate_tree_U0_output_length_histogram1_V_ce0
    );
\ram_reg_i_36__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => output_length_histog_2_reg_402(5),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => output_length_histog_6_reg_428(5),
      I4 => ap_CS_fsm_state12,
      I5 => ret_V_fu_291_p2(5),
      O => \ram_reg_i_36__4_n_7\
    );
\ram_reg_i_37__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => output_length_histog_2_reg_402(4),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => output_length_histog_6_reg_428(4),
      I4 => ap_CS_fsm_state12,
      I5 => ret_V_fu_291_p2(4),
      O => \ram_reg_i_37__4_n_7\
    );
\ram_reg_i_38__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state16,
      I2 => output_length_histog_2_reg_402(3),
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state13,
      I5 => \ram_reg_i_58__1_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(3)
    );
\ram_reg_i_39__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state16,
      I2 => output_length_histog_2_reg_402(2),
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state13,
      I5 => \ram_reg_i_59__1_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(2)
    );
\ram_reg_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state16,
      I2 => \ram_reg_i_36__4_n_7\,
      I3 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(5)
    );
\ram_reg_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state16,
      I2 => \ram_reg_i_36__4_n_7\,
      I3 => iptr,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state16,
      I2 => output_length_histog_2_reg_402(1),
      I3 => ap_CS_fsm_state15,
      I4 => ap_CS_fsm_state13,
      I5 => \ram_reg_i_60__1_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(1)
    );
\ram_reg_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8ABA8ABAB"
    )
        port map (
      I0 => output_length_histog_2_reg_402(0),
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state13,
      I3 => output_length_histog_6_reg_428(0),
      I4 => ap_CS_fsm_state12,
      I5 => j_V_2_fu_60_reg(0),
      O => \ram_reg_i_41__4_n_7\
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_61__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(5),
      I4 => output_length_histog_8_reg_434(5),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(5)
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_62__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(4),
      I4 => output_length_histog_8_reg_434(4),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(4)
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_63__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(3),
      I4 => output_length_histog_8_reg_434(3),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(3)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_64__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(2),
      I4 => output_length_histog_8_reg_434(2),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(2)
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_65__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(1),
      I4 => output_length_histog_8_reg_434(1),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(1)
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_66__1_n_7\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state12,
      I3 => j_V_2_fu_60_reg(0),
      I4 => output_length_histog_8_reg_434(0),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(0)
    );
\ram_reg_i_48__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_49__1_n_7\,
      CO(3) => \NLW_ram_reg_i_48__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_i_48__1_n_8\,
      CO(1) => \ram_reg_i_48__1_n_9\,
      CO(0) => \ram_reg_i_48__1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^reg_206_reg[8]_0\(6 downto 4),
      O(3 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(7 downto 4),
      S(3) => \ram_reg_i_67__1_n_7\,
      S(2) => \ram_reg_i_68__1_n_7\,
      S(1) => \ram_reg_i_69__1_n_7\,
      S(0) => \ram_reg_i_70__1_n_7\
    );
\ram_reg_i_49__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_49__1_n_7\,
      CO(2) => \ram_reg_i_49__1_n_8\,
      CO(1) => \ram_reg_i_49__1_n_9\,
      CO(0) => \ram_reg_i_49__1_n_10\,
      CYINIT => \^reg_206_reg[8]_0\(0),
      DI(3 downto 1) => \^reg_206_reg[8]_0\(3 downto 1),
      DI(0) => ap_CS_fsm_state15,
      O(3 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(3 downto 0),
      S(3) => \ram_reg_i_71__1_n_7\,
      S(2) => \ram_reg_i_72__1_n_7\,
      S(1) => \ram_reg_i_73__1_n_7\,
      S(0) => \ram_reg_i_74__1_n_7\
    );
\ram_reg_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state16,
      I2 => \ram_reg_i_37__4_n_7\,
      I3 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(4)
    );
\ram_reg_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state16,
      I2 => \ram_reg_i_37__4_n_7\,
      I3 => iptr,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reg_212(5),
      I1 => reg_212(3),
      I2 => reg_212(1),
      I3 => reg_212(2),
      I4 => reg_212(4),
      I5 => reg_212(6),
      O => \ram_reg_i_50__1_n_7\
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \ram_reg_i_75__1_n_7\,
      I1 => reg_212(7),
      I2 => reg_212(8),
      I3 => ap_CS_fsm_state12,
      I4 => DOBDO(8),
      O => \ram_reg_i_51__1_n_7\
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B74BB778B748844"
    )
        port map (
      I0 => \ram_reg_i_50__1_n_7\,
      I1 => ap_CS_fsm_state15,
      I2 => \ram_reg_i_75__1_n_7\,
      I3 => reg_212(7),
      I4 => ap_CS_fsm_state12,
      I5 => DOBDO(7),
      O => truncate_tree_U0_output_length_histogram1_V_d0(7)
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B74BB778B748844"
    )
        port map (
      I0 => \ram_reg_i_76__1_n_7\,
      I1 => ap_CS_fsm_state15,
      I2 => \ram_reg_i_77__1_n_7\,
      I3 => reg_212(6),
      I4 => ap_CS_fsm_state12,
      I5 => DOBDO(6),
      O => truncate_tree_U0_output_length_histogram1_V_d0(6)
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B74BB778B748844"
    )
        port map (
      I0 => \ram_reg_i_78__1_n_7\,
      I1 => ap_CS_fsm_state15,
      I2 => \ram_reg_i_79__1_n_7\,
      I3 => reg_212(5),
      I4 => ap_CS_fsm_state12,
      I5 => DOBDO(5),
      O => truncate_tree_U0_output_length_histogram1_V_d0(5)
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => reg_212(3),
      I1 => reg_212(1),
      I2 => reg_212(2),
      I3 => reg_212(4),
      I4 => ap_CS_fsm_state15,
      I5 => \ram_reg_i_80__1_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_d0(4)
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD42FD57BD42A802"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => reg_212(1),
      I2 => reg_212(2),
      I3 => reg_212(3),
      I4 => ap_CS_fsm_state12,
      I5 => DOBDO(3),
      O => truncate_tree_U0_output_length_histogram1_V_d0(3)
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state13,
      O => p_5_in
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => output_length_histog_6_reg_428(3),
      I1 => ap_CS_fsm_state12,
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(0),
      I4 => j_V_2_fu_60_reg(2),
      I5 => j_V_2_fu_60_reg(3),
      O => \ram_reg_i_58__1_n_7\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => output_length_histog_6_reg_428(2),
      I1 => ap_CS_fsm_state12,
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(1),
      I4 => j_V_2_fu_60_reg(2),
      O => \ram_reg_i_59__1_n_7\
    );
\ram_reg_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(3),
      I1 => iptr,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(3),
      I1 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(3)
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => output_length_histog_6_reg_428(1),
      I1 => ap_CS_fsm_state12,
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(1),
      O => \ram_reg_i_60__1_n_7\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(5),
      I2 => zext_ln11_reg_366_reg(5),
      I3 => ram_reg_i_82_n_7,
      I4 => ap_CS_fsm_state8,
      O => \ram_reg_i_61__1_n_7\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(4),
      I2 => zext_ln11_reg_366_reg(4),
      I3 => ram_reg_i_83_n_7,
      I4 => ap_CS_fsm_state8,
      O => \ram_reg_i_62__1_n_7\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(3),
      I2 => zext_ln11_reg_366_reg(3),
      I3 => ram_reg_i_84_n_7,
      I4 => ap_CS_fsm_state8,
      O => \ram_reg_i_63__1_n_7\
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(2),
      I2 => zext_ln11_reg_366_reg(2),
      I3 => ram_reg_i_85_n_7,
      I4 => ap_CS_fsm_state8,
      O => \ram_reg_i_64__1_n_7\
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFD8D8D8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(1),
      I2 => zext_ln11_reg_366_reg(1),
      I3 => t_V_reg_175(0),
      I4 => t_V_reg_175(1),
      I5 => ap_CS_fsm_state8,
      O => \ram_reg_i_65__1_n_7\
    );
\ram_reg_i_66__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => ram_reg_i_81_n_7,
      I1 => output_length_histog_1_reg_392(0),
      I2 => zext_ln11_reg_366_reg(0),
      I3 => t_V_reg_175(0),
      I4 => ap_CS_fsm_state8,
      O => \ram_reg_i_66__1_n_7\
    );
\ram_reg_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(7),
      I1 => \^reg_206_reg[8]_0\(8),
      O => \ram_reg_i_67__1_n_7\
    );
\ram_reg_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(6),
      I1 => \^reg_206_reg[8]_0\(7),
      O => \ram_reg_i_68__1_n_7\
    );
\ram_reg_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(5),
      I1 => \^reg_206_reg[8]_0\(6),
      O => \ram_reg_i_69__1_n_7\
    );
\ram_reg_i_6__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(2),
      I1 => iptr,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(2),
      I1 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(2)
    );
\ram_reg_i_70__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(4),
      I1 => \^reg_206_reg[8]_0\(5),
      O => \ram_reg_i_70__1_n_7\
    );
\ram_reg_i_71__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(3),
      I1 => \^reg_206_reg[8]_0\(4),
      O => \ram_reg_i_71__1_n_7\
    );
\ram_reg_i_72__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(2),
      I1 => \^reg_206_reg[8]_0\(3),
      O => \ram_reg_i_72__1_n_7\
    );
\ram_reg_i_73__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(1),
      I1 => \^reg_206_reg[8]_0\(2),
      O => \ram_reg_i_73__1_n_7\
    );
\ram_reg_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_206_reg[8]_0\(1),
      I1 => ap_CS_fsm_state15,
      O => \ram_reg_i_74__1_n_7\
    );
\ram_reg_i_75__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => reg_212(6),
      I1 => reg_212(4),
      I2 => reg_212(2),
      I3 => reg_212(1),
      I4 => reg_212(3),
      I5 => reg_212(5),
      O => \ram_reg_i_75__1_n_7\
    );
\ram_reg_i_76__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => reg_212(4),
      I1 => reg_212(2),
      I2 => reg_212(1),
      I3 => reg_212(3),
      I4 => reg_212(5),
      O => \ram_reg_i_76__1_n_7\
    );
\ram_reg_i_77__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => reg_212(5),
      I1 => reg_212(3),
      I2 => reg_212(1),
      I3 => reg_212(2),
      I4 => reg_212(4),
      O => \ram_reg_i_77__1_n_7\
    );
\ram_reg_i_78__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_212(3),
      I1 => reg_212(1),
      I2 => reg_212(2),
      I3 => reg_212(4),
      O => \ram_reg_i_78__1_n_7\
    );
\ram_reg_i_79__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reg_212(4),
      I1 => reg_212(2),
      I2 => reg_212(1),
      I3 => reg_212(3),
      O => \ram_reg_i_79__1_n_7\
    );
\ram_reg_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(1),
      I1 => iptr,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(1),
      I1 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(1)
    );
\ram_reg_i_80__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => reg_212(2),
      I1 => reg_212(1),
      I2 => reg_212(3),
      I3 => reg_212(4),
      I4 => ap_CS_fsm_state12,
      I5 => DOBDO(4),
      O => \ram_reg_i_80__1_n_7\
    );
ram_reg_i_81: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state15,
      I2 => ap_CS_fsm_state6,
      O => ram_reg_i_81_n_7
    );
ram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => t_V_reg_175(4),
      I1 => t_V_reg_175(2),
      I2 => t_V_reg_175(0),
      I3 => t_V_reg_175(1),
      I4 => t_V_reg_175(3),
      I5 => t_V_reg_175(5),
      O => ram_reg_i_82_n_7
    );
ram_reg_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => t_V_reg_175(3),
      I1 => t_V_reg_175(1),
      I2 => t_V_reg_175(0),
      I3 => t_V_reg_175(2),
      I4 => t_V_reg_175(4),
      O => ram_reg_i_83_n_7
    );
ram_reg_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => t_V_reg_175(2),
      I1 => t_V_reg_175(0),
      I2 => t_V_reg_175(1),
      I3 => t_V_reg_175(3),
      O => ram_reg_i_84_n_7
    );
ram_reg_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => t_V_reg_175(1),
      I1 => t_V_reg_175(0),
      I2 => t_V_reg_175(2),
      O => ram_reg_i_85_n_7
    );
\ram_reg_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_i_41__4_n_7\,
      I1 => ap_CS_fsm_state16,
      I2 => \i2_0_reg_186_reg_n_7_[0]\,
      I3 => iptr,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ram_reg_i_41__4_n_7\,
      I1 => ap_CS_fsm_state16,
      I2 => \i2_0_reg_186_reg_n_7_[0]\,
      I3 => iptr,
      O => \i2_0_reg_186_reg[5]_0\(0)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(5),
      I1 => ram_reg(1),
      I2 => iptr,
      O => ADDRBWRADDR(2)
    );
\reg_206[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[17]_0\(4),
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state11,
      O => \reg_206[8]_i_1_n_7\
    );
\reg_206[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \^ap_cs_fsm_reg[17]_0\(4),
      O => reg_2061
    );
\reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(0),
      Q => \^reg_206_reg[8]_0\(0),
      R => '0'
    );
\reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(1),
      Q => \^reg_206_reg[8]_0\(1),
      R => '0'
    );
\reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(2),
      Q => \^reg_206_reg[8]_0\(2),
      R => '0'
    );
\reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(3),
      Q => \^reg_206_reg[8]_0\(3),
      R => '0'
    );
\reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(4),
      Q => \^reg_206_reg[8]_0\(4),
      R => '0'
    );
\reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(5),
      Q => \^reg_206_reg[8]_0\(5),
      R => '0'
    );
\reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(6),
      Q => \^reg_206_reg[8]_0\(6),
      R => '0'
    );
\reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(7),
      Q => \^reg_206_reg[8]_0\(7),
      R => '0'
    );
\reg_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_206[8]_i_1_n_7\,
      D => \reg_206_reg[8]_1\(8),
      Q => \^reg_206_reg[8]_0\(8),
      R => '0'
    );
\reg_212[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[17]_0\(4),
      I1 => ap_CS_fsm_state11,
      O => \reg_212[8]_i_1_n_7\
    );
\reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(0),
      Q => reg_212(0),
      R => '0'
    );
\reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(1),
      Q => reg_212(1),
      R => '0'
    );
\reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(2),
      Q => reg_212(2),
      R => '0'
    );
\reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(3),
      Q => reg_212(3),
      R => '0'
    );
\reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(4),
      Q => reg_212(4),
      R => '0'
    );
\reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(5),
      Q => reg_212(5),
      R => '0'
    );
\reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(6),
      Q => reg_212(6),
      R => '0'
    );
\reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(7),
      Q => reg_212(7),
      R => '0'
    );
\reg_212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_212[8]_i_1_n_7\,
      D => D(8),
      Q => reg_212(8),
      R => '0'
    );
\t_V_reg_175[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln879_fu_261_p2,
      I1 => grp_fu_197_p2,
      I2 => \^ap_cs_fsm_reg[17]_0\(3),
      O => ap_NS_fsm13_out
    );
\t_V_reg_175[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln879_reg_410,
      I1 => ap_CS_fsm_state9,
      I2 => grp_fu_197_p2,
      O => t_V_reg_1750
    );
\t_V_reg_175_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(0),
      Q => t_V_reg_175(0),
      S => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(1),
      Q => t_V_reg_175(1),
      S => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(2),
      Q => t_V_reg_175(2),
      R => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(3),
      Q => t_V_reg_175(3),
      S => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(4),
      Q => t_V_reg_175(4),
      S => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(5),
      Q => t_V_reg_175(5),
      R => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(6),
      Q => t_V_reg_175(6),
      R => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(7),
      Q => t_V_reg_175(7),
      R => ap_NS_fsm13_out
    );
\t_V_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1750,
      D => j_V_reg_414(8),
      Q => t_V_reg_175(8),
      R => ap_NS_fsm13_out
    );
\zext_ln11_reg_366[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[17]_0\(1),
      I1 => \i1_0_reg_164[5]_i_3_n_7\,
      I2 => \i_0_reg_153_reg_n_7_[6]\,
      I3 => \^i_0_reg_153_reg[5]_0\(0),
      I4 => \^i_0_reg_153_reg[5]_0\(5),
      O => zext_ln11_reg_366_reg0
    );
\zext_ln11_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(0),
      Q => zext_ln11_reg_366_reg(0),
      R => '0'
    );
\zext_ln11_reg_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(1),
      Q => zext_ln11_reg_366_reg(1),
      R => '0'
    );
\zext_ln11_reg_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(2),
      Q => zext_ln11_reg_366_reg(2),
      R => '0'
    );
\zext_ln11_reg_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(3),
      Q => zext_ln11_reg_366_reg(3),
      R => '0'
    );
\zext_ln11_reg_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(4),
      Q => zext_ln11_reg_366_reg(4),
      R => '0'
    );
\zext_ln11_reg_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_366_reg0,
      D => \^i_0_reg_153_reg[5]_0\(5),
      Q => zext_ln11_reg_366_reg(5),
      R => '0'
    );
\zext_ln45_reg_448[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \zext_ln45_reg_448[5]_i_2_n_7\,
      I2 => \i2_0_reg_186_reg_n_7_[6]\,
      I3 => \i2_0_reg_186_reg_n_7_[0]\,
      I4 => \i2_0_reg_186_reg_n_7_[5]\,
      O => zext_ln45_reg_448_reg0
    );
\zext_ln45_reg_448[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i2_0_reg_186_reg_n_7_[3]\,
      I1 => \i2_0_reg_186_reg_n_7_[4]\,
      I2 => \i2_0_reg_186_reg_n_7_[1]\,
      I3 => \i2_0_reg_186_reg_n_7_[2]\,
      O => \zext_ln45_reg_448[5]_i_2_n_7\
    );
\zext_ln45_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[0]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(0),
      R => '0'
    );
\zext_ln45_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[1]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(1),
      R => '0'
    );
\zext_ln45_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[2]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(2),
      R => '0'
    );
\zext_ln45_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[3]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(3),
      R => '0'
    );
\zext_ln45_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[4]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(4),
      R => '0'
    );
\zext_ln45_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_448_reg0,
      D => \i2_0_reg_186_reg_n_7_[5]\,
      Q => \zext_ln45_reg_448_reg[5]_0\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtkbM is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \child_depth_next_V_reg_642_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0106_0_i_i_reg_352_reg[5]\ : in STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    compute_bit_length_U0_right_V_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    \p_097_0_i_i_reg_293_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    tmp_reg_652_pp1_iter1_reg : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtkbM : entity is "compute_bit_lengtkbM";
end design_1_huffman_encoding_0_1_compute_bit_lengtkbM;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtkbM is
begin
compute_bit_lengtkbM_ram_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram
     port map (
      D(5 downto 0) => D(5 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \child_depth_next_V_reg_642_reg[5]\(5 downto 0) => \child_depth_next_V_reg_642_reg[5]\(5 downto 0),
      compute_bit_length_U0_right_V_address1(0) => compute_bit_length_U0_right_V_address1(0),
      \p_0106_0_i_i_reg_352_reg[5]\ => \p_0106_0_i_i_reg_352_reg[5]\,
      \p_0106_0_i_i_reg_352_reg[5]_0\(5 downto 0) => \p_0106_0_i_i_reg_352_reg[5]_0\(5 downto 0),
      \p_097_0_i_i_reg_293_reg[5]\(5 downto 0) => \p_097_0_i_i_reg_293_reg[5]\(5 downto 0),
      ram_reg_0(5 downto 0) => ram_reg(5 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(6 downto 0) => ram_reg_2(6 downto 0),
      ram_reg_4(5 downto 0) => ram_reg_3(5 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7(7 downto 0) => ram_reg_6(7 downto 0),
      tmp_reg_652_pp1_iter1_reg => tmp_reg_652_pp1_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtlbW is
  port (
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_i_i_reg_282_reg[3]\ : out STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[3]\ : out STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[4]\ : out STD_LOGIC;
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[2]\ : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[3]\ : out STD_LOGIC;
    \child_depth_curr_V_1_reg_710_reg[4]\ : out STD_LOGIC;
    \q0_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC;
    icmp_ln883_reg_662 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \ap_CS_fsm[2]_i_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \zext_ln544_7_reg_670_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \p_0106_0_i_i_reg_352_reg[5]\ : in STD_LOGIC;
    \zext_ln544_7_reg_670_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtlbW : entity is "compute_bit_lengtlbW";
end design_1_huffman_encoding_0_1_compute_bit_lengtlbW;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtlbW is
begin
compute_bit_lengtlbW_ram_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtlbW_ram
     port map (
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm[2]_i_2_0\(6 downto 0) => \ap_CS_fsm[2]_i_2\(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      \child_depth_curr_V_1_reg_710_reg[2]\ => \child_depth_curr_V_1_reg_710_reg[2]\,
      \child_depth_curr_V_1_reg_710_reg[3]\ => \child_depth_curr_V_1_reg_710_reg[3]\,
      \child_depth_curr_V_1_reg_710_reg[4]\ => \child_depth_curr_V_1_reg_710_reg[4]\,
      \i_0_i_i_reg_282_reg[3]\ => \i_0_i_i_reg_282_reg[3]\,
      \icmp_ln883_1_reg_666_reg[0]\ => p_0_in,
      icmp_ln883_reg_662 => icmp_ln883_reg_662,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0),
      \p_0106_0_i_i_reg_352_reg[3]\ => \p_0106_0_i_i_reg_352_reg[3]\,
      \p_0106_0_i_i_reg_352_reg[4]\ => \p_0106_0_i_i_reg_352_reg[4]\,
      \p_0106_0_i_i_reg_352_reg[5]\ => \p_0106_0_i_i_reg_352_reg[5]\,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      \q0_reg[8]_0\(8 downto 0) => \q0_reg[8]\(8 downto 0),
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_2 => ram_reg_2,
      ram_reg_3 => ram_reg_3,
      \zext_ln544_7_reg_670_reg[5]\(5 downto 0) => \zext_ln544_7_reg_670_reg[5]\(5 downto 0),
      \zext_ln544_7_reg_670_reg[5]_0\(5 downto 0) => \zext_ln544_7_reg_670_reg[5]_0\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword_fmb6 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \q0_reg[26]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[26]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[26]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__52\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__52_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword_fmb6 : entity is "create_codeword_fmb6";
end design_1_huffman_encoding_0_1_create_codeword_fmb6;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword_fmb6 is
begin
create_codeword_fmb6_ram_U: entity work.design_1_huffman_encoding_0_1_create_codeword_fmb6_ram
     port map (
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[26]_0\(26 downto 0) => \q0_reg[26]\(26 downto 0),
      \q0_reg[26]_1\(4 downto 0) => \q0_reg[26]_0\(4 downto 0),
      \q0_reg[26]_2\(4 downto 0) => \q0_reg[26]_1\(4 downto 0),
      \q0_reg[5]_0\ => \q0_reg[5]\,
      ram_reg => ram_reg(0),
      \ram_reg_0_15_0_0__52_0\(26 downto 0) => \ram_reg_0_15_0_0__52\(26 downto 0),
      \ram_reg_0_15_0_0__52_1\(25 downto 0) => \ram_reg_0_15_0_0__52_0\(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequibs is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    or_ln52_reg_837 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequibs : entity is "create_tree_frequibs";
end design_1_huffman_encoding_0_1_create_tree_frequibs;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequibs is
begin
create_tree_frequibs_ram_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequibs_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      or_ln52_reg_837 => or_ln52_reg_837,
      ram_reg_0(1 downto 0) => ram_reg(1 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6(31 downto 0) => ram_reg_5(31 downto 0),
      ram_reg_7(31 downto 0) => ram_reg_6(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequjbC is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    or_ln52_reg_837 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequjbC : entity is "create_tree_frequjbC";
end design_1_huffman_encoding_0_1_create_tree_frequjbC;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequjbC is
begin
create_tree_frequjbC_ram_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequjbC_ram
     port map (
      D(31 downto 0) => D(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      E(0) => E(0),
      Q(6 downto 0) => Q(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      or_ln52_reg_837 => or_ln52_reg_837,
      ram_reg_0(1 downto 0) => ram_reg(1 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6(31 downto 0) => ram_reg_5(31 downto 0),
      ram_reg_7(31 downto 0) => ram_reg_6(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A is
  port (
    Block_codeRepl810_pr_U0_ap_continue : out STD_LOGIC;
    extLd7_loc_channel_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j5_0_i_i_reg_1755_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j7_0_i_i_reg_4718_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \icmp_ln40_reg_6977_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \zext_ln69_reg_7064_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    sort_U0_ap_ready : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A is
  signal \^block_coderepl810_pr_u0_ap_continue\ : STD_LOGIC;
  signal \^extld7_loc_channel_empty_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
begin
  Block_codeRepl810_pr_U0_ap_continue <= \^block_coderepl810_pr_u0_ap_continue\;
  extLd7_loc_channel_empty_n <= \^extld7_loc_channel_empty_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_39
     port map (
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      S(0) => S(0),
      \SRL_SIG_reg[1][0]_0\ => \^block_coderepl810_pr_u0_ap_continue\,
      \SRL_SIG_reg[1][2]_0\(2 downto 0) => \SRL_SIG_reg[1][2]\(2 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \icmp_ln23_reg_6922[0]_i_2_0\ => \mOutPtr_reg_n_7_[0]\,
      \icmp_ln23_reg_6922[0]_i_2_1\ => \mOutPtr_reg_n_7_[1]\,
      \icmp_ln40_reg_6977_reg[0]\(8 downto 0) => \icmp_ln40_reg_6977_reg[0]\(8 downto 0),
      \j5_0_i_i_reg_1755_reg[7]\(0) => \j5_0_i_i_reg_1755_reg[7]\(0),
      \j7_0_i_i_reg_4718_reg[6]\(0) => \j7_0_i_i_reg_4718_reg[6]\(0),
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      \zext_ln69_reg_7064_reg[7]_i_2_0\(5 downto 0) => \zext_ln69_reg_7064_reg[7]_i_2\(5 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^extld7_loc_channel_empty_n\,
      I3 => sort_U0_ap_ready,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__0_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_7\,
      Q => \^extld7_loc_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^block_coderepl810_pr_u0_ap_continue\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_7\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000007F007F00"
    )
        port map (
      I0 => \^extld7_loc_channel_empty_n\,
      I1 => \mOutPtr_reg[1]_1\(0),
      I2 => \mOutPtr_reg[1]_2\(0),
      I3 => \^block_coderepl810_pr_u0_ap_continue\,
      I4 => ap_done_reg,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__5_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_7\,
      Q => \^block_coderepl810_pr_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777878778887878"
    )
        port map (
      I0 => \^extld7_loc_channel_empty_n\,
      I1 => sort_U0_ap_ready,
      I2 => \^block_coderepl810_pr_u0_ap_continue\,
      I3 => ap_done_reg,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__0_n_7\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[1]_2\(0),
      I3 => \mOutPtr_reg[1]_1\(0),
      I4 => \^extld7_loc_channel_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__0_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 is
  port (
    extLd_loc_c19_full_n : out STD_LOGIC;
    extLd_loc_c19_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \num_nonzero_symbols_preg_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign5_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_num_nonzero_symbols_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_0;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 is
  signal \^extld_loc_c19_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c19_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_7\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__6_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
begin
  extLd_loc_c19_empty_n <= \^extld_loc_c19_empty_n\;
  extLd_loc_c19_full_n <= \^extld_loc_c19_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  shiftReg_ce <= \^shiftreg_ce\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_38
     port map (
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      E(0) => \^shiftreg_ce\,
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c19_full_n\,
      ap_clk => ap_clk,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => if_din(8 downto 0),
      \int_num_nonzero_symbols_reg[0]\ => \mOutPtr_reg_n_7_[0]\,
      \int_num_nonzero_symbols_reg[0]_0\ => \mOutPtr_reg_n_7_[1]\,
      \int_num_nonzero_symbols_reg[8]\(8 downto 0) => \int_num_nonzero_symbols_reg[8]\(8 downto 0),
      \int_num_nonzero_symbols_reg[8]_0\ => \^internal_empty_n_reg_0\,
      \num_nonzero_symbols_preg_reg[8]\(8 downto 0) => \num_nonzero_symbols_preg_reg[8]\(8 downto 0),
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n
    );
\int_num_nonzero_symbols[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      O => \^internal_empty_n_reg_0\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0A8A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^internal_empty_n_reg_0\,
      I2 => internal_empty_n_reg_1,
      I3 => \^extld_loc_c19_empty_n\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__3_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_7\,
      Q => \^extld_loc_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c19_full_n\,
      I4 => ap_rst_n,
      I5 => \internal_full_n_i_3__6_n_7\,
      O => \internal_full_n_i_1__3_n_7\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      I3 => \^extld_loc_c19_full_n\,
      I4 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I5 => CO(0),
      O => \internal_full_n_i_2__6_n_7\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => CO(0),
      I1 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I2 => \^extld_loc_c19_full_n\,
      I3 => Block_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^extld_loc_c19_empty_n\,
      O => \internal_full_n_i_3__6_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_7\,
      Q => \^extld_loc_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DFDFDFDF202020"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      I3 => \^extld_loc_c19_full_n\,
      I4 => \^shiftreg_ce\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__3_n_7\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEA7F7F80158080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \^shiftreg_ce\,
      I2 => \^extld_loc_c19_full_n\,
      I3 => \^internal_empty_n_reg_0\,
      I4 => \^extld_loc_c19_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__2_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 is
  port (
    extLd_loc_c20_full_n : out STD_LOGIC;
    extLd_loc_c20_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    compute_bit_length_U0_extLd_loc_read : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_1;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 is
  signal \^extld_loc_c20_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair303";
begin
  extLd_loc_c20_empty_n <= \^extld_loc_c20_empty_n\;
  extLd_loc_c20_full_n <= \^extld_loc_c20_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_37
     port map (
      D(8 downto 0) => D(8 downto 0),
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => \SRL_SIG_reg[0][8]\(8 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c20_full_n\,
      ap_clk => ap_clk,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      \zext_ln13_reg_540_reg[0]\ => \mOutPtr_reg_n_7_[0]\,
      \zext_ln13_reg_540_reg[0]_0\ => \mOutPtr_reg_n_7_[1]\
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => right_V_t_empty_n,
      I2 => left_V_t_empty_n,
      I3 => parent_V_t_empty_n,
      I4 => ap_done_reg,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => \^extld_loc_c20_empty_n\,
      I3 => compute_bit_length_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__4_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_7\,
      Q => \^extld_loc_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_7\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => compute_bit_length_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      O => \internal_full_n_i_2__8_n_7\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => compute_bit_length_U0_extLd_loc_read,
      I1 => \^extld_loc_c20_empty_n\,
      I2 => create_tree_U0_extLd_loc_read,
      I3 => \^extld_loc_c20_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_7\,
      Q => \^extld_loc_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => compute_bit_length_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__4_n_7\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => compute_bit_length_U0_extLd_loc_read,
      I4 => \^extld_loc_c20_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__3_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 is
  port (
    extLd_loc_c_full_n : out STD_LOGIC;
    extLd_loc_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    val_assign5_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_2;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 is
  signal \^extld_loc_c_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair304";
begin
  extLd_loc_c_empty_n <= \^extld_loc_c_empty_n\;
  extLd_loc_c_full_n <= \^extld_loc_c_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_36
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_7_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_7_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c_full_n\,
      \SRL_SIG_reg[1][8]_0\(8 downto 0) => \SRL_SIG_reg[1][8]\(8 downto 0),
      ap_clk => ap_clk,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      if_din(8 downto 0) => if_din(8 downto 0),
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^extld_loc_c_empty_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__2_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_7\,
      Q => \^extld_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_7\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \^extld_loc_c_empty_n\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c_full_n\,
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => CO(0),
      O => \internal_full_n_i_2__7_n_7\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => create_tree_U0_extLd_loc_read,
      I1 => \^extld_loc_c_empty_n\,
      I2 => CO(0),
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => \^extld_loc_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_7\,
      Q => \^extld_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777777778888888"
    )
        port map (
      I0 => \^extld_loc_c_empty_n\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c_full_n\,
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => CO(0),
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__2_n_7\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => shiftReg_ce,
      I2 => \^extld_loc_c_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \^extld_loc_c_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 is
  port (
    n_c_full_n : out STD_LOGIC;
    n_c_empty_n : out STD_LOGIC;
    Block_codeRepl810_pr_U0_n_read : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_3;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 is
  signal internal_empty_n_i_1_n_7 : STD_LOGIC;
  signal internal_full_n_i_1_n_7 : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__5_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^n_c_empty_n\ : STD_LOGIC;
  signal \^n_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair345";
begin
  n_c_empty_n <= \^n_c_empty_n\;
  n_c_full_n <= \^n_c_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_7_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_7_[1]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[1][0]_0\ => \^n_c_full_n\,
      \SRL_SIG_reg[1][8]_0\(8 downto 0) => \SRL_SIG_reg[1][8]\(8 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \in\(8 downto 0) => \in\(8 downto 0)
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => n_c18_full_n,
      I2 => ap_done_reg,
      I3 => Block_codeRepl810_pr_U0_ap_start,
      O => Block_codeRepl810_pr_U0_n_read
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0A8A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \SRL_SIG_reg[0][8]\,
      I2 => internal_empty_n_reg_2,
      I3 => \^n_c_empty_n\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => internal_empty_n_i_1_n_7
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_7,
      Q => \^n_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^n_c_full_n\,
      I4 => ap_rst_n,
      I5 => \internal_full_n_i_3__5_n_7\,
      O => internal_full_n_i_1_n_7
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => Block_codeRepl810_pr_U0_ap_start,
      I2 => ap_done_reg,
      I3 => n_c18_full_n,
      I4 => \^n_c_full_n\,
      I5 => Q(0),
      O => \internal_full_n_i_2__4_n_7\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^n_c_full_n\,
      I2 => \^n_c_empty_n\,
      I3 => n_c18_full_n,
      I4 => ap_done_reg,
      I5 => Block_codeRepl810_pr_U0_ap_start,
      O => \internal_full_n_i_3__5_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_7,
      Q => \^n_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DDDD222"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => \SRL_SIG_reg[0][8]\,
      I2 => \^n_c_full_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEA7F7F80158080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => Q(0),
      I2 => \^n_c_full_n\,
      I3 => \SRL_SIG_reg[0][8]\,
      I4 => \^n_c_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => n_c18_full_n,
      I2 => ap_done_reg,
      I3 => Block_codeRepl810_pr_U0_ap_start,
      O => internal_empty_n_reg_0
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_codeRepl810_pr_U0_ap_start,
      I3 => n_c18_full_n,
      O => internal_empty_n_reg_1
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d3_A is
  port (
    n_c18_full_n : out STD_LOGIC;
    n_c18_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_n_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d3_A : entity is "fifo_w9_d3_A";
end design_1_huffman_encoding_0_1_fifo_w9_d3_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d3_A is
  signal \internal_empty_n_i_1__6_n_7\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_7\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \^n_c18_empty_n\ : STD_LOGIC;
  signal \^n_c18_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair344";
begin
  n_c18_empty_n <= \^n_c18_empty_n\;
  n_c18_full_n <= \^n_c18_full_n\;
U_fifo_w9_d3_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg
     port map (
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \in\(8 downto 0) => \in\(8 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      n_c_empty_n => n_c_empty_n,
      \n_read_reg_162_reg[0]\ => \^n_c18_full_n\,
      \out\(8 downto 0) => \out\(8 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAA00AA00AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => \internal_empty_n_i_2__4_n_7\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => Loop_copy_sorted_pro_U0_n_read,
      I5 => \^n_c18_empty_n\,
      O => \internal_empty_n_i_1__6_n_7\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__4_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_7\,
      Q => \^n_c18_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF755F755F755"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__3_n_7\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^n_c18_full_n\,
      I4 => Loop_copy_sorted_pro_U0_n_read,
      I5 => \^n_c18_empty_n\,
      O => \internal_full_n_i_1__6_n_7\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__3_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_7\,
      Q => \^n_c18_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^n_c18_empty_n\,
      I1 => Loop_copy_sorted_pro_U0_n_read,
      I2 => \^n_c18_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^n_c18_full_n\,
      I3 => Loop_copy_sorted_pro_U0_n_read,
      I4 => \^n_c18_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => Loop_copy_sorted_pro_U0_n_read,
      I4 => \^n_c18_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d5_A is
  port (
    val_assign5_loc_c_empty_n : out STD_LOGIC;
    val_assign5_loc_c_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    canonize_tree_U0_val_assign5_loc_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    extLd_loc_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d5_A : entity is "fifo_w9_d5_A";
end design_1_huffman_encoding_0_1_fifo_w9_d5_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d5_A is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_7\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_7\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^val_assign5_loc_c_empty_n\ : STD_LOGIC;
  signal \^val_assign5_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair591";
begin
  val_assign5_loc_c_empty_n <= \^val_assign5_loc_c_empty_n\;
  val_assign5_loc_c_full_n <= \^val_assign5_loc_c_full_n\;
U_fifo_w9_d5_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      \in\(8 downto 0) => \in\(8 downto 0),
      \out\(8 downto 0) => \out\(8 downto 0),
      \val_assign5_loc_read_reg_244_reg[0]\ => \^val_assign5_loc_c_full_n\,
      \val_assign5_loc_read_reg_244_reg[0]_0\(3 downto 0) => mOutPtr_reg(3 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^val_assign5_loc_c_full_n\,
      I2 => shiftReg_ce,
      I3 => \^val_assign5_loc_c_empty_n\,
      I4 => canonize_tree_U0_val_assign5_loc_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_7\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_7\,
      Q => \^val_assign5_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => canonize_tree_U0_val_assign5_loc_read,
      I3 => \^val_assign5_loc_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => \^val_assign5_loc_c_full_n\,
      O => \internal_full_n_i_1__1_n_7\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_7\,
      Q => \^val_assign5_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_7\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => canonize_tree_U0_val_assign5_loc_read,
      I2 => \^val_assign5_loc_c_empty_n\,
      I3 => shiftReg_ce,
      I4 => \^val_assign5_loc_c_full_n\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F808080"
    )
        port map (
      I0 => CO(0),
      I1 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I2 => \^val_assign5_loc_c_full_n\,
      I3 => canonize_tree_U0_val_assign5_loc_read,
      I4 => \^val_assign5_loc_c_empty_n\,
      O => \mOutPtr[3]_i_1_n_7\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_7\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => canonize_tree_U0_val_assign5_loc_read,
      I1 => \^val_assign5_loc_c_empty_n\,
      I2 => CO(0),
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => \^val_assign5_loc_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[0]_i_1__1_n_7\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[1]_i_1__4_n_7\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[3]_i_2_n_7\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore : entity is "huffman_encoding_ncg_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore is
begin
huffman_encoding_ncg_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg_0(1 downto 0) => ram_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12 : entity is "huffman_encoding_ncg_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12 is
begin
huffman_encoding_ncg_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_13
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg_0 => ram_reg,
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32 : entity is "huffman_encoding_ncg_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32 is
begin
huffman_encoding_ncg_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_33
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      E(0) => E(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore : entity is "huffman_encoding_ocq_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore is
begin
huffman_encoding_ocq_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0),
      ram_reg_0 => ram_reg,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34 is
  port (
    in_frequency_V_load_reg_6952 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34 : entity is "huffman_encoding_ocq_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34 is
begin
huffman_encoding_ocq_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_ram_35
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      E(0) => E(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      ram_reg_0(31 downto 0) => ram_reg(31 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_right_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_21
     port map (
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    create_tree_U0_right_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20 : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20 is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22 : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22 is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_25
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_3(0) => ram_reg_2(0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23 : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23 is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_24
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_3(0) => ram_reg_2(0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_left_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28 : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28 is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_31
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    create_tree_U0_left_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29 : entity is "huffman_encoding_sc4_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29 is
begin
huffman_encoding_sc4_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_ram_30
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    codeword_length_hist_1_reg_3780 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore : entity is "huffman_encoding_vdy_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore is
begin
huffman_encoding_vdy_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      ap_clk => ap_clk,
      codeword_length_hist_1_reg_3780 => codeword_length_hist_1_reg_3780,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26 : entity is "huffman_encoding_vdy_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26 is
begin
huffman_encoding_vdy_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_ram_27
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    \t_V_5_reg_151_reg[0]\ : in STD_LOGIC;
    truncated_length_his_t_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prev_tptr : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore : entity is "huffman_encoding_wdI_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore is
begin
huffman_encoding_wdI_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_11
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      DIBDI(8 downto 0) => DIBDI(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      \p_066_0_i_i_reg_127_reg[0]\(0) => \p_066_0_i_i_reg_127_reg[0]\(0),
      prev_tptr => prev_tptr,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10(0) => ram_reg_9(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(5 downto 0) => ram_reg_4(5 downto 0),
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(0) => ram_reg_7(0),
      ram_reg_9 => ram_reg_8,
      \t_V_5_reg_151_reg[0]\ => \t_V_5_reg_151_reg[0]\,
      \t_V_5_reg_151_reg[0]_0\(0) => \t_V_5_reg_151_reg[0]_0\(0),
      \t_V_5_reg_151_reg[0]_1\(7 downto 0) => \t_V_5_reg_151_reg[0]_1\(7 downto 0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0),
      truncated_length_his_t_q0(0) => truncated_length_his_t_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_197_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC;
    \icmp_ln879_reg_272_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_10 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_iptr : in STD_LOGIC;
    reg_2061 : in STD_LOGIC;
    \reg_212_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_5_reg_151_reg[1]_0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[4]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[6]\ : in STD_LOGIC;
    icmp_ln879_reg_272 : in STD_LOGIC;
    prev_tptr : in STD_LOGIC;
    \t_V_5_reg_151_reg[7]\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10 : entity is "huffman_encoding_wdI_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10 is
begin
huffman_encoding_wdI_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      D(8 downto 0) => D(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(7 downto 0) => ram_reg(7 downto 0),
      E(0) => E(0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]\(1 downto 0),
      ap_clk => ap_clk,
      grp_fu_197_p2 => grp_fu_197_p2,
      icmp_ln879_reg_272 => icmp_ln879_reg_272,
      \icmp_ln879_reg_272_reg[0]\(0) => \icmp_ln879_reg_272_reg[0]\(0),
      \p_066_0_i_i_reg_127_reg[8]\(7 downto 0) => \p_066_0_i_i_reg_127_reg[8]\(7 downto 0),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1 => ram_reg_2,
      ram_reg_10 => ram_reg_10,
      ram_reg_11(0) => ram_reg_11(0),
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3 => ram_reg_3,
      ram_reg_4(5 downto 0) => ram_reg_4(5 downto 0),
      ram_reg_5(8 downto 0) => ram_reg_5(8 downto 0),
      ram_reg_6(0) => ram_reg_6(0),
      ram_reg_7(0) => ram_reg_7(0),
      ram_reg_8 => ram_reg_8,
      ram_reg_9 => ram_reg_9,
      reg_2061 => reg_2061,
      \reg_212_reg[0]\(1 downto 0) => \reg_212_reg[0]\(1 downto 0),
      \reg_212_reg[8]\(8 downto 0) => DOBDO(8 downto 0),
      \t_V_5_reg_151_reg[1]\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[1]_0\ => \t_V_5_reg_151_reg[1]_0\,
      \t_V_5_reg_151_reg[4]\ => \t_V_5_reg_151_reg[4]\,
      \t_V_5_reg_151_reg[6]\ => \t_V_5_reg_151_reg[6]\,
      \t_V_5_reg_151_reg[7]\ => \t_V_5_reg_151_reg[7]\,
      \t_V_5_reg_151_reg[8]\(7 downto 0) => \t_V_5_reg_151_reg[8]\(7 downto 0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln883_fu_265_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    length_V_reg_4020 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore : entity is "huffman_encoding_yd2_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore is
begin
huffman_encoding_yd2_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      D(3 downto 0) => D(3 downto 0),
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      icmp_ln883_fu_265_p2 => icmp_ln883_fu_265_p2,
      length_V_reg_4020 => length_V_reg_4020,
      ram_reg_0 => ram_reg,
      ram_reg_1(1 downto 0) => ram_reg_0(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_regslice_both is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TREADY_int : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    icmp_ln13_fu_147_p2 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TREADY : out STD_LOGIC;
    start_for_Block_codeRepl810_pr_U0_full_n : in STD_LOGIC;
    \i_0_i_reg_127_reg[0]\ : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg : in STD_LOGIC;
    \ram_reg_i_8__5\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_regslice_both : entity is "regslice_both";
end design_1_huffman_encoding_0_1_regslice_both;

architecture STRUCTURE of design_1_huffman_encoding_0_1_regslice_both is
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_50 : STD_LOGIC;
  signal ibuf_inst_n_51 : STD_LOGIC;
  signal \^icmp_ln13_fu_147_p2\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_54 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
  icmp_ln13_fu_147_p2 <= \^icmp_ln13_fu_147_p2\;
ibuf_inst: entity work.design_1_huffman_encoding_0_1_ibuf
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_54,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln13_fu_147_p2 => \^icmp_ln13_fu_147_p2\,
      \ireg_reg[48]_0\(41) => ibuf_inst_n_10,
      \ireg_reg[48]_0\(40) => ibuf_inst_n_11,
      \ireg_reg[48]_0\(39) => ibuf_inst_n_12,
      \ireg_reg[48]_0\(38) => ibuf_inst_n_13,
      \ireg_reg[48]_0\(37) => ibuf_inst_n_14,
      \ireg_reg[48]_0\(36) => ibuf_inst_n_15,
      \ireg_reg[48]_0\(35) => ibuf_inst_n_16,
      \ireg_reg[48]_0\(34) => ibuf_inst_n_17,
      \ireg_reg[48]_0\(33) => ibuf_inst_n_18,
      \ireg_reg[48]_0\(32) => ibuf_inst_n_19,
      \ireg_reg[48]_0\(31) => ibuf_inst_n_20,
      \ireg_reg[48]_0\(30) => ibuf_inst_n_21,
      \ireg_reg[48]_0\(29) => ibuf_inst_n_22,
      \ireg_reg[48]_0\(28) => ibuf_inst_n_23,
      \ireg_reg[48]_0\(27) => ibuf_inst_n_24,
      \ireg_reg[48]_0\(26) => ibuf_inst_n_25,
      \ireg_reg[48]_0\(25) => ibuf_inst_n_26,
      \ireg_reg[48]_0\(24) => ibuf_inst_n_27,
      \ireg_reg[48]_0\(23) => ibuf_inst_n_28,
      \ireg_reg[48]_0\(22) => ibuf_inst_n_29,
      \ireg_reg[48]_0\(21) => ibuf_inst_n_30,
      \ireg_reg[48]_0\(20) => ibuf_inst_n_31,
      \ireg_reg[48]_0\(19) => ibuf_inst_n_32,
      \ireg_reg[48]_0\(18) => ibuf_inst_n_33,
      \ireg_reg[48]_0\(17) => ibuf_inst_n_34,
      \ireg_reg[48]_0\(16) => ibuf_inst_n_35,
      \ireg_reg[48]_0\(15) => ibuf_inst_n_36,
      \ireg_reg[48]_0\(14) => ibuf_inst_n_37,
      \ireg_reg[48]_0\(13) => ibuf_inst_n_38,
      \ireg_reg[48]_0\(12) => ibuf_inst_n_39,
      \ireg_reg[48]_0\(11) => ibuf_inst_n_40,
      \ireg_reg[48]_0\(10) => ibuf_inst_n_41,
      \ireg_reg[48]_0\(9) => ibuf_inst_n_42,
      \ireg_reg[48]_0\(8) => ibuf_inst_n_43,
      \ireg_reg[48]_0\(7) => ibuf_inst_n_44,
      \ireg_reg[48]_0\(6) => ibuf_inst_n_45,
      \ireg_reg[48]_0\(5) => ibuf_inst_n_46,
      \ireg_reg[48]_0\(4) => ibuf_inst_n_47,
      \ireg_reg[48]_0\(3) => ibuf_inst_n_48,
      \ireg_reg[48]_0\(2) => ibuf_inst_n_49,
      \ireg_reg[48]_0\(1) => ibuf_inst_n_50,
      \ireg_reg[48]_0\(0) => ibuf_inst_n_51,
      \ram_reg_i_8__5_0\(8 downto 0) => \ram_reg_i_8__5\(8 downto 0),
      symbol_histogram_TREADY => symbol_histogram_TREADY
    );
obuf_inst: entity work.design_1_huffman_encoding_0_1_obuf
     port map (
      D(41) => ibuf_inst_n_10,
      D(40) => ibuf_inst_n_11,
      D(39) => ibuf_inst_n_12,
      D(38) => ibuf_inst_n_13,
      D(37) => ibuf_inst_n_14,
      D(36) => ibuf_inst_n_15,
      D(35) => ibuf_inst_n_16,
      D(34) => ibuf_inst_n_17,
      D(33) => ibuf_inst_n_18,
      D(32) => ibuf_inst_n_19,
      D(31) => ibuf_inst_n_20,
      D(30) => ibuf_inst_n_21,
      D(29) => ibuf_inst_n_22,
      D(28) => ibuf_inst_n_23,
      D(27) => ibuf_inst_n_24,
      D(26) => ibuf_inst_n_25,
      D(25) => ibuf_inst_n_26,
      D(24) => ibuf_inst_n_27,
      D(23) => ibuf_inst_n_28,
      D(22) => ibuf_inst_n_29,
      D(21) => ibuf_inst_n_30,
      D(20) => ibuf_inst_n_31,
      D(19) => ibuf_inst_n_32,
      D(18) => ibuf_inst_n_33,
      D(17) => ibuf_inst_n_34,
      D(16) => ibuf_inst_n_35,
      D(15) => ibuf_inst_n_36,
      D(14) => ibuf_inst_n_37,
      D(13) => ibuf_inst_n_38,
      D(12) => ibuf_inst_n_39,
      D(11) => ibuf_inst_n_40,
      D(10) => ibuf_inst_n_41,
      D(9) => ibuf_inst_n_42,
      D(8) => ibuf_inst_n_43,
      D(7) => ibuf_inst_n_44,
      D(6) => ibuf_inst_n_45,
      D(5) => ibuf_inst_n_46,
      D(4) => ibuf_inst_n_47,
      D(3) => ibuf_inst_n_48,
      D(2) => ibuf_inst_n_49,
      D(1) => ibuf_inst_n_50,
      D(0) => ibuf_inst_n_51,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[1]\ => symbol_histogram_TREADY_int,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      filter_U0_ap_start => filter_U0_ap_start,
      \i_0_i_reg_127_reg[0]\ => \i_0_i_reg_127_reg[0]\,
      icmp_ln13_fu_147_p2 => \^icmp_ln13_fu_147_p2\,
      internal_full_n_reg(0) => internal_full_n_reg(0),
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[40]_0\(40 downto 0) => \odata_reg[40]\(40 downto 0),
      \odata_reg[48]_0\(0) => ireg01_out,
      \odata_reg[48]_1\(0) => obuf_inst_n_54,
      start_for_Block_codeRepl810_pr_U0_full_n => start_for_Block_codeRepl810_pr_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ is
  port (
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID_int : out STD_LOGIC;
    \icmp_ln883_reg_410_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    ap_sync_done : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \odata_reg[10]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    \odata_reg[10]_0\ : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    ret_V_reg_430 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ireg[26]_i_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ireg_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_n_reg_0 : in STD_LOGIC;
    icmp_ln17_reg_359_pp0_iter1_reg : in STD_LOGIC;
    \ram_reg_0_15_0_0__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ is
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \count_reg_n_7_[0]\ : STD_LOGIC;
  signal \count_reg_n_7_[1]\ : STD_LOGIC;
  signal encoding_TDATA_int : STD_LOGIC_VECTOR ( 26 downto 5 );
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal obuf_inst_n_15 : STD_LOGIC;
  signal obuf_inst_n_16 : STD_LOGIC;
  signal obuf_inst_n_17 : STD_LOGIC;
  signal obuf_inst_n_18 : STD_LOGIC;
  signal obuf_inst_n_19 : STD_LOGIC;
  signal obuf_inst_n_20 : STD_LOGIC;
  signal obuf_inst_n_21 : STD_LOGIC;
  signal obuf_inst_n_22 : STD_LOGIC;
  signal obuf_inst_n_23 : STD_LOGIC;
  signal obuf_inst_n_24 : STD_LOGIC;
  signal obuf_inst_n_25 : STD_LOGIC;
  signal obuf_inst_n_26 : STD_LOGIC;
  signal obuf_inst_n_27 : STD_LOGIC;
  signal obuf_inst_n_28 : STD_LOGIC;
  signal obuf_inst_n_29 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal obuf_inst_n_8 : STD_LOGIC;
  signal \^odata_reg[32]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count[0]_i_2__0\ : label is "soft_lutpair155";
begin
  \ap_CS_fsm_reg[8]\ <= \^ap_cs_fsm_reg[8]\;
  \odata_reg[32]\(27 downto 0) <= \^odata_reg[32]\(27 downto 0);
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]\,
      I1 => symbol_bits_V_t_empty_n,
      I2 => truncated_length_his_1_t_empty_n,
      I3 => ap_done_reg_0,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(6),
      I1 => \count_reg_n_7_[0]\,
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      O => \^ap_cs_fsm_reg[8]\
    );
\ap_done_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A80000A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_cs_fsm_reg[8]\,
      I2 => ap_done_reg_0,
      I3 => extLd_loc_c19_empty_n,
      I4 => ap_done_reg,
      I5 => Block_proc_U0_ap_start,
      O => ap_rst_n_1
    );
\ap_done_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002020000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_cs_fsm_reg[8]\,
      I2 => ap_done_reg_0,
      I3 => extLd_loc_c19_empty_n,
      I4 => ap_done_reg,
      I5 => Block_proc_U0_ap_start,
      O => ap_rst_n_2
    );
\count[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F55FFFF"
    )
        port map (
      I0 => symbol_bits_V_t_empty_n,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[0]\,
      I4 => Q(6),
      O => empty_n_reg
    );
\count[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080800000000"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => Q(6),
      I2 => \count_reg_n_7_[0]\,
      I3 => encoding_TREADY,
      I4 => \count_reg_n_7_[1]\,
      I5 => truncated_length_his_1_t_empty_n,
      O => full_n
    );
\count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEAEAEAAAAAAAA"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => Q(6),
      I2 => \count_reg_n_7_[0]\,
      I3 => encoding_TREADY,
      I4 => \count_reg_n_7_[1]\,
      I5 => truncated_length_his_1_t_empty_n,
      O => \ap_CS_fsm_reg[8]_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_17,
      Q => \count_reg_n_7_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_7_[1]\,
      R => SS(0)
    );
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized2\
     port map (
      D(3 downto 0) => D(4 downto 1),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      Q(5 downto 0) => Q(6 downto 1),
      SR(0) => obuf_inst_n_29,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[8]\ => \count_reg_n_7_[1]\,
      \ap_CS_fsm_reg[8]_0\ => \count_reg_n_7_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg(0) => ap_enable_reg_pp1_iter0_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => ap_rst_n_0(0),
      count(0) => count(1),
      \count_reg[1]\ => ibuf_inst_n_17,
      encoding_TREADY => encoding_TREADY,
      icmp_ln17_reg_359_pp0_iter1_reg => icmp_ln17_reg_359_pp0_iter1_reg,
      \icmp_ln25_reg_388_reg[0]\(27) => ibuf_inst_n_21,
      \icmp_ln25_reg_388_reg[0]\(26) => ibuf_inst_n_22,
      \icmp_ln25_reg_388_reg[0]\(25) => ibuf_inst_n_23,
      \icmp_ln25_reg_388_reg[0]\(24) => ibuf_inst_n_24,
      \icmp_ln25_reg_388_reg[0]\(23) => ibuf_inst_n_25,
      \icmp_ln25_reg_388_reg[0]\(22) => ibuf_inst_n_26,
      \icmp_ln25_reg_388_reg[0]\(21) => ibuf_inst_n_27,
      \icmp_ln25_reg_388_reg[0]\(20) => ibuf_inst_n_28,
      \icmp_ln25_reg_388_reg[0]\(19) => ibuf_inst_n_29,
      \icmp_ln25_reg_388_reg[0]\(18) => ibuf_inst_n_30,
      \icmp_ln25_reg_388_reg[0]\(17) => ibuf_inst_n_31,
      \icmp_ln25_reg_388_reg[0]\(16) => ibuf_inst_n_32,
      \icmp_ln25_reg_388_reg[0]\(15) => ibuf_inst_n_33,
      \icmp_ln25_reg_388_reg[0]\(14) => ibuf_inst_n_34,
      \icmp_ln25_reg_388_reg[0]\(13) => ibuf_inst_n_35,
      \icmp_ln25_reg_388_reg[0]\(12) => ibuf_inst_n_36,
      \icmp_ln25_reg_388_reg[0]\(11) => ibuf_inst_n_37,
      \icmp_ln25_reg_388_reg[0]\(10) => ibuf_inst_n_38,
      \icmp_ln25_reg_388_reg[0]\(9) => ibuf_inst_n_39,
      \icmp_ln25_reg_388_reg[0]\(8) => ibuf_inst_n_40,
      \icmp_ln25_reg_388_reg[0]\(7) => ibuf_inst_n_41,
      \icmp_ln25_reg_388_reg[0]\(6) => ibuf_inst_n_42,
      \icmp_ln25_reg_388_reg[0]\(5) => ibuf_inst_n_43,
      \icmp_ln25_reg_388_reg[0]\(4) => ibuf_inst_n_44,
      \icmp_ln25_reg_388_reg[0]\(3) => ibuf_inst_n_45,
      \icmp_ln25_reg_388_reg[0]\(2) => ibuf_inst_n_46,
      \icmp_ln25_reg_388_reg[0]\(1) => ibuf_inst_n_47,
      \icmp_ln25_reg_388_reg[0]\(0) => ibuf_inst_n_48,
      \icmp_ln883_reg_410_reg[0]\(0) => \icmp_ln883_reg_410_reg[0]\(0),
      \ireg_reg[0]_0\(0) => \^odata_reg[32]\(27),
      \ireg_reg[10]_0\ => obuf_inst_n_28,
      \ireg_reg[11]_0\ => obuf_inst_n_27,
      \ireg_reg[12]_0\ => obuf_inst_n_25,
      \ireg_reg[13]_0\ => obuf_inst_n_26,
      \ireg_reg[14]_0\ => obuf_inst_n_17,
      \ireg_reg[15]_0\ => obuf_inst_n_18,
      \ireg_reg[16]_0\ => obuf_inst_n_19,
      \ireg_reg[17]_0\ => obuf_inst_n_20,
      \ireg_reg[18]_0\ => obuf_inst_n_21,
      \ireg_reg[19]_0\ => obuf_inst_n_22,
      \ireg_reg[20]_0\ => obuf_inst_n_23,
      \ireg_reg[21]_0\ => obuf_inst_n_24,
      \ireg_reg[22]_0\ => obuf_inst_n_16,
      \ireg_reg[23]_0\ => obuf_inst_n_8,
      \ireg_reg[24]_0\ => obuf_inst_n_7,
      \ireg_reg[25]_0\ => obuf_inst_n_15,
      \ireg_reg[26]_0\(5) => encoding_TDATA_int(26),
      \ireg_reg[26]_0\(4 downto 0) => encoding_TDATA_int(9 downto 5),
      \ireg_reg[32]_0\(0) => p_0_in,
      \ireg_reg[32]_1\(0) => encoding_TVALID_int,
      \odata_reg[10]\ => \odata_reg[10]\,
      \odata_reg[10]_0\ => \odata_reg[10]_0\,
      \q0_reg[0]\ => \q0_reg[0]\,
      \ram_reg_0_15_0_0__0\(0) => \ram_reg_0_15_0_0__0\(0)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EE00"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[8]\,
      I1 => ap_done_reg_0,
      I2 => extLd_loc_c19_empty_n,
      I3 => ap_done_reg,
      I4 => Block_proc_U0_ap_start,
      O => ap_sync_done
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized2\
     port map (
      D(27) => ibuf_inst_n_21,
      D(26) => ibuf_inst_n_22,
      D(25) => ibuf_inst_n_23,
      D(24) => ibuf_inst_n_24,
      D(23) => ibuf_inst_n_25,
      D(22) => ibuf_inst_n_26,
      D(21) => ibuf_inst_n_27,
      D(20) => ibuf_inst_n_28,
      D(19) => ibuf_inst_n_29,
      D(18) => ibuf_inst_n_30,
      D(17) => ibuf_inst_n_31,
      D(16) => ibuf_inst_n_32,
      D(15) => ibuf_inst_n_33,
      D(14) => ibuf_inst_n_34,
      D(13) => ibuf_inst_n_35,
      D(12) => ibuf_inst_n_36,
      D(11) => ibuf_inst_n_37,
      D(10) => ibuf_inst_n_38,
      D(9) => ibuf_inst_n_39,
      D(8) => ibuf_inst_n_40,
      D(7) => ibuf_inst_n_41,
      D(6) => ibuf_inst_n_42,
      D(5) => ibuf_inst_n_43,
      D(4) => ibuf_inst_n_44,
      D(3) => ibuf_inst_n_45,
      D(2) => ibuf_inst_n_46,
      D(1) => ibuf_inst_n_47,
      D(0) => ibuf_inst_n_48,
      Q(27 downto 0) => \^odata_reg[32]\(27 downto 0),
      SR(0) => obuf_inst_n_29,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      \ireg[26]_i_3_0\(26 downto 0) => \ireg[26]_i_3\(26 downto 0),
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[5]\(1 downto 0) => \ireg_reg[5]\(1 downto 0),
      \ireg_reg[9]\ => \odata_reg[10]_0\,
      \ireg_reg[9]_0\ => \odata_reg[10]\,
      ret_V_reg_430(5 downto 0) => ret_V_reg_430(5 downto 0),
      \ret_V_reg_430_reg[5]\ => obuf_inst_n_7,
      \ret_V_reg_430_reg[5]_0\ => obuf_inst_n_8,
      \ret_V_reg_430_reg[5]_1\(5) => encoding_TDATA_int(26),
      \ret_V_reg_430_reg[5]_1\(4 downto 0) => encoding_TDATA_int(9 downto 5),
      \ret_V_reg_430_reg[5]_10\ => obuf_inst_n_23,
      \ret_V_reg_430_reg[5]_11\ => obuf_inst_n_24,
      \ret_V_reg_430_reg[5]_12\ => obuf_inst_n_25,
      \ret_V_reg_430_reg[5]_13\ => obuf_inst_n_26,
      \ret_V_reg_430_reg[5]_14\ => obuf_inst_n_27,
      \ret_V_reg_430_reg[5]_15\ => obuf_inst_n_28,
      \ret_V_reg_430_reg[5]_2\ => obuf_inst_n_15,
      \ret_V_reg_430_reg[5]_3\ => obuf_inst_n_16,
      \ret_V_reg_430_reg[5]_4\ => obuf_inst_n_17,
      \ret_V_reg_430_reg[5]_5\ => obuf_inst_n_18,
      \ret_V_reg_430_reg[5]_6\ => obuf_inst_n_19,
      \ret_V_reg_430_reg[5]_7\ => obuf_inst_n_20,
      \ret_V_reg_430_reg[5]_8\ => obuf_inst_n_21,
      \ret_V_reg_430_reg[5]_9\ => obuf_inst_n_22
    );
\tptr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFA2220000"
    )
        port map (
      I0 => Q(6),
      I1 => \count_reg_n_7_[0]\,
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => symbol_bits_V_t_empty_n,
      I5 => \tptr_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[8]_2\
    );
\tptr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFA2220000"
    )
        port map (
      I0 => Q(6),
      I1 => \count_reg_n_7_[0]\,
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => truncated_length_his_1_t_empty_n,
      I5 => \tptr_reg[0]\(0),
      O => \ap_CS_fsm_reg[8]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_current_digifYi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    current_digit_V_we0 : out STD_LOGIC;
    icmp_ln879_2_fu_6847_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter4 : in STD_LOGIC;
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    icmp_ln67_reg_7055 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln879_2_reg_7092_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln879_2_reg_7092_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln879_2_reg_7092_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_current_digifYi : entity is "sort_current_digifYi";
end design_1_huffman_encoding_0_1_sort_current_digifYi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_current_digifYi is
begin
sort_current_digifYi_ram_U: entity work.design_1_huffman_encoding_0_1_sort_current_digifYi_ram
     port map (
      D(2 downto 0) => D(2 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter4 => ap_enable_reg_pp2_iter4,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      current_digit_V_we0 => current_digit_V_we0,
      icmp_ln67_reg_7055 => icmp_ln67_reg_7055,
      icmp_ln879_2_fu_6847_p2 => icmp_ln879_2_fu_6847_p2,
      \icmp_ln879_2_reg_7092_reg[0]\(0) => \icmp_ln879_2_reg_7092_reg[0]\(0),
      \icmp_ln879_2_reg_7092_reg[0]_0\ => \icmp_ln879_2_reg_7092_reg[0]_0\,
      \icmp_ln879_2_reg_7092_reg[0]_1\(0) => \icmp_ln879_2_reg_7092_reg[0]_1\(0),
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    previous_sorting_fre_ce0 : in STD_LOGIC;
    previous_sorting_fre_3_reg_71080 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb : entity is "sort_previous_sorbkb";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb is
begin
sort_previous_sorbkb_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_18
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      previous_sorting_fre_3_reg_71080 => previous_sorting_fre_3_reg_71080,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1 => ram_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_17 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_ce0 : in STD_LOGIC;
    sorting_frequency_V_2_reg_70030 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_17 : entity is "sort_previous_sorbkb";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_17;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_17 is
begin
sort_previous_sorbkb_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      sorting_frequency_V_2_reg_70030 => sorting_frequency_V_2_reg_70030,
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud is
  port (
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    previous_sorting_fre_ce0 : out STD_LOGIC;
    previous_sorting_fre_3_reg_71080 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorting_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_2_reg_7003 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    icmp_ln40_reg_6977_pp2_iter1_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    in_frequency_V_load_reg_6952 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud : entity is "sort_previous_sorcud";
end design_1_huffman_encoding_0_1_sort_previous_sorcud;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud is
begin
sort_previous_sorcud_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_19
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEBWE(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      icmp_ln40_reg_6977_pp2_iter1_reg => icmp_ln40_reg_6977_pp2_iter1_reg,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      previous_sorting_fre_3_reg_71080 => previous_sorting_fre_3_reg_71080,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sorting_frequency_V_2_reg_7003(31 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 0),
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_16 is
  port (
    sorting_frequency_V_2_reg_7003 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorting_frequency_V_ce0 : out STD_LOGIC;
    sorting_frequency_V_2_reg_70030 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \digit_location_0_V_reg_4905_reg[0]\ : out STD_LOGIC;
    sort_U0_out_value_V_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_enable_reg_pp4_iter3_reg : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_0\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_1\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_2\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_3\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_4\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_5\ : out STD_LOGIC;
    \zext_ln29_reg_6961_reg[5]_6\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln23_reg_6922_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    icmp_ln40_reg_6977 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln879_2_reg_7092 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_array_reg[0][0]\ : in STD_LOGIC;
    \dout_array_reg[0][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_array_reg[0][1]\ : in STD_LOGIC;
    \dout_array_reg[0][2]\ : in STD_LOGIC;
    \dout_array_reg[0][3]\ : in STD_LOGIC;
    \dout_array_reg[0][4]\ : in STD_LOGIC;
    \dout_array_reg[0][5]\ : in STD_LOGIC;
    \dout_array_reg[0][6]\ : in STD_LOGIC;
    \dout_array_reg[0][7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_16 : entity is "sort_previous_sorcud";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_16;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_16 is
begin
sort_previous_sorcud_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      WEBWE(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp4_iter3_reg => ap_enable_reg_pp4_iter3_reg,
      \digit_location_0_V_reg_4905_reg[0]\ => \digit_location_0_V_reg_4905_reg[0]\,
      \dout_array_reg[0][0]\ => \dout_array_reg[0][0]\,
      \dout_array_reg[0][1]\ => \dout_array_reg[0][1]\,
      \dout_array_reg[0][2]\ => \dout_array_reg[0][2]\,
      \dout_array_reg[0][3]\ => \dout_array_reg[0][3]\,
      \dout_array_reg[0][4]\ => \dout_array_reg[0][4]\,
      \dout_array_reg[0][5]\ => \dout_array_reg[0][5]\,
      \dout_array_reg[0][6]\ => \dout_array_reg[0][6]\,
      \dout_array_reg[0][7]\(0) => \dout_array_reg[0][7]\(0),
      \dout_array_reg[0][7]_0\ => \dout_array_reg[0][7]_0\,
      icmp_ln23_reg_6922_pp0_iter1_reg => icmp_ln23_reg_6922_pp0_iter1_reg,
      icmp_ln40_reg_6977 => icmp_ln40_reg_6977,
      icmp_ln879_2_reg_7092 => icmp_ln879_2_reg_7092,
      p_0_in(0) => p_0_in(0),
      ram_reg_0 => ram_reg,
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      sort_U0_out_value_V_address0(6 downto 0) => sort_U0_out_value_V_address0(6 downto 0),
      sorting_frequency_V_2_reg_7003(31 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 0),
      sorting_frequency_V_2_reg_70030 => sorting_frequency_V_2_reg_70030,
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0,
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      \zext_ln29_reg_6961_reg[5]\ => \zext_ln29_reg_6961_reg[5]\,
      \zext_ln29_reg_6961_reg[5]_0\ => \zext_ln29_reg_6961_reg[5]_0\,
      \zext_ln29_reg_6961_reg[5]_1\ => \zext_ln29_reg_6961_reg[5]_1\,
      \zext_ln29_reg_6961_reg[5]_2\ => \zext_ln29_reg_6961_reg[5]_2\,
      \zext_ln29_reg_6961_reg[5]_3\ => \zext_ln29_reg_6961_reg[5]_3\,
      \zext_ln29_reg_6961_reg[5]_4\ => \zext_ln29_reg_6961_reg[5]_4\,
      \zext_ln29_reg_6961_reg[5]_5\ => \zext_ln29_reg_6961_reg[5]_5\,
      \zext_ln29_reg_6961_reg[5]_6\ => \zext_ln29_reg_6961_reg[5]_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_length is
  port (
    ap_done_reg : out STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : out STD_LOGIC;
    compute_bit_length_U0_extLd_loc_read : out STD_LOGIC;
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    compute_bit_length_U0_right_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    full_n : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln26_reg_566_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln26_reg_566_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln26_reg_566_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln26_reg_566_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln26_reg_566_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \op_assign_reg_257_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_reg_560_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_V_addr_reg_832_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \i_reg_560_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    extLd_loc_c20_empty_n : in STD_LOGIC;
    compute_bit_length_U0_ap_continue : in STD_LOGIC;
    truncate_tree_U0_ap_ready : in STD_LOGIC;
    truncate_tree_U0_ap_start : in STD_LOGIC;
    \iptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iptr : in STD_LOGIC;
    iptr_0 : in STD_LOGIC;
    iptr_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \left_curr_V_reg_607_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \left_next_V_reg_612_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \right_curr_V_reg_617_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \right_next_V_reg_622_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \parent_next_V_reg_601_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_384_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_length : entity is "compute_bit_length";
end design_1_huffman_encoding_0_1_compute_bit_length;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_length is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln23_fu_411_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln23_reg_555 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \add_ln23_reg_555[2]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln23_reg_555[7]_i_2_n_7\ : STD_LOGIC;
  signal add_ln26_fu_421_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \add_ln26_reg_566[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_566[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_566[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_566[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln26_reg_566[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln61_fu_495_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal add_ln61_reg_685 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln61_reg_6850 : STD_LOGIC;
  signal \add_ln61_reg_685[0]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[3]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[4]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[4]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[5]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[5]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[6]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[6]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[7]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln61_reg_685[7]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__4_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_2_n_7 : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_7 : STD_LOGIC;
  signal ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371 : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1]\ : STD_LOGIC;
  signal child_depth_V_U_n_13 : STD_LOGIC;
  signal child_depth_V_U_n_14 : STD_LOGIC;
  signal child_depth_V_U_n_15 : STD_LOGIC;
  signal child_depth_V_U_n_16 : STD_LOGIC;
  signal child_depth_V_U_n_17 : STD_LOGIC;
  signal child_depth_V_U_n_18 : STD_LOGIC;
  signal child_depth_V_U_n_19 : STD_LOGIC;
  signal child_depth_V_U_n_20 : STD_LOGIC;
  signal child_depth_V_U_n_21 : STD_LOGIC;
  signal child_depth_V_U_n_22 : STD_LOGIC;
  signal child_depth_V_U_n_23 : STD_LOGIC;
  signal child_depth_V_U_n_24 : STD_LOGIC;
  signal child_depth_V_q1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_curr_V_1_fu_523_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_curr_V_1_reg_710 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_curr_V_1_reg_7100 : STD_LOGIC;
  signal child_depth_next_V_reg_642 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^compute_bit_length_u0_extld_loc_read\ : STD_LOGIC;
  signal compute_bit_length_U0_right_V_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal count_V_reg_690 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count_V_reg_6900 : STD_LOGIC;
  signal \i_0_i_i_reg_282[6]_i_3_n_7\ : STD_LOGIC;
  signal i_0_i_i_reg_282_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_0_i_i_reg_282_reg__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal i_5_fu_399_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_6_fu_529_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_6_reg_725 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_6_reg_725[12]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[12]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[12]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[12]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[16]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[16]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[16]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[16]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[20]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[20]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[20]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[20]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[24]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[24]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[24]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[24]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[28]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[28]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[28]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[28]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[31]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[31]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[31]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[4]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[4]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[4]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[4]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[8]_i_2_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[8]_i_3_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[8]_i_4_n_7\ : STD_LOGIC;
  signal \i_6_reg_725[8]_i_5_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i_6_reg_725_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_6_reg_725_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_6_reg_725_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_6_reg_725_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_fu_416_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_reg_560[2]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[5]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[6]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[9]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_560[9]_i_2_n_7\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[0]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[1]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[2]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[3]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[4]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[5]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[6]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[7]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[8]\ : STD_LOGIC;
  signal \i_reg_560_reg_n_7_[9]\ : STD_LOGIC;
  signal icmp_ln879_fu_489_p2 : STD_LOGIC;
  signal icmp_ln879_reg_680 : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_10_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_12_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_13_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_14_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_15_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_16_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_17_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_18_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_19_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_20_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_21_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_22_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_23_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_24_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_25_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_26_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_27_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680[0]_i_9_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_6_n_10\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_6_n_8\ : STD_LOGIC;
  signal \icmp_ln879_reg_680_reg[0]_i_6_n_9\ : STD_LOGIC;
  signal icmp_ln883_1_fu_474_p2 : STD_LOGIC;
  signal \icmp_ln883_1_reg_666[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln883_1_reg_666[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln883_1_reg_666[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln883_1_reg_666[0]_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln883_1_reg_666_reg_n_7_[0]\ : STD_LOGIC;
  signal icmp_ln883_fu_468_p2 : STD_LOGIC;
  signal icmp_ln883_reg_662 : STD_LOGIC;
  signal \icmp_ln883_reg_662[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln883_reg_662[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln883_reg_662[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln883_reg_662[0]_i_5_n_7\ : STD_LOGIC;
  signal internal_length_hist_2_reg_6750 : STD_LOGIC;
  signal internal_length_hist_U_n_10 : STD_LOGIC;
  signal internal_length_hist_U_n_11 : STD_LOGIC;
  signal internal_length_hist_U_n_21 : STD_LOGIC;
  signal internal_length_hist_U_n_22 : STD_LOGIC;
  signal internal_length_hist_U_n_23 : STD_LOGIC;
  signal internal_length_hist_U_n_24 : STD_LOGIC;
  signal internal_length_hist_U_n_25 : STD_LOGIC;
  signal internal_length_hist_U_n_26 : STD_LOGIC;
  signal internal_length_hist_U_n_27 : STD_LOGIC;
  signal internal_length_hist_U_n_28 : STD_LOGIC;
  signal internal_length_hist_U_n_29 : STD_LOGIC;
  signal internal_length_hist_U_n_30 : STD_LOGIC;
  signal internal_length_hist_U_n_31 : STD_LOGIC;
  signal internal_length_hist_U_n_32 : STD_LOGIC;
  signal internal_length_hist_U_n_33 : STD_LOGIC;
  signal internal_length_hist_U_n_8 : STD_LOGIC;
  signal internal_length_hist_U_n_9 : STD_LOGIC;
  signal left_curr_V_1_reg_321 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \left_curr_V_1_reg_321[0]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[1]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[2]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[3]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[4]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[5]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[6]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[7]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_321[8]_i_1_n_7\ : STD_LOGIC;
  signal left_curr_V_reg_607 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_next_V_1_reg_715 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_next_V_reg_612 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal length_V_reg_656 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \length_V_reg_656[2]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[0]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[10]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[11]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[12]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[13]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[14]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[15]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[16]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[17]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[18]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[19]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[1]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[20]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[21]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[22]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[23]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[24]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[25]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[26]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[27]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[28]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[29]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[2]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[30]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[31]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[31]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[3]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[4]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[5]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[6]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[7]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[8]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361[9]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[0]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[10]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[11]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[12]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[13]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[14]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[15]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[16]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[17]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[18]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[19]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[1]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[20]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[21]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[22]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[23]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[24]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[25]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[26]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[27]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[28]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[29]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[2]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[30]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[31]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[3]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[4]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[5]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[6]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[7]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[8]\ : STD_LOGIC;
  signal \op2_assign_reg_361_reg_n_7_[9]\ : STD_LOGIC;
  signal p_0104_0_i_i_reg_303 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0104_0_i_i_reg_303[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_303[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0106_0_i_i_reg_352 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_07_0_i_i_reg_332 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_07_0_i_i_reg_332[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_332[8]_i_1_n_7\ : STD_LOGIC;
  signal p_097_0_i_i_reg_293 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_097_0_i_i_reg_293[5]_i_1_n_7\ : STD_LOGIC;
  signal p_09_0_i_i_reg_312 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_09_0_i_i_reg_312[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_312[8]_i_1_n_7\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[0]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[1]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[2]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[3]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[4]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[5]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[6]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[7]\ : STD_LOGIC;
  signal \parent_next_V_reg_601_reg_n_7_[8]\ : STD_LOGIC;
  signal reg_3840 : STD_LOGIC;
  signal \reg_384_reg_n_7_[0]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[1]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[2]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[3]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[4]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[5]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[6]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[7]\ : STD_LOGIC;
  signal \reg_384_reg_n_7_[8]\ : STD_LOGIC;
  signal right_curr_V_1_reg_341 : STD_LOGIC;
  signal \right_curr_V_1_reg_341[0]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[1]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[2]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[3]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[4]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[5]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[6]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[7]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341[8]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[0]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[1]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[2]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[3]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[4]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[5]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[6]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[7]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_341_reg_n_7_[8]\ : STD_LOGIC;
  signal right_curr_V_reg_617 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_next_V_1_reg_720 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_next_V_reg_622 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \tmp_reg_652[0]_i_1_n_7\ : STD_LOGIC;
  signal tmp_reg_652_pp1_iter1_reg : STD_LOGIC;
  signal \tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_reg_652_reg_n_7_[0]\ : STD_LOGIC;
  signal zext_ln13_reg_540 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln544_7_fu_480_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \zext_ln544_7_reg_670[5]_i_2_n_7\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670[5]_i_3_n_7\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[0]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[1]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[2]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[3]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[4]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_670_reg_n_7_[5]\ : STD_LOGIC;
  signal \NLW_i_6_reg_725_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_6_reg_725_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln879_reg_680_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln879_reg_680_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln879_reg_680_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln879_reg_680_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln23_reg_555[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln23_reg_555[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln23_reg_555[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \add_ln23_reg_555[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \add_ln23_reg_555[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln23_reg_555[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln26_reg_566[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln26_reg_566[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln26_reg_566[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln26_reg_566[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[3]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[4]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[5]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[5]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[6]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln61_reg_685[6]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__0\ : label is "soft_lutpair39";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_710[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[6]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_reg_560[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i_reg_560[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \i_reg_560[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_reg_560[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_reg_560[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_reg_560[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_reg_560[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \i_reg_560[9]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \icmp_ln883_reg_662[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__8\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \left_curr_V_1_reg_321[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \length_V_reg_656[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \length_V_reg_656[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \length_V_reg_656[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \length_V_reg_656[5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[10]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[11]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[14]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[15]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[16]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[17]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[19]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[20]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[23]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[24]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[25]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[26]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[27]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[28]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[30]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[31]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[8]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \op2_assign_reg_361[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0104_0_i_i_reg_303[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_07_0_i_i_reg_332[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_09_0_i_i_reg_312[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ram_reg_i_29__4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_i_37__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ram_reg_i_39__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \right_curr_V_1_reg_341[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_reg_652[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_reg_652_pp1_iter1_reg[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \zext_ln544_7_reg_670[5]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \zext_ln544_7_reg_670[5]_i_3\ : label is "soft_lutpair33";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_enable_reg_pp1_iter0_reg_0 <= \^ap_enable_reg_pp1_iter0_reg_0\;
  compute_bit_length_U0_extLd_loc_read <= \^compute_bit_length_u0_extld_loc_read\;
\add_ln23_reg_555[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_reg_540(1),
      O => add_ln23_fu_411_p2(1)
    );
\add_ln23_reg_555[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln13_reg_540(1),
      I1 => zext_ln13_reg_540(2),
      O => \add_ln23_reg_555[2]_i_1_n_7\
    );
\add_ln23_reg_555[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => zext_ln13_reg_540(2),
      I1 => zext_ln13_reg_540(1),
      I2 => zext_ln13_reg_540(3),
      O => \add_ln23_reg_555[3]_i_1_n_7\
    );
\add_ln23_reg_555[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => zext_ln13_reg_540(3),
      I1 => zext_ln13_reg_540(1),
      I2 => zext_ln13_reg_540(2),
      I3 => zext_ln13_reg_540(4),
      O => \add_ln23_reg_555[4]_i_1_n_7\
    );
\add_ln23_reg_555[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_540(4),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(3),
      I4 => zext_ln13_reg_540(5),
      O => \add_ln23_reg_555[5]_i_1_n_7\
    );
\add_ln23_reg_555[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => zext_ln13_reg_540(5),
      I1 => zext_ln13_reg_540(3),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(2),
      I4 => zext_ln13_reg_540(4),
      I5 => zext_ln13_reg_540(6),
      O => \add_ln23_reg_555[6]_i_1_n_7\
    );
\add_ln23_reg_555[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => zext_ln13_reg_540(6),
      I1 => \add_ln23_reg_555[7]_i_2_n_7\,
      I2 => zext_ln13_reg_540(7),
      O => \add_ln23_reg_555[7]_i_1_n_7\
    );
\add_ln23_reg_555[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zext_ln13_reg_540(4),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(3),
      I4 => zext_ln13_reg_540(5),
      O => \add_ln23_reg_555[7]_i_2_n_7\
    );
\add_ln23_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln23_fu_411_p2(1),
      Q => add_ln23_reg_555(1),
      R => '0'
    );
\add_ln23_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[2]_i_1_n_7\,
      Q => add_ln23_reg_555(2),
      R => '0'
    );
\add_ln23_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[3]_i_1_n_7\,
      Q => add_ln23_reg_555(3),
      R => '0'
    );
\add_ln23_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[4]_i_1_n_7\,
      Q => add_ln23_reg_555(4),
      R => '0'
    );
\add_ln23_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[5]_i_1_n_7\,
      Q => add_ln23_reg_555(5),
      R => '0'
    );
\add_ln23_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[6]_i_1_n_7\,
      Q => add_ln23_reg_555(6),
      R => '0'
    );
\add_ln23_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln23_reg_555[7]_i_1_n_7\,
      Q => add_ln23_reg_555(7),
      R => '0'
    );
\add_ln26_reg_566[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_reg_540(2),
      O => add_ln26_fu_421_p2(2)
    );
\add_ln26_reg_566[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln13_reg_540(2),
      I1 => zext_ln13_reg_540(3),
      O => \add_ln26_reg_566[3]_i_1_n_7\
    );
\add_ln26_reg_566[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => zext_ln13_reg_540(3),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(4),
      O => \add_ln26_reg_566[4]_i_1_n_7\
    );
\add_ln26_reg_566[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => zext_ln13_reg_540(4),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(3),
      I3 => zext_ln13_reg_540(5),
      O => \add_ln26_reg_566[5]_i_1_n_7\
    );
\add_ln26_reg_566[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_540(5),
      I1 => zext_ln13_reg_540(3),
      I2 => zext_ln13_reg_540(2),
      I3 => zext_ln13_reg_540(4),
      I4 => zext_ln13_reg_540(6),
      O => \add_ln26_reg_566[6]_i_1_n_7\
    );
\add_ln26_reg_566[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => zext_ln13_reg_540(6),
      I1 => zext_ln13_reg_540(4),
      I2 => zext_ln13_reg_540(2),
      I3 => zext_ln13_reg_540(3),
      I4 => zext_ln13_reg_540(5),
      I5 => zext_ln13_reg_540(7),
      O => \add_ln26_reg_566[7]_i_1_n_7\
    );
\add_ln26_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => zext_ln13_reg_540(0),
      Q => compute_bit_length_U0_right_V_address1(0),
      R => '0'
    );
\add_ln26_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => zext_ln13_reg_540(1),
      Q => compute_bit_length_U0_right_V_address1(1),
      R => '0'
    );
\add_ln26_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => add_ln26_fu_421_p2(2),
      Q => compute_bit_length_U0_right_V_address1(2),
      R => '0'
    );
\add_ln26_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln26_reg_566[3]_i_1_n_7\,
      Q => compute_bit_length_U0_right_V_address1(3),
      R => '0'
    );
\add_ln26_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln26_reg_566[4]_i_1_n_7\,
      Q => compute_bit_length_U0_right_V_address1(4),
      R => '0'
    );
\add_ln26_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln26_reg_566[5]_i_1_n_7\,
      Q => compute_bit_length_U0_right_V_address1(5),
      R => '0'
    );
\add_ln26_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln26_reg_566[6]_i_1_n_7\,
      Q => compute_bit_length_U0_right_V_address1(6),
      R => '0'
    );
\add_ln26_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \add_ln26_reg_566[7]_i_1_n_7\,
      Q => compute_bit_length_U0_right_V_address1(7),
      R => '0'
    );
\add_ln61_reg_685[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[0]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(0),
      O => \add_ln61_reg_685[0]_i_1_n_7\
    );
\add_ln61_reg_685[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[1]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(1),
      O => add_ln61_fu_495_p2(1)
    );
\add_ln61_reg_685[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => \op2_assign_reg_361_reg_n_7_[2]\,
      I2 => \op2_assign_reg_361_reg_n_7_[1]\,
      I3 => i_6_reg_725(1),
      I4 => i_6_reg_725(2),
      O => add_ln61_fu_495_p2(2)
    );
\add_ln61_reg_685[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD788828882DDD7"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => \op2_assign_reg_361_reg_n_7_[3]\,
      I2 => \op2_assign_reg_361_reg_n_7_[1]\,
      I3 => \op2_assign_reg_361_reg_n_7_[2]\,
      I4 => \add_ln61_reg_685[3]_i_2_n_7\,
      I5 => i_6_reg_725(3),
      O => add_ln61_fu_495_p2(3)
    );
\add_ln61_reg_685[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i_6_reg_725(1),
      I1 => i_6_reg_725(2),
      O => \add_ln61_reg_685[3]_i_2_n_7\
    );
\add_ln61_reg_685[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => \op2_assign_reg_361_reg_n_7_[4]\,
      I2 => \add_ln61_reg_685[4]_i_2_n_7\,
      I3 => \add_ln61_reg_685[4]_i_3_n_7\,
      I4 => i_6_reg_725(4),
      O => add_ln61_fu_495_p2(4)
    );
\add_ln61_reg_685[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[2]\,
      I1 => \op2_assign_reg_361_reg_n_7_[1]\,
      I2 => \op2_assign_reg_361_reg_n_7_[3]\,
      O => \add_ln61_reg_685[4]_i_2_n_7\
    );
\add_ln61_reg_685[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => i_6_reg_725(2),
      I1 => i_6_reg_725(1),
      I2 => i_6_reg_725(3),
      O => \add_ln61_reg_685[4]_i_3_n_7\
    );
\add_ln61_reg_685[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => \op2_assign_reg_361_reg_n_7_[5]\,
      I2 => \add_ln61_reg_685[5]_i_2_n_7\,
      I3 => \add_ln61_reg_685[5]_i_3_n_7\,
      I4 => i_6_reg_725(5),
      O => add_ln61_fu_495_p2(5)
    );
\add_ln61_reg_685[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[3]\,
      I1 => \op2_assign_reg_361_reg_n_7_[1]\,
      I2 => \op2_assign_reg_361_reg_n_7_[2]\,
      I3 => \op2_assign_reg_361_reg_n_7_[4]\,
      O => \add_ln61_reg_685[5]_i_2_n_7\
    );
\add_ln61_reg_685[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i_6_reg_725(3),
      I1 => i_6_reg_725(1),
      I2 => i_6_reg_725(2),
      I3 => i_6_reg_725(4),
      O => \add_ln61_reg_685[5]_i_3_n_7\
    );
\add_ln61_reg_685[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D78282D7"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => \op2_assign_reg_361_reg_n_7_[6]\,
      I2 => \add_ln61_reg_685[6]_i_2_n_7\,
      I3 => \add_ln61_reg_685[6]_i_3_n_7\,
      I4 => i_6_reg_725(6),
      O => add_ln61_fu_495_p2(6)
    );
\add_ln61_reg_685[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[4]\,
      I1 => \op2_assign_reg_361_reg_n_7_[2]\,
      I2 => \op2_assign_reg_361_reg_n_7_[1]\,
      I3 => \op2_assign_reg_361_reg_n_7_[3]\,
      I4 => \op2_assign_reg_361_reg_n_7_[5]\,
      O => \add_ln61_reg_685[6]_i_2_n_7\
    );
\add_ln61_reg_685[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_6_reg_725(4),
      I1 => i_6_reg_725(2),
      I2 => i_6_reg_725(1),
      I3 => i_6_reg_725(3),
      I4 => i_6_reg_725(5),
      O => \add_ln61_reg_685[6]_i_3_n_7\
    );
\add_ln61_reg_685[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"510051005100FFFF"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[31]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => \tmp_reg_652_reg_n_7_[0]\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i_6_reg_725(31),
      I5 => internal_length_hist_U_n_21,
      O => add_ln61_reg_6850
    );
\add_ln61_reg_685[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => i_6_reg_725(7),
      I1 => \add_ln61_reg_685[7]_i_3_n_7\,
      I2 => \op2_assign_reg_361_reg_n_7_[7]\,
      I3 => internal_length_hist_U_n_21,
      I4 => \add_ln61_reg_685[7]_i_4_n_7\,
      O => add_ln61_fu_495_p2(7)
    );
\add_ln61_reg_685[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_6_reg_725(5),
      I1 => i_6_reg_725(3),
      I2 => i_6_reg_725(1),
      I3 => i_6_reg_725(2),
      I4 => i_6_reg_725(4),
      I5 => i_6_reg_725(6),
      O => \add_ln61_reg_685[7]_i_3_n_7\
    );
\add_ln61_reg_685[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[5]\,
      I1 => \op2_assign_reg_361_reg_n_7_[3]\,
      I2 => \op2_assign_reg_361_reg_n_7_[1]\,
      I3 => \op2_assign_reg_361_reg_n_7_[2]\,
      I4 => \op2_assign_reg_361_reg_n_7_[4]\,
      I5 => \op2_assign_reg_361_reg_n_7_[6]\,
      O => \add_ln61_reg_685[7]_i_4_n_7\
    );
\add_ln61_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => \add_ln61_reg_685[0]_i_1_n_7\,
      Q => add_ln61_reg_685(0),
      R => '0'
    );
\add_ln61_reg_685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(1),
      Q => add_ln61_reg_685(1),
      R => '0'
    );
\add_ln61_reg_685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(2),
      Q => add_ln61_reg_685(2),
      R => '0'
    );
\add_ln61_reg_685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(3),
      Q => add_ln61_reg_685(3),
      R => '0'
    );
\add_ln61_reg_685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(4),
      Q => add_ln61_reg_685(4),
      R => '0'
    );
\add_ln61_reg_685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(5),
      Q => add_ln61_reg_685(5),
      R => '0'
    );
\add_ln61_reg_685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(6),
      Q => add_ln61_reg_685(6),
      R => '0'
    );
\add_ln61_reg_685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => add_ln61_fu_495_p2(7),
      Q => add_ln61_reg_685(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \^q\(2),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp1_stage1,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"220000C0"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[31]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^compute_bit_length_u0_extld_loc_read\,
      I1 => internal_length_hist_U_n_8,
      I2 => \ap_CS_fsm[1]_i_2__1_n_7\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage1,
      I1 => ap_CS_fsm_pp1_stage2,
      I2 => \^q\(1),
      I3 => ap_CS_fsm_state3,
      I4 => \^q\(0),
      I5 => \ap_CS_fsm[1]_i_3_n_7\,
      O => \ap_CS_fsm[1]_i_2__1_n_7\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => \^q\(2),
      I5 => ap_CS_fsm_pp1_stage0,
      O => \ap_CS_fsm[1]_i_3_n_7\
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => internal_length_hist_U_n_9,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_pp1_stage2,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[31]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage0,
      I3 => ap_enable_reg_pp1_iter1_reg_n_7,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp1_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp1_stage1,
      R => SS(0)
    );
\ap_done_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => compute_bit_length_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^q\(2),
      I3 => \^ap_done_reg\,
      O => \ap_done_reg_i_1__4_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__4_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_CS_fsm_state8,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_enable_reg_pp1_iter0_i_2_n_7,
      O => ap_enable_reg_pp1_iter0_i_1_n_7
    );
ap_enable_reg_pp1_iter0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04F7FFFF"
    )
        port map (
      I0 => i_6_reg_725(31),
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => \tmp_reg_652_reg_n_7_[0]\,
      I3 => \op2_assign_reg_361_reg_n_7_[31]\,
      I4 => ap_CS_fsm_pp1_stage0,
      O => ap_enable_reg_pp1_iter0_i_2_n_7
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_7,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_pp1_stage1,
      I5 => ap_CS_fsm_pp1_stage2,
      O => ap_enable_reg_pp1_iter1_i_1_n_7
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_7,
      Q => ap_enable_reg_pp1_iter1_reg_n_7,
      R => '0'
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABABAA"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0]\,
      I1 => \^ap_enable_reg_pp1_iter0_reg_0\,
      I2 => \tmp_reg_652_reg_n_7_[0]\,
      I3 => \icmp_ln883_1_reg_666_reg_n_7_[0]\,
      I4 => icmp_ln883_reg_662,
      I5 => ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371,
      O => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7\
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA82"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1]\,
      I1 => icmp_ln883_reg_662,
      I2 => \icmp_ln883_1_reg_666_reg_n_7_[0]\,
      I3 => \tmp_reg_652_reg_n_7_[0]\,
      I4 => \^ap_enable_reg_pp1_iter0_reg_0\,
      I5 => ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371,
      O => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7\
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7\,
      I1 => \icmp_ln883_reg_662[0]_i_3_n_7\,
      I2 => i_6_reg_725(31),
      I3 => ap_enable_reg_pp1_iter0,
      I4 => internal_length_hist_U_n_21,
      I5 => \icmp_ln883_1_reg_666[0]_i_3_n_7\,
      O => ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \icmp_ln883_1_reg_666[0]_i_2_n_7\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7\,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \op2_assign_reg_361_reg_n_7_[31]\,
      I5 => \icmp_ln883_reg_662[0]_i_2_n_7\,
      O => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_3_n_7\
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_reg_652_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      O => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_4_n_7\
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[0]_i_1_n_7\,
      Q => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0]\,
      R => '0'
    );
\ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371[1]_i_1_n_7\,
      Q => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1]\,
      R => '0'
    );
child_depth_V_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtkbM
     port map (
      D(5 downto 0) => child_depth_V_q1(5 downto 0),
      Q(4) => ap_CS_fsm_pp1_stage1,
      Q(3) => ap_CS_fsm_pp1_stage0,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \^q\(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \child_depth_next_V_reg_642_reg[5]\(5) => child_depth_V_U_n_19,
      \child_depth_next_V_reg_642_reg[5]\(4) => child_depth_V_U_n_20,
      \child_depth_next_V_reg_642_reg[5]\(3) => child_depth_V_U_n_21,
      \child_depth_next_V_reg_642_reg[5]\(2) => child_depth_V_U_n_22,
      \child_depth_next_V_reg_642_reg[5]\(1) => child_depth_V_U_n_23,
      \child_depth_next_V_reg_642_reg[5]\(0) => child_depth_V_U_n_24,
      compute_bit_length_U0_right_V_address1(0) => compute_bit_length_U0_right_V_address1(0),
      \p_0106_0_i_i_reg_352_reg[5]\ => internal_length_hist_U_n_21,
      \p_0106_0_i_i_reg_352_reg[5]_0\(5 downto 0) => child_depth_curr_V_1_reg_710(5 downto 0),
      \p_097_0_i_i_reg_293_reg[5]\(5 downto 0) => child_depth_next_V_reg_642(5 downto 0),
      ram_reg(5) => child_depth_V_U_n_13,
      ram_reg(4) => child_depth_V_U_n_14,
      ram_reg(3) => child_depth_V_U_n_15,
      ram_reg(2) => child_depth_V_U_n_16,
      ram_reg(1) => child_depth_V_U_n_17,
      ram_reg(0) => child_depth_V_U_n_18,
      ram_reg_0(7) => \reg_384_reg_n_7_[7]\,
      ram_reg_0(6) => \reg_384_reg_n_7_[6]\,
      ram_reg_0(5) => \reg_384_reg_n_7_[5]\,
      ram_reg_0(4) => \reg_384_reg_n_7_[4]\,
      ram_reg_0(3) => \reg_384_reg_n_7_[3]\,
      ram_reg_0(2) => \reg_384_reg_n_7_[2]\,
      ram_reg_0(1) => \reg_384_reg_n_7_[1]\,
      ram_reg_0(0) => \reg_384_reg_n_7_[0]\,
      ram_reg_1(7) => \op2_assign_reg_361_reg_n_7_[7]\,
      ram_reg_1(6) => \op2_assign_reg_361_reg_n_7_[6]\,
      ram_reg_1(5) => \op2_assign_reg_361_reg_n_7_[5]\,
      ram_reg_1(4) => \op2_assign_reg_361_reg_n_7_[4]\,
      ram_reg_1(3) => \op2_assign_reg_361_reg_n_7_[3]\,
      ram_reg_1(2) => \op2_assign_reg_361_reg_n_7_[2]\,
      ram_reg_1(1) => \op2_assign_reg_361_reg_n_7_[1]\,
      ram_reg_1(0) => \op2_assign_reg_361_reg_n_7_[0]\,
      ram_reg_2(6 downto 0) => add_ln23_reg_555(7 downto 1),
      ram_reg_3(5 downto 0) => length_V_reg_656(5 downto 0),
      ram_reg_4 => \tmp_reg_652_reg_n_7_[0]\,
      ram_reg_5 => ap_enable_reg_pp1_iter1_reg_n_7,
      ram_reg_6(7) => \parent_next_V_reg_601_reg_n_7_[7]\,
      ram_reg_6(6) => \parent_next_V_reg_601_reg_n_7_[6]\,
      ram_reg_6(5) => \parent_next_V_reg_601_reg_n_7_[5]\,
      ram_reg_6(4) => \parent_next_V_reg_601_reg_n_7_[4]\,
      ram_reg_6(3) => \parent_next_V_reg_601_reg_n_7_[3]\,
      ram_reg_6(2) => \parent_next_V_reg_601_reg_n_7_[2]\,
      ram_reg_6(1) => \parent_next_V_reg_601_reg_n_7_[1]\,
      ram_reg_6(0) => \parent_next_V_reg_601_reg_n_7_[0]\,
      tmp_reg_652_pp1_iter1_reg => tmp_reg_652_pp1_iter1_reg
    );
\child_depth_curr_V_1_reg_710[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(0),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(0),
      O => child_depth_curr_V_1_fu_523_p3(0)
    );
\child_depth_curr_V_1_reg_710[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(1),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(1),
      O => child_depth_curr_V_1_fu_523_p3(1)
    );
\child_depth_curr_V_1_reg_710[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(2),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(2),
      O => child_depth_curr_V_1_fu_523_p3(2)
    );
\child_depth_curr_V_1_reg_710[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(3),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(3),
      O => child_depth_curr_V_1_fu_523_p3(3)
    );
\child_depth_curr_V_1_reg_710[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(4),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(4),
      O => child_depth_curr_V_1_fu_523_p3(4)
    );
\child_depth_curr_V_1_reg_710[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_reg_656(5),
      I1 => icmp_ln879_reg_680,
      I2 => p_097_0_i_i_reg_293(5),
      O => child_depth_curr_V_1_fu_523_p3(5)
    );
\child_depth_curr_V_1_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(0),
      Q => child_depth_curr_V_1_reg_710(0),
      R => '0'
    );
\child_depth_curr_V_1_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(1),
      Q => child_depth_curr_V_1_reg_710(1),
      R => '0'
    );
\child_depth_curr_V_1_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(2),
      Q => child_depth_curr_V_1_reg_710(2),
      R => '0'
    );
\child_depth_curr_V_1_reg_710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(3),
      Q => child_depth_curr_V_1_reg_710(3),
      R => '0'
    );
\child_depth_curr_V_1_reg_710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(4),
      Q => child_depth_curr_V_1_reg_710(4),
      R => '0'
    );
\child_depth_curr_V_1_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => child_depth_curr_V_1_fu_523_p3(5),
      Q => child_depth_curr_V_1_reg_710(5),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(0),
      Q => child_depth_next_V_reg_642(0),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(1),
      Q => child_depth_next_V_reg_642(1),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(2),
      Q => child_depth_next_V_reg_642(2),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(3),
      Q => child_depth_next_V_reg_642(3),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(4),
      Q => child_depth_next_V_reg_642(4),
      R => '0'
    );
\child_depth_next_V_reg_642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => child_depth_V_q1(5),
      Q => child_depth_next_V_reg_642(5),
      R => '0'
    );
\count_V_reg_690[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \tmp_reg_652_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => icmp_ln883_reg_662,
      I4 => \icmp_ln883_1_reg_666_reg_n_7_[0]\,
      O => count_V_reg_6900
    );
\count_V_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_33,
      Q => count_V_reg_690(0),
      R => '0'
    );
\count_V_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_32,
      Q => count_V_reg_690(1),
      R => '0'
    );
\count_V_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_31,
      Q => count_V_reg_690(2),
      R => '0'
    );
\count_V_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_30,
      Q => count_V_reg_690(3),
      R => '0'
    );
\count_V_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_29,
      Q => count_V_reg_690(4),
      R => '0'
    );
\count_V_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_28,
      Q => count_V_reg_690(5),
      R => '0'
    );
\count_V_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_27,
      Q => count_V_reg_690(6),
      R => '0'
    );
\count_V_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_26,
      Q => count_V_reg_690(7),
      R => '0'
    );
\count_V_reg_690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => count_V_reg_6900,
      D => internal_length_hist_U_n_25,
      Q => count_V_reg_690(8),
      R => '0'
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^q\(2),
      I2 => compute_bit_length_U0_ap_continue,
      I3 => truncate_tree_U0_ap_ready,
      I4 => truncate_tree_U0_ap_start,
      O => full_n
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F1F1F"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^q\(2),
      I2 => compute_bit_length_U0_ap_continue,
      I3 => truncate_tree_U0_ap_ready,
      I4 => truncate_tree_U0_ap_start,
      O => ap_done_reg_reg_0
    );
\i_0_i_i_reg_282[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      O => i_5_fu_399_p2(0)
    );
\i_0_i_i_reg_282[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      I1 => i_0_i_i_reg_282_reg(1),
      O => i_5_fu_399_p2(1)
    );
\i_0_i_i_reg_282[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(1),
      I1 => i_0_i_i_reg_282_reg(0),
      I2 => i_0_i_i_reg_282_reg(2),
      O => i_5_fu_399_p2(2)
    );
\i_0_i_i_reg_282[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(2),
      I1 => i_0_i_i_reg_282_reg(0),
      I2 => i_0_i_i_reg_282_reg(1),
      I3 => i_0_i_i_reg_282_reg(3),
      O => i_5_fu_399_p2(3)
    );
\i_0_i_i_reg_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(3),
      I1 => i_0_i_i_reg_282_reg(1),
      I2 => i_0_i_i_reg_282_reg(0),
      I3 => i_0_i_i_reg_282_reg(2),
      I4 => i_0_i_i_reg_282_reg(4),
      O => i_5_fu_399_p2(4)
    );
\i_0_i_i_reg_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(4),
      I1 => i_0_i_i_reg_282_reg(2),
      I2 => i_0_i_i_reg_282_reg(0),
      I3 => i_0_i_i_reg_282_reg(1),
      I4 => i_0_i_i_reg_282_reg(3),
      I5 => i_0_i_i_reg_282_reg(5),
      O => i_5_fu_399_p2(5)
    );
\i_0_i_i_reg_282[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(5),
      I1 => \i_0_i_i_reg_282_reg__0\(6),
      I2 => \i_0_i_i_reg_282[6]_i_3_n_7\,
      O => i_5_fu_399_p2(6)
    );
\i_0_i_i_reg_282[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(3),
      I1 => i_0_i_i_reg_282_reg(1),
      I2 => i_0_i_i_reg_282_reg(0),
      I3 => i_0_i_i_reg_282_reg(2),
      I4 => i_0_i_i_reg_282_reg(4),
      O => \i_0_i_i_reg_282[6]_i_3_n_7\
    );
\i_0_i_i_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(0),
      Q => i_0_i_i_reg_282_reg(0),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(1),
      Q => i_0_i_i_reg_282_reg(1),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(2),
      Q => i_0_i_i_reg_282_reg(2),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(3),
      Q => i_0_i_i_reg_282_reg(3),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(4),
      Q => i_0_i_i_reg_282_reg(4),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(5),
      Q => i_0_i_i_reg_282_reg(5),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_U_n_8,
      D => i_5_fu_399_p2(6),
      Q => \i_0_i_i_reg_282_reg__0\(6),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_6_reg_725[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[0]\,
      O => i_6_fu_529_p2(0)
    );
\i_6_reg_725[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[12]\,
      O => \i_6_reg_725[12]_i_2_n_7\
    );
\i_6_reg_725[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[11]\,
      O => \i_6_reg_725[12]_i_3_n_7\
    );
\i_6_reg_725[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[10]\,
      O => \i_6_reg_725[12]_i_4_n_7\
    );
\i_6_reg_725[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[9]\,
      O => \i_6_reg_725[12]_i_5_n_7\
    );
\i_6_reg_725[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[16]\,
      O => \i_6_reg_725[16]_i_2_n_7\
    );
\i_6_reg_725[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[15]\,
      O => \i_6_reg_725[16]_i_3_n_7\
    );
\i_6_reg_725[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[14]\,
      O => \i_6_reg_725[16]_i_4_n_7\
    );
\i_6_reg_725[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[13]\,
      O => \i_6_reg_725[16]_i_5_n_7\
    );
\i_6_reg_725[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[20]\,
      O => \i_6_reg_725[20]_i_2_n_7\
    );
\i_6_reg_725[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[19]\,
      O => \i_6_reg_725[20]_i_3_n_7\
    );
\i_6_reg_725[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[18]\,
      O => \i_6_reg_725[20]_i_4_n_7\
    );
\i_6_reg_725[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[17]\,
      O => \i_6_reg_725[20]_i_5_n_7\
    );
\i_6_reg_725[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[24]\,
      O => \i_6_reg_725[24]_i_2_n_7\
    );
\i_6_reg_725[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[23]\,
      O => \i_6_reg_725[24]_i_3_n_7\
    );
\i_6_reg_725[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[22]\,
      O => \i_6_reg_725[24]_i_4_n_7\
    );
\i_6_reg_725[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[21]\,
      O => \i_6_reg_725[24]_i_5_n_7\
    );
\i_6_reg_725[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[28]\,
      O => \i_6_reg_725[28]_i_2_n_7\
    );
\i_6_reg_725[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[27]\,
      O => \i_6_reg_725[28]_i_3_n_7\
    );
\i_6_reg_725[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[26]\,
      O => \i_6_reg_725[28]_i_4_n_7\
    );
\i_6_reg_725[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[25]\,
      O => \i_6_reg_725[28]_i_5_n_7\
    );
\i_6_reg_725[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage2,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \tmp_reg_652_reg_n_7_[0]\,
      O => child_depth_curr_V_1_reg_7100
    );
\i_6_reg_725[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[31]\,
      O => \i_6_reg_725[31]_i_3_n_7\
    );
\i_6_reg_725[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[30]\,
      O => \i_6_reg_725[31]_i_4_n_7\
    );
\i_6_reg_725[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[29]\,
      O => \i_6_reg_725[31]_i_5_n_7\
    );
\i_6_reg_725[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[4]\,
      O => \i_6_reg_725[4]_i_2_n_7\
    );
\i_6_reg_725[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[3]\,
      O => \i_6_reg_725[4]_i_3_n_7\
    );
\i_6_reg_725[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[2]\,
      O => \i_6_reg_725[4]_i_4_n_7\
    );
\i_6_reg_725[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[1]\,
      O => \i_6_reg_725[4]_i_5_n_7\
    );
\i_6_reg_725[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[8]\,
      O => \i_6_reg_725[8]_i_2_n_7\
    );
\i_6_reg_725[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[7]\,
      O => \i_6_reg_725[8]_i_3_n_7\
    );
\i_6_reg_725[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[6]\,
      O => \i_6_reg_725[8]_i_4_n_7\
    );
\i_6_reg_725[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[5]\,
      O => \i_6_reg_725[8]_i_5_n_7\
    );
\i_6_reg_725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(0),
      Q => i_6_reg_725(0),
      R => '0'
    );
\i_6_reg_725_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(10),
      Q => i_6_reg_725(10),
      R => '0'
    );
\i_6_reg_725_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(11),
      Q => i_6_reg_725(11),
      R => '0'
    );
\i_6_reg_725_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(12),
      Q => i_6_reg_725(12),
      R => '0'
    );
\i_6_reg_725_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[8]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[12]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[12]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[12]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[12]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[11]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[10]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[9]\,
      O(3 downto 0) => i_6_fu_529_p2(12 downto 9),
      S(3) => \i_6_reg_725[12]_i_2_n_7\,
      S(2) => \i_6_reg_725[12]_i_3_n_7\,
      S(1) => \i_6_reg_725[12]_i_4_n_7\,
      S(0) => \i_6_reg_725[12]_i_5_n_7\
    );
\i_6_reg_725_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(13),
      Q => i_6_reg_725(13),
      R => '0'
    );
\i_6_reg_725_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(14),
      Q => i_6_reg_725(14),
      R => '0'
    );
\i_6_reg_725_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(15),
      Q => i_6_reg_725(15),
      R => '0'
    );
\i_6_reg_725_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(16),
      Q => i_6_reg_725(16),
      R => '0'
    );
\i_6_reg_725_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[12]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[16]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[16]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[16]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[16]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[16]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[15]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[14]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[13]\,
      O(3 downto 0) => i_6_fu_529_p2(16 downto 13),
      S(3) => \i_6_reg_725[16]_i_2_n_7\,
      S(2) => \i_6_reg_725[16]_i_3_n_7\,
      S(1) => \i_6_reg_725[16]_i_4_n_7\,
      S(0) => \i_6_reg_725[16]_i_5_n_7\
    );
\i_6_reg_725_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(17),
      Q => i_6_reg_725(17),
      R => '0'
    );
\i_6_reg_725_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(18),
      Q => i_6_reg_725(18),
      R => '0'
    );
\i_6_reg_725_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(19),
      Q => i_6_reg_725(19),
      R => '0'
    );
\i_6_reg_725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(1),
      Q => i_6_reg_725(1),
      R => '0'
    );
\i_6_reg_725_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(20),
      Q => i_6_reg_725(20),
      R => '0'
    );
\i_6_reg_725_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[16]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[20]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[20]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[20]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[20]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[20]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[19]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[18]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[17]\,
      O(3 downto 0) => i_6_fu_529_p2(20 downto 17),
      S(3) => \i_6_reg_725[20]_i_2_n_7\,
      S(2) => \i_6_reg_725[20]_i_3_n_7\,
      S(1) => \i_6_reg_725[20]_i_4_n_7\,
      S(0) => \i_6_reg_725[20]_i_5_n_7\
    );
\i_6_reg_725_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(21),
      Q => i_6_reg_725(21),
      R => '0'
    );
\i_6_reg_725_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(22),
      Q => i_6_reg_725(22),
      R => '0'
    );
\i_6_reg_725_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(23),
      Q => i_6_reg_725(23),
      R => '0'
    );
\i_6_reg_725_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(24),
      Q => i_6_reg_725(24),
      R => '0'
    );
\i_6_reg_725_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[20]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[24]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[24]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[24]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[24]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[24]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[23]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[22]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[21]\,
      O(3 downto 0) => i_6_fu_529_p2(24 downto 21),
      S(3) => \i_6_reg_725[24]_i_2_n_7\,
      S(2) => \i_6_reg_725[24]_i_3_n_7\,
      S(1) => \i_6_reg_725[24]_i_4_n_7\,
      S(0) => \i_6_reg_725[24]_i_5_n_7\
    );
\i_6_reg_725_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(25),
      Q => i_6_reg_725(25),
      R => '0'
    );
\i_6_reg_725_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(26),
      Q => i_6_reg_725(26),
      R => '0'
    );
\i_6_reg_725_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(27),
      Q => i_6_reg_725(27),
      R => '0'
    );
\i_6_reg_725_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(28),
      Q => i_6_reg_725(28),
      R => '0'
    );
\i_6_reg_725_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[24]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[28]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[28]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[28]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[28]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[28]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[27]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[26]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[25]\,
      O(3 downto 0) => i_6_fu_529_p2(28 downto 25),
      S(3) => \i_6_reg_725[28]_i_2_n_7\,
      S(2) => \i_6_reg_725[28]_i_3_n_7\,
      S(1) => \i_6_reg_725[28]_i_4_n_7\,
      S(0) => \i_6_reg_725[28]_i_5_n_7\
    );
\i_6_reg_725_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(29),
      Q => i_6_reg_725(29),
      R => '0'
    );
\i_6_reg_725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(2),
      Q => i_6_reg_725(2),
      R => '0'
    );
\i_6_reg_725_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(30),
      Q => i_6_reg_725(30),
      R => '0'
    );
\i_6_reg_725_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(31),
      Q => i_6_reg_725(31),
      R => '0'
    );
\i_6_reg_725_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[28]_i_1_n_7\,
      CO(3 downto 2) => \NLW_i_6_reg_725_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_6_reg_725_reg[31]_i_2_n_9\,
      CO(0) => \i_6_reg_725_reg[31]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \op2_assign_reg_361_reg_n_7_[30]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[29]\,
      O(3) => \NLW_i_6_reg_725_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_6_fu_529_p2(31 downto 29),
      S(3) => '0',
      S(2) => \i_6_reg_725[31]_i_3_n_7\,
      S(1) => \i_6_reg_725[31]_i_4_n_7\,
      S(0) => \i_6_reg_725[31]_i_5_n_7\
    );
\i_6_reg_725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(3),
      Q => i_6_reg_725(3),
      R => '0'
    );
\i_6_reg_725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(4),
      Q => i_6_reg_725(4),
      R => '0'
    );
\i_6_reg_725_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_6_reg_725_reg[4]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[4]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[4]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[4]_i_1_n_10\,
      CYINIT => \op2_assign_reg_361_reg_n_7_[0]\,
      DI(3) => \op2_assign_reg_361_reg_n_7_[4]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[3]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[2]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[1]\,
      O(3 downto 0) => i_6_fu_529_p2(4 downto 1),
      S(3) => \i_6_reg_725[4]_i_2_n_7\,
      S(2) => \i_6_reg_725[4]_i_3_n_7\,
      S(1) => \i_6_reg_725[4]_i_4_n_7\,
      S(0) => \i_6_reg_725[4]_i_5_n_7\
    );
\i_6_reg_725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(5),
      Q => i_6_reg_725(5),
      R => '0'
    );
\i_6_reg_725_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(6),
      Q => i_6_reg_725(6),
      R => '0'
    );
\i_6_reg_725_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(7),
      Q => i_6_reg_725(7),
      R => '0'
    );
\i_6_reg_725_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(8),
      Q => i_6_reg_725(8),
      R => '0'
    );
\i_6_reg_725_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_6_reg_725_reg[4]_i_1_n_7\,
      CO(3) => \i_6_reg_725_reg[8]_i_1_n_7\,
      CO(2) => \i_6_reg_725_reg[8]_i_1_n_8\,
      CO(1) => \i_6_reg_725_reg[8]_i_1_n_9\,
      CO(0) => \i_6_reg_725_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_361_reg_n_7_[8]\,
      DI(2) => \op2_assign_reg_361_reg_n_7_[7]\,
      DI(1) => \op2_assign_reg_361_reg_n_7_[6]\,
      DI(0) => \op2_assign_reg_361_reg_n_7_[5]\,
      O(3 downto 0) => i_6_fu_529_p2(8 downto 5),
      S(3) => \i_6_reg_725[8]_i_2_n_7\,
      S(2) => \i_6_reg_725[8]_i_3_n_7\,
      S(1) => \i_6_reg_725[8]_i_4_n_7\,
      S(0) => \i_6_reg_725[8]_i_5_n_7\
    );
\i_6_reg_725_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => i_6_fu_529_p2(9),
      Q => i_6_reg_725(9),
      R => '0'
    );
\i_reg_560[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln13_reg_540(0),
      O => i_fu_416_p2(0)
    );
\i_reg_560[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln13_reg_540(0),
      I1 => zext_ln13_reg_540(1),
      O => i_fu_416_p2(1)
    );
\i_reg_560[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => zext_ln13_reg_540(0),
      I1 => zext_ln13_reg_540(1),
      I2 => zext_ln13_reg_540(2),
      O => \i_reg_560[2]_i_1_n_7\
    );
\i_reg_560[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => zext_ln13_reg_540(2),
      I1 => zext_ln13_reg_540(1),
      I2 => zext_ln13_reg_540(0),
      I3 => zext_ln13_reg_540(3),
      O => \i_reg_560[3]_i_1_n_7\
    );
\i_reg_560[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0015"
    )
        port map (
      I0 => zext_ln13_reg_540(3),
      I1 => zext_ln13_reg_540(0),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(2),
      I4 => zext_ln13_reg_540(4),
      O => \i_reg_560[4]_i_1_n_7\
    );
\i_reg_560[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE00000111"
    )
        port map (
      I0 => zext_ln13_reg_540(4),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(0),
      I4 => zext_ln13_reg_540(3),
      I5 => zext_ln13_reg_540(5),
      O => \i_reg_560[5]_i_1_n_7\
    );
\i_reg_560[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_560[9]_i_2_n_7\,
      I1 => zext_ln13_reg_540(6),
      O => \i_reg_560[6]_i_1_n_7\
    );
\i_reg_560[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => zext_ln13_reg_540(6),
      I1 => \i_reg_560[9]_i_2_n_7\,
      I2 => zext_ln13_reg_540(7),
      O => \i_reg_560[7]_i_1_n_7\
    );
\i_reg_560[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => zext_ln13_reg_540(7),
      I1 => \i_reg_560[9]_i_2_n_7\,
      I2 => zext_ln13_reg_540(6),
      I3 => zext_ln13_reg_540(8),
      O => \i_reg_560[8]_i_1_n_7\
    );
\i_reg_560[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => zext_ln13_reg_540(7),
      I1 => \i_reg_560[9]_i_2_n_7\,
      I2 => zext_ln13_reg_540(6),
      I3 => zext_ln13_reg_540(8),
      O => \i_reg_560[9]_i_1_n_7\
    );
\i_reg_560[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => zext_ln13_reg_540(4),
      I1 => zext_ln13_reg_540(2),
      I2 => zext_ln13_reg_540(1),
      I3 => zext_ln13_reg_540(0),
      I4 => zext_ln13_reg_540(3),
      I5 => zext_ln13_reg_540(5),
      O => \i_reg_560[9]_i_2_n_7\
    );
\i_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_fu_416_p2(0),
      Q => \i_reg_560_reg_n_7_[0]\,
      R => '0'
    );
\i_reg_560_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_fu_416_p2(1),
      Q => \i_reg_560_reg_n_7_[1]\,
      R => '0'
    );
\i_reg_560_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[2]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[2]\,
      R => '0'
    );
\i_reg_560_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[3]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[3]\,
      R => '0'
    );
\i_reg_560_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[4]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[4]\,
      R => '0'
    );
\i_reg_560_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[5]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[5]\,
      R => '0'
    );
\i_reg_560_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[6]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[6]\,
      R => '0'
    );
\i_reg_560_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[7]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[7]\,
      R => '0'
    );
\i_reg_560_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[8]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[8]\,
      R => '0'
    );
\i_reg_560_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \i_reg_560[9]_i_1_n_7\,
      Q => \i_reg_560_reg_n_7_[9]\,
      R => '0'
    );
\icmp_ln879_reg_680[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(14),
      I1 => i_6_reg_725(13),
      I2 => i_6_reg_725(12),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_20_n_7\,
      O => \icmp_ln879_reg_680[0]_i_10_n_7\
    );
\icmp_ln879_reg_680[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[29]\,
      I1 => \op2_assign_reg_361_reg_n_7_[28]\,
      I2 => \op2_assign_reg_361_reg_n_7_[27]\,
      O => \icmp_ln879_reg_680[0]_i_11_n_7\
    );
\icmp_ln879_reg_680[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[26]\,
      I1 => \op2_assign_reg_361_reg_n_7_[25]\,
      I2 => \op2_assign_reg_361_reg_n_7_[24]\,
      O => \icmp_ln879_reg_680[0]_i_12_n_7\
    );
\icmp_ln879_reg_680[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(11),
      I1 => i_6_reg_725(10),
      I2 => i_6_reg_725(9),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_21_n_7\,
      O => \icmp_ln879_reg_680[0]_i_13_n_7\
    );
\icmp_ln879_reg_680[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln879_reg_680[0]_i_22_n_7\,
      I1 => internal_length_hist_U_n_21,
      I2 => \icmp_ln879_reg_680[0]_i_23_n_7\,
      O => \icmp_ln879_reg_680[0]_i_14_n_7\
    );
\icmp_ln879_reg_680[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln879_reg_680[0]_i_24_n_7\,
      I1 => internal_length_hist_U_n_21,
      I2 => \icmp_ln879_reg_680[0]_i_25_n_7\,
      O => \icmp_ln879_reg_680[0]_i_15_n_7\
    );
\icmp_ln879_reg_680[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln879_reg_680[0]_i_26_n_7\,
      I1 => internal_length_hist_U_n_21,
      I2 => \icmp_ln879_reg_680[0]_i_27_n_7\,
      O => \icmp_ln879_reg_680[0]_i_16_n_7\
    );
\icmp_ln879_reg_680[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[23]\,
      I1 => \op2_assign_reg_361_reg_n_7_[22]\,
      I2 => \op2_assign_reg_361_reg_n_7_[21]\,
      O => \icmp_ln879_reg_680[0]_i_17_n_7\
    );
\icmp_ln879_reg_680[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[20]\,
      I1 => \op2_assign_reg_361_reg_n_7_[19]\,
      I2 => \op2_assign_reg_361_reg_n_7_[18]\,
      O => \icmp_ln879_reg_680[0]_i_18_n_7\
    );
\icmp_ln879_reg_680[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[17]\,
      I1 => \op2_assign_reg_361_reg_n_7_[16]\,
      I2 => \op2_assign_reg_361_reg_n_7_[15]\,
      O => \icmp_ln879_reg_680[0]_i_19_n_7\
    );
\icmp_ln879_reg_680[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[14]\,
      I1 => \op2_assign_reg_361_reg_n_7_[13]\,
      I2 => \op2_assign_reg_361_reg_n_7_[12]\,
      O => \icmp_ln879_reg_680[0]_i_20_n_7\
    );
\icmp_ln879_reg_680[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[11]\,
      I1 => \op2_assign_reg_361_reg_n_7_[10]\,
      I2 => \op2_assign_reg_361_reg_n_7_[9]\,
      O => \icmp_ln879_reg_680[0]_i_21_n_7\
    );
\icmp_ln879_reg_680[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_6_reg_725(8),
      I1 => \reg_384_reg_n_7_[8]\,
      I2 => i_6_reg_725(7),
      I3 => \reg_384_reg_n_7_[7]\,
      I4 => \reg_384_reg_n_7_[6]\,
      I5 => i_6_reg_725(6),
      O => \icmp_ln879_reg_680[0]_i_22_n_7\
    );
\icmp_ln879_reg_680[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0104_0_i_i_reg_303(8),
      I1 => \op2_assign_reg_361_reg_n_7_[8]\,
      I2 => p_0104_0_i_i_reg_303(7),
      I3 => \op2_assign_reg_361_reg_n_7_[7]\,
      I4 => \op2_assign_reg_361_reg_n_7_[6]\,
      I5 => p_0104_0_i_i_reg_303(6),
      O => \icmp_ln879_reg_680[0]_i_23_n_7\
    );
\icmp_ln879_reg_680[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_6_reg_725(5),
      I1 => \reg_384_reg_n_7_[5]\,
      I2 => i_6_reg_725(4),
      I3 => \reg_384_reg_n_7_[4]\,
      I4 => \reg_384_reg_n_7_[3]\,
      I5 => i_6_reg_725(3),
      O => \icmp_ln879_reg_680[0]_i_24_n_7\
    );
\icmp_ln879_reg_680[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0104_0_i_i_reg_303(5),
      I1 => \op2_assign_reg_361_reg_n_7_[5]\,
      I2 => p_0104_0_i_i_reg_303(4),
      I3 => \op2_assign_reg_361_reg_n_7_[4]\,
      I4 => \op2_assign_reg_361_reg_n_7_[3]\,
      I5 => p_0104_0_i_i_reg_303(3),
      O => \icmp_ln879_reg_680[0]_i_25_n_7\
    );
\icmp_ln879_reg_680[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_6_reg_725(2),
      I1 => \reg_384_reg_n_7_[2]\,
      I2 => i_6_reg_725(1),
      I3 => \reg_384_reg_n_7_[1]\,
      I4 => \reg_384_reg_n_7_[0]\,
      I5 => i_6_reg_725(0),
      O => \icmp_ln879_reg_680[0]_i_26_n_7\
    );
\icmp_ln879_reg_680[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0104_0_i_i_reg_303(2),
      I1 => \op2_assign_reg_361_reg_n_7_[2]\,
      I2 => p_0104_0_i_i_reg_303(1),
      I3 => \op2_assign_reg_361_reg_n_7_[1]\,
      I4 => \op2_assign_reg_361_reg_n_7_[0]\,
      I5 => p_0104_0_i_i_reg_303(0),
      O => \icmp_ln879_reg_680[0]_i_27_n_7\
    );
\icmp_ln879_reg_680[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010101F1"
    )
        port map (
      I0 => i_6_reg_725(30),
      I1 => i_6_reg_725(31),
      I2 => internal_length_hist_U_n_21,
      I3 => \op2_assign_reg_361_reg_n_7_[30]\,
      I4 => \op2_assign_reg_361_reg_n_7_[31]\,
      O => \icmp_ln879_reg_680[0]_i_3_n_7\
    );
\icmp_ln879_reg_680[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(29),
      I1 => i_6_reg_725(28),
      I2 => i_6_reg_725(27),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_11_n_7\,
      O => \icmp_ln879_reg_680[0]_i_4_n_7\
    );
\icmp_ln879_reg_680[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(26),
      I1 => i_6_reg_725(25),
      I2 => i_6_reg_725(24),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_12_n_7\,
      O => \icmp_ln879_reg_680[0]_i_5_n_7\
    );
\icmp_ln879_reg_680[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(23),
      I1 => i_6_reg_725(22),
      I2 => i_6_reg_725(21),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_17_n_7\,
      O => \icmp_ln879_reg_680[0]_i_7_n_7\
    );
\icmp_ln879_reg_680[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(20),
      I1 => i_6_reg_725(19),
      I2 => i_6_reg_725(18),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_18_n_7\,
      O => \icmp_ln879_reg_680[0]_i_8_n_7\
    );
\icmp_ln879_reg_680[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => i_6_reg_725(17),
      I1 => i_6_reg_725(16),
      I2 => i_6_reg_725(15),
      I3 => internal_length_hist_U_n_21,
      I4 => \icmp_ln879_reg_680[0]_i_19_n_7\,
      O => \icmp_ln879_reg_680[0]_i_9_n_7\
    );
\icmp_ln879_reg_680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => icmp_ln879_fu_489_p2,
      Q => icmp_ln879_reg_680,
      R => '0'
    );
\icmp_ln879_reg_680_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln879_reg_680_reg[0]_i_2_n_7\,
      CO(3) => \NLW_icmp_ln879_reg_680_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln879_fu_489_p2,
      CO(1) => \icmp_ln879_reg_680_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln879_reg_680_reg[0]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln879_reg_680_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln879_reg_680[0]_i_3_n_7\,
      S(1) => \icmp_ln879_reg_680[0]_i_4_n_7\,
      S(0) => \icmp_ln879_reg_680[0]_i_5_n_7\
    );
\icmp_ln879_reg_680_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln879_reg_680_reg[0]_i_6_n_7\,
      CO(3) => \icmp_ln879_reg_680_reg[0]_i_2_n_7\,
      CO(2) => \icmp_ln879_reg_680_reg[0]_i_2_n_8\,
      CO(1) => \icmp_ln879_reg_680_reg[0]_i_2_n_9\,
      CO(0) => \icmp_ln879_reg_680_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln879_reg_680_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln879_reg_680[0]_i_7_n_7\,
      S(2) => \icmp_ln879_reg_680[0]_i_8_n_7\,
      S(1) => \icmp_ln879_reg_680[0]_i_9_n_7\,
      S(0) => \icmp_ln879_reg_680[0]_i_10_n_7\
    );
\icmp_ln879_reg_680_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln879_reg_680_reg[0]_i_6_n_7\,
      CO(2) => \icmp_ln879_reg_680_reg[0]_i_6_n_8\,
      CO(1) => \icmp_ln879_reg_680_reg[0]_i_6_n_9\,
      CO(0) => \icmp_ln879_reg_680_reg[0]_i_6_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln879_reg_680_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln879_reg_680[0]_i_13_n_7\,
      S(2) => \icmp_ln879_reg_680[0]_i_14_n_7\,
      S(1) => \icmp_ln879_reg_680[0]_i_15_n_7\,
      S(0) => \icmp_ln879_reg_680[0]_i_16_n_7\
    );
\icmp_ln883_1_reg_666[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \icmp_ln883_1_reg_666[0]_i_2_n_7\,
      I1 => internal_length_hist_U_n_21,
      I2 => \icmp_ln883_1_reg_666[0]_i_3_n_7\,
      O => icmp_ln883_1_fu_474_p2
    );
\icmp_ln883_1_reg_666[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \icmp_ln883_1_reg_666[0]_i_4_n_7\,
      I1 => p_07_0_i_i_reg_332(5),
      I2 => p_07_0_i_i_reg_332(6),
      I3 => p_07_0_i_i_reg_332(3),
      I4 => p_07_0_i_i_reg_332(4),
      O => \icmp_ln883_1_reg_666[0]_i_2_n_7\
    );
\icmp_ln883_1_reg_666[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \icmp_ln883_1_reg_666[0]_i_5_n_7\,
      I1 => \right_curr_V_1_reg_341_reg_n_7_[5]\,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[6]\,
      I3 => \right_curr_V_1_reg_341_reg_n_7_[3]\,
      I4 => \right_curr_V_1_reg_341_reg_n_7_[4]\,
      O => \icmp_ln883_1_reg_666[0]_i_3_n_7\
    );
\icmp_ln883_1_reg_666[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_07_0_i_i_reg_332(0),
      I1 => p_07_0_i_i_reg_332(7),
      I2 => p_07_0_i_i_reg_332(8),
      I3 => p_07_0_i_i_reg_332(2),
      I4 => p_07_0_i_i_reg_332(1),
      O => \icmp_ln883_1_reg_666[0]_i_4_n_7\
    );
\icmp_ln883_1_reg_666[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \right_curr_V_1_reg_341_reg_n_7_[0]\,
      I1 => \right_curr_V_1_reg_341_reg_n_7_[7]\,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[8]\,
      I3 => \right_curr_V_1_reg_341_reg_n_7_[2]\,
      I4 => \right_curr_V_1_reg_341_reg_n_7_[1]\,
      O => \icmp_ln883_1_reg_666[0]_i_5_n_7\
    );
\icmp_ln883_1_reg_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => icmp_ln883_1_fu_474_p2,
      Q => \icmp_ln883_1_reg_666_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln883_reg_662[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \icmp_ln883_reg_662[0]_i_2_n_7\,
      I1 => internal_length_hist_U_n_21,
      I2 => \icmp_ln883_reg_662[0]_i_3_n_7\,
      O => icmp_ln883_fu_468_p2
    );
\icmp_ln883_reg_662[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \icmp_ln883_reg_662[0]_i_4_n_7\,
      I1 => p_09_0_i_i_reg_312(5),
      I2 => p_09_0_i_i_reg_312(6),
      I3 => p_09_0_i_i_reg_312(3),
      I4 => p_09_0_i_i_reg_312(4),
      O => \icmp_ln883_reg_662[0]_i_2_n_7\
    );
\icmp_ln883_reg_662[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \icmp_ln883_reg_662[0]_i_5_n_7\,
      I1 => left_curr_V_1_reg_321(5),
      I2 => left_curr_V_1_reg_321(6),
      I3 => left_curr_V_1_reg_321(3),
      I4 => left_curr_V_1_reg_321(4),
      O => \icmp_ln883_reg_662[0]_i_3_n_7\
    );
\icmp_ln883_reg_662[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_09_0_i_i_reg_312(0),
      I1 => p_09_0_i_i_reg_312(7),
      I2 => p_09_0_i_i_reg_312(8),
      I3 => p_09_0_i_i_reg_312(2),
      I4 => p_09_0_i_i_reg_312(1),
      O => \icmp_ln883_reg_662[0]_i_4_n_7\
    );
\icmp_ln883_reg_662[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => left_curr_V_1_reg_321(0),
      I1 => left_curr_V_1_reg_321(7),
      I2 => left_curr_V_1_reg_321(8),
      I3 => left_curr_V_1_reg_321(2),
      I4 => left_curr_V_1_reg_321(1),
      O => \icmp_ln883_reg_662[0]_i_5_n_7\
    );
\icmp_ln883_reg_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => icmp_ln883_fu_468_p2,
      Q => icmp_ln883_reg_662,
      R => '0'
    );
internal_length_hist_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtlbW
     port map (
      E(0) => internal_length_hist_U_n_8,
      Q(2) => ap_CS_fsm_pp1_stage2,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm[2]_i_2\(6) => \i_0_i_i_reg_282_reg__0\(6),
      \ap_CS_fsm[2]_i_2\(5 downto 0) => i_0_i_i_reg_282_reg(5 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter1_reg => internal_length_hist_U_n_21,
      \child_depth_curr_V_1_reg_710_reg[2]\ => internal_length_hist_U_n_22,
      \child_depth_curr_V_1_reg_710_reg[3]\ => internal_length_hist_U_n_23,
      \child_depth_curr_V_1_reg_710_reg[4]\ => internal_length_hist_U_n_24,
      \i_0_i_i_reg_282_reg[3]\ => internal_length_hist_U_n_9,
      icmp_ln883_reg_662 => icmp_ln883_reg_662,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0),
      \p_0106_0_i_i_reg_352_reg[3]\ => internal_length_hist_U_n_10,
      \p_0106_0_i_i_reg_352_reg[4]\ => internal_length_hist_U_n_11,
      \p_0106_0_i_i_reg_352_reg[5]\ => ap_enable_reg_pp1_iter1_reg_n_7,
      p_0_in => compute_bit_length_U0_length_histogram_V_we0,
      \q0_reg[0]\ => \zext_ln544_7_reg_670_reg_n_7_[0]\,
      \q0_reg[0]_0\ => \zext_ln544_7_reg_670_reg_n_7_[1]\,
      \q0_reg[0]_1\ => \zext_ln544_7_reg_670_reg_n_7_[2]\,
      \q0_reg[0]_2\ => \zext_ln544_7_reg_670_reg_n_7_[3]\,
      \q0_reg[0]_3\ => \zext_ln544_7_reg_670_reg_n_7_[4]\,
      \q0_reg[0]_4\ => \zext_ln544_7_reg_670_reg_n_7_[5]\,
      \q0_reg[8]\(8) => internal_length_hist_U_n_25,
      \q0_reg[8]\(7) => internal_length_hist_U_n_26,
      \q0_reg[8]\(6) => internal_length_hist_U_n_27,
      \q0_reg[8]\(5) => internal_length_hist_U_n_28,
      \q0_reg[8]\(4) => internal_length_hist_U_n_29,
      \q0_reg[8]\(3) => internal_length_hist_U_n_30,
      \q0_reg[8]\(2) => internal_length_hist_U_n_31,
      \q0_reg[8]\(1) => internal_length_hist_U_n_32,
      \q0_reg[8]\(0) => internal_length_hist_U_n_33,
      ram_reg => \icmp_ln883_1_reg_666_reg_n_7_[0]\,
      ram_reg_0 => \tmp_reg_652_reg_n_7_[0]\,
      ram_reg_1(8 downto 0) => count_V_reg_690(8 downto 0),
      ram_reg_2 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[0]\,
      ram_reg_3 => \ap_phi_reg_pp1_iter0_phi_ln700_i_i_reg_371_reg_n_7_[1]\,
      \zext_ln544_7_reg_670_reg[5]\(5 downto 0) => p_0106_0_i_i_reg_352(5 downto 0),
      \zext_ln544_7_reg_670_reg[5]_0\(5 downto 0) => child_depth_curr_V_1_reg_710(5 downto 0)
    );
\iptr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^q\(2),
      I2 => compute_bit_length_U0_ap_continue,
      I3 => \iptr_reg[0]\(0),
      O => ap_done_reg_reg_1
    );
\left_curr_V_1_reg_321[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(0),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(0),
      O => \left_curr_V_1_reg_321[0]_i_1_n_7\
    );
\left_curr_V_1_reg_321[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(1),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(1),
      O => \left_curr_V_1_reg_321[1]_i_1_n_7\
    );
\left_curr_V_1_reg_321[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(2),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(2),
      O => \left_curr_V_1_reg_321[2]_i_1_n_7\
    );
\left_curr_V_1_reg_321[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(3),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(3),
      O => \left_curr_V_1_reg_321[3]_i_1_n_7\
    );
\left_curr_V_1_reg_321[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(4),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(4),
      O => \left_curr_V_1_reg_321[4]_i_1_n_7\
    );
\left_curr_V_1_reg_321[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(5),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(5),
      O => \left_curr_V_1_reg_321[5]_i_1_n_7\
    );
\left_curr_V_1_reg_321[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(6),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(6),
      O => \left_curr_V_1_reg_321[6]_i_1_n_7\
    );
\left_curr_V_1_reg_321[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(7),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(7),
      O => \left_curr_V_1_reg_321[7]_i_1_n_7\
    );
\left_curr_V_1_reg_321[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_next_V_reg_612(8),
      I1 => internal_length_hist_U_n_21,
      I2 => left_next_V_1_reg_715(8),
      O => \left_curr_V_1_reg_321[8]_i_1_n_7\
    );
\left_curr_V_1_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[0]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(0),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[1]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(1),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[2]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(2),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[3]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(3),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[4]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(4),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[5]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(5),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[6]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(6),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[7]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(7),
      R => '0'
    );
\left_curr_V_1_reg_321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \left_curr_V_1_reg_321[8]_i_1_n_7\,
      Q => left_curr_V_1_reg_321(8),
      R => '0'
    );
\left_curr_V_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(0),
      Q => left_curr_V_reg_607(0),
      R => '0'
    );
\left_curr_V_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(1),
      Q => left_curr_V_reg_607(1),
      R => '0'
    );
\left_curr_V_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(2),
      Q => left_curr_V_reg_607(2),
      R => '0'
    );
\left_curr_V_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(3),
      Q => left_curr_V_reg_607(3),
      R => '0'
    );
\left_curr_V_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(4),
      Q => left_curr_V_reg_607(4),
      R => '0'
    );
\left_curr_V_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(5),
      Q => left_curr_V_reg_607(5),
      R => '0'
    );
\left_curr_V_reg_607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(6),
      Q => left_curr_V_reg_607(6),
      R => '0'
    );
\left_curr_V_reg_607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(7),
      Q => left_curr_V_reg_607(7),
      R => '0'
    );
\left_curr_V_reg_607_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_curr_V_reg_607_reg[8]_0\(8),
      Q => left_curr_V_reg_607(8),
      R => '0'
    );
\left_next_V_1_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(0),
      Q => left_next_V_1_reg_715(0),
      R => '0'
    );
\left_next_V_1_reg_715_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(1),
      Q => left_next_V_1_reg_715(1),
      R => '0'
    );
\left_next_V_1_reg_715_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(2),
      Q => left_next_V_1_reg_715(2),
      R => '0'
    );
\left_next_V_1_reg_715_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(3),
      Q => left_next_V_1_reg_715(3),
      R => '0'
    );
\left_next_V_1_reg_715_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(4),
      Q => left_next_V_1_reg_715(4),
      R => '0'
    );
\left_next_V_1_reg_715_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(5),
      Q => left_next_V_1_reg_715(5),
      R => '0'
    );
\left_next_V_1_reg_715_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(6),
      Q => left_next_V_1_reg_715(6),
      R => '0'
    );
\left_next_V_1_reg_715_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(7),
      Q => left_next_V_1_reg_715(7),
      R => '0'
    );
\left_next_V_1_reg_715_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \left_curr_V_reg_607_reg[8]_0\(8),
      Q => left_next_V_1_reg_715(8),
      R => '0'
    );
\left_next_V_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(0),
      Q => left_next_V_reg_612(0),
      R => '0'
    );
\left_next_V_reg_612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(1),
      Q => left_next_V_reg_612(1),
      R => '0'
    );
\left_next_V_reg_612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(2),
      Q => left_next_V_reg_612(2),
      R => '0'
    );
\left_next_V_reg_612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(3),
      Q => left_next_V_reg_612(3),
      R => '0'
    );
\left_next_V_reg_612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(4),
      Q => left_next_V_reg_612(4),
      R => '0'
    );
\left_next_V_reg_612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(5),
      Q => left_next_V_reg_612(5),
      R => '0'
    );
\left_next_V_reg_612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(6),
      Q => left_next_V_reg_612(6),
      R => '0'
    );
\left_next_V_reg_612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(7),
      Q => left_next_V_reg_612(7),
      R => '0'
    );
\left_next_V_reg_612_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \left_next_V_reg_612_reg[8]_0\(8),
      Q => left_next_V_reg_612(8),
      R => '0'
    );
\length_V_reg_656[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => p_0106_0_i_i_reg_352(0),
      I1 => internal_length_hist_U_n_21,
      I2 => child_depth_curr_V_1_reg_710(0),
      O => zext_ln544_7_fu_480_p1(0)
    );
\length_V_reg_656[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => p_0106_0_i_i_reg_352(0),
      I1 => p_0106_0_i_i_reg_352(1),
      I2 => internal_length_hist_U_n_21,
      I3 => child_depth_curr_V_1_reg_710(0),
      I4 => child_depth_curr_V_1_reg_710(1),
      O => zext_ln544_7_fu_480_p1(1)
    );
\length_V_reg_656[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => p_0106_0_i_i_reg_352(1),
      I1 => p_0106_0_i_i_reg_352(0),
      I2 => p_0106_0_i_i_reg_352(2),
      I3 => internal_length_hist_U_n_21,
      I4 => \length_V_reg_656[2]_i_2_n_7\,
      O => zext_ln544_7_fu_480_p1(2)
    );
\length_V_reg_656[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => child_depth_curr_V_1_reg_710(1),
      I1 => child_depth_curr_V_1_reg_710(0),
      I2 => child_depth_curr_V_1_reg_710(2),
      O => \length_V_reg_656[2]_i_2_n_7\
    );
\length_V_reg_656[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => p_0106_0_i_i_reg_352(2),
      I1 => p_0106_0_i_i_reg_352(0),
      I2 => p_0106_0_i_i_reg_352(1),
      I3 => p_0106_0_i_i_reg_352(3),
      I4 => internal_length_hist_U_n_21,
      I5 => internal_length_hist_U_n_22,
      O => zext_ln544_7_fu_480_p1(3)
    );
\length_V_reg_656[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => internal_length_hist_U_n_10,
      I1 => internal_length_hist_U_n_21,
      I2 => internal_length_hist_U_n_23,
      O => zext_ln544_7_fu_480_p1(4)
    );
\length_V_reg_656[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => internal_length_hist_U_n_11,
      I1 => internal_length_hist_U_n_21,
      I2 => internal_length_hist_U_n_24,
      O => zext_ln544_7_fu_480_p1(5)
    );
\length_V_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(0),
      Q => length_V_reg_656(0),
      R => '0'
    );
\length_V_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(1),
      Q => length_V_reg_656(1),
      R => '0'
    );
\length_V_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(2),
      Q => length_V_reg_656(2),
      R => '0'
    );
\length_V_reg_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(3),
      Q => length_V_reg_656(3),
      R => '0'
    );
\length_V_reg_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(4),
      Q => length_V_reg_656(4),
      R => '0'
    );
\length_V_reg_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln61_reg_6850,
      D => zext_ln544_7_fu_480_p1(5),
      Q => length_V_reg_656(5),
      R => '0'
    );
\op2_assign_reg_361[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[0]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(0),
      O => \op2_assign_reg_361[0]_i_1_n_7\
    );
\op2_assign_reg_361[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(10),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[10]_i_1_n_7\
    );
\op2_assign_reg_361[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(11),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[11]_i_1_n_7\
    );
\op2_assign_reg_361[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(12),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[12]_i_1_n_7\
    );
\op2_assign_reg_361[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(13),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[13]_i_1_n_7\
    );
\op2_assign_reg_361[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(14),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[14]_i_1_n_7\
    );
\op2_assign_reg_361[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(15),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[15]_i_1_n_7\
    );
\op2_assign_reg_361[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(16),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[16]_i_1_n_7\
    );
\op2_assign_reg_361[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(17),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[17]_i_1_n_7\
    );
\op2_assign_reg_361[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(18),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[18]_i_1_n_7\
    );
\op2_assign_reg_361[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(19),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[19]_i_1_n_7\
    );
\op2_assign_reg_361[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[1]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(1),
      O => \op2_assign_reg_361[1]_i_1_n_7\
    );
\op2_assign_reg_361[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(20),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[20]_i_1_n_7\
    );
\op2_assign_reg_361[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(21),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[21]_i_1_n_7\
    );
\op2_assign_reg_361[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(22),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[22]_i_1_n_7\
    );
\op2_assign_reg_361[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(23),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[23]_i_1_n_7\
    );
\op2_assign_reg_361[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(24),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[24]_i_1_n_7\
    );
\op2_assign_reg_361[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(25),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[25]_i_1_n_7\
    );
\op2_assign_reg_361[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(26),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[26]_i_1_n_7\
    );
\op2_assign_reg_361[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(27),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[27]_i_1_n_7\
    );
\op2_assign_reg_361[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(28),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[28]_i_1_n_7\
    );
\op2_assign_reg_361[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(29),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[29]_i_1_n_7\
    );
\op2_assign_reg_361[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[2]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(2),
      O => \op2_assign_reg_361[2]_i_1_n_7\
    );
\op2_assign_reg_361[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(30),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[30]_i_1_n_7\
    );
\op2_assign_reg_361[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[9]\,
      I1 => internal_length_hist_U_n_21,
      I2 => ap_CS_fsm_state8,
      O => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(31),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[31]_i_2_n_7\
    );
\op2_assign_reg_361[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[3]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(3),
      O => \op2_assign_reg_361[3]_i_1_n_7\
    );
\op2_assign_reg_361[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[4]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(4),
      O => \op2_assign_reg_361[4]_i_1_n_7\
    );
\op2_assign_reg_361[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[5]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(5),
      O => \op2_assign_reg_361[5]_i_1_n_7\
    );
\op2_assign_reg_361[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[6]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(6),
      O => \op2_assign_reg_361[6]_i_1_n_7\
    );
\op2_assign_reg_361[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[7]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(7),
      O => \op2_assign_reg_361[7]_i_1_n_7\
    );
\op2_assign_reg_361[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => internal_length_hist_U_n_21,
      O => right_curr_V_1_reg_341
    );
\op2_assign_reg_361[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[8]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(8),
      O => \op2_assign_reg_361[8]_i_2_n_7\
    );
\op2_assign_reg_361[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_6_reg_725(9),
      I1 => internal_length_hist_U_n_21,
      O => \op2_assign_reg_361[9]_i_1_n_7\
    );
\op2_assign_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[0]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[0]\,
      R => '0'
    );
\op2_assign_reg_361_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[10]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[10]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[11]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[11]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[12]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[12]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[13]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[13]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[14]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[14]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[15]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[15]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[16]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[16]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[17]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[17]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[18]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[18]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[19]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[19]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[1]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[1]\,
      R => '0'
    );
\op2_assign_reg_361_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[20]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[20]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[21]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[21]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[22]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[22]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[23]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[23]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[24]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[24]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[25]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[25]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[26]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[26]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[27]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[27]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[28]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[28]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[29]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[29]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[2]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[2]\,
      R => '0'
    );
\op2_assign_reg_361_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[30]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[30]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[31]_i_2_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[31]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\op2_assign_reg_361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[3]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[3]\,
      R => '0'
    );
\op2_assign_reg_361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[4]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[4]\,
      R => '0'
    );
\op2_assign_reg_361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[5]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[5]\,
      R => '0'
    );
\op2_assign_reg_361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[6]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[6]\,
      R => '0'
    );
\op2_assign_reg_361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[7]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[7]\,
      R => '0'
    );
\op2_assign_reg_361_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[8]_i_2_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[8]\,
      R => '0'
    );
\op2_assign_reg_361_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \op2_assign_reg_361[9]_i_1_n_7\,
      Q => \op2_assign_reg_361_reg_n_7_[9]\,
      S => \op2_assign_reg_361[31]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[0]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[0]\,
      O => \p_0104_0_i_i_reg_303[0]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[1]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[1]\,
      O => \p_0104_0_i_i_reg_303[1]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[2]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[2]\,
      O => \p_0104_0_i_i_reg_303[2]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[3]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[3]\,
      O => \p_0104_0_i_i_reg_303[3]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[4]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[4]\,
      O => \p_0104_0_i_i_reg_303[4]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[5]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[5]\,
      O => \p_0104_0_i_i_reg_303[5]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[6]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[6]\,
      O => \p_0104_0_i_i_reg_303[6]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[7]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[7]\,
      O => \p_0104_0_i_i_reg_303[7]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \parent_next_V_reg_601_reg_n_7_[8]\,
      I1 => internal_length_hist_U_n_21,
      I2 => \reg_384_reg_n_7_[8]\,
      O => \p_0104_0_i_i_reg_303[8]_i_1_n_7\
    );
\p_0104_0_i_i_reg_303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[0]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(0),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[1]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(1),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[2]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(2),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[3]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(3),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[4]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(4),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[5]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(5),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[6]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(6),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[7]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(7),
      R => '0'
    );
\p_0104_0_i_i_reg_303_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_0104_0_i_i_reg_303[8]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_303(8),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_18,
      Q => p_0106_0_i_i_reg_352(0),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_17,
      Q => p_0106_0_i_i_reg_352(1),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_16,
      Q => p_0106_0_i_i_reg_352(2),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_15,
      Q => p_0106_0_i_i_reg_352(3),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_14,
      Q => p_0106_0_i_i_reg_352(4),
      R => '0'
    );
\p_0106_0_i_i_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => child_depth_V_U_n_13,
      Q => p_0106_0_i_i_reg_352(5),
      R => '0'
    );
\p_07_0_i_i_reg_332[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(0),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[0]\,
      O => \p_07_0_i_i_reg_332[0]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(1),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[1]\,
      O => \p_07_0_i_i_reg_332[1]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(2),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[2]\,
      O => \p_07_0_i_i_reg_332[2]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(3),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[3]\,
      O => \p_07_0_i_i_reg_332[3]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(4),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[4]\,
      O => \p_07_0_i_i_reg_332[4]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(5),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[5]\,
      O => \p_07_0_i_i_reg_332[5]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(6),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[6]\,
      O => \p_07_0_i_i_reg_332[6]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(7),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[7]\,
      O => \p_07_0_i_i_reg_332[7]_i_1_n_7\
    );
\p_07_0_i_i_reg_332[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_curr_V_reg_617(8),
      I1 => internal_length_hist_U_n_21,
      I2 => \right_curr_V_1_reg_341_reg_n_7_[8]\,
      O => \p_07_0_i_i_reg_332[8]_i_1_n_7\
    );
\p_07_0_i_i_reg_332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[0]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(0),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[1]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(1),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[2]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(2),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[3]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(3),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[4]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(4),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[5]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(5),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[6]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(6),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[7]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(7),
      R => '0'
    );
\p_07_0_i_i_reg_332_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_07_0_i_i_reg_332[8]_i_1_n_7\,
      Q => p_07_0_i_i_reg_332(8),
      R => '0'
    );
\p_097_0_i_i_reg_293[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => tmp_reg_652_pp1_iter1_reg,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage1,
      O => \p_097_0_i_i_reg_293[5]_i_1_n_7\
    );
\p_097_0_i_i_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_24,
      Q => p_097_0_i_i_reg_293(0),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_23,
      Q => p_097_0_i_i_reg_293(1),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_22,
      Q => p_097_0_i_i_reg_293(2),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_21,
      Q => p_097_0_i_i_reg_293(3),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_20,
      Q => p_097_0_i_i_reg_293(4),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_097_0_i_i_reg_293[5]_i_1_n_7\,
      D => child_depth_V_U_n_19,
      Q => p_097_0_i_i_reg_293(5),
      R => '0'
    );
\p_09_0_i_i_reg_312[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(0),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(0),
      O => \p_09_0_i_i_reg_312[0]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(1),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(1),
      O => \p_09_0_i_i_reg_312[1]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(2),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(2),
      O => \p_09_0_i_i_reg_312[2]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(3),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(3),
      O => \p_09_0_i_i_reg_312[3]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(4),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(4),
      O => \p_09_0_i_i_reg_312[4]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(5),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(5),
      O => \p_09_0_i_i_reg_312[5]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(6),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(6),
      O => \p_09_0_i_i_reg_312[6]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(7),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(7),
      O => \p_09_0_i_i_reg_312[7]_i_1_n_7\
    );
\p_09_0_i_i_reg_312[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => left_curr_V_reg_607(8),
      I1 => internal_length_hist_U_n_21,
      I2 => left_curr_V_1_reg_321(8),
      O => \p_09_0_i_i_reg_312[8]_i_1_n_7\
    );
\p_09_0_i_i_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[0]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(0),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[1]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(1),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[2]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(2),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[3]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(3),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[4]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(4),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[5]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(5),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[6]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(6),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[7]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(7),
      R => '0'
    );
\p_09_0_i_i_reg_312_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \p_09_0_i_i_reg_312[8]_i_1_n_7\,
      Q => p_09_0_i_i_reg_312(8),
      R => '0'
    );
\parent_next_V_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(0),
      Q => \parent_next_V_reg_601_reg_n_7_[0]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(1),
      Q => \parent_next_V_reg_601_reg_n_7_[1]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(2),
      Q => \parent_next_V_reg_601_reg_n_7_[2]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(3),
      Q => \parent_next_V_reg_601_reg_n_7_[3]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(4),
      Q => \parent_next_V_reg_601_reg_n_7_[4]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(5),
      Q => \parent_next_V_reg_601_reg_n_7_[5]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(6),
      Q => \parent_next_V_reg_601_reg_n_7_[6]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(7),
      Q => \parent_next_V_reg_601_reg_n_7_[7]\,
      R => '0'
    );
\parent_next_V_reg_601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \parent_next_V_reg_601_reg[8]_0\(8),
      Q => \parent_next_V_reg_601_reg_n_7_[8]\,
      R => '0'
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(0),
      I1 => \i_reg_560_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(0),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(0)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(0),
      I4 => ram_reg(0),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(0)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => \i_reg_560_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(0),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(0)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(0),
      I4 => ram_reg_0(0),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(0)
    );
\ram_reg_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr,
      O => ADDRBWRADDR(7)
    );
\ram_reg_i_11__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(7)
    );
\ram_reg_i_11__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(7)
    );
\ram_reg_i_11__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(7)
    );
\ram_reg_i_11__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(7)
    );
\ram_reg_i_11__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(7)
    );
\ram_reg_i_12__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr,
      O => ADDRBWRADDR(6)
    );
\ram_reg_i_12__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(6)
    );
\ram_reg_i_12__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(6)
    );
\ram_reg_i_12__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(6)
    );
\ram_reg_i_12__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(6)
    );
\ram_reg_i_12__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(6),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(6)
    );
\ram_reg_i_13__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr,
      O => ADDRBWRADDR(5)
    );
\ram_reg_i_13__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(5)
    );
\ram_reg_i_13__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(5)
    );
\ram_reg_i_13__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(5)
    );
\ram_reg_i_13__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(5)
    );
\ram_reg_i_13__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(5),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(5)
    );
\ram_reg_i_14__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(4)
    );
\ram_reg_i_14__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(4)
    );
\ram_reg_i_14__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(4)
    );
\ram_reg_i_14__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(4)
    );
\ram_reg_i_14__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(4)
    );
\ram_reg_i_14__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(4),
      I1 => iptr,
      O => ADDRBWRADDR(4)
    );
\ram_reg_i_15__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(3)
    );
\ram_reg_i_15__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(3)
    );
\ram_reg_i_15__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr,
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_15__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(3)
    );
\ram_reg_i_15__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(3)
    );
\ram_reg_i_15__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(3),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(3)
    );
\ram_reg_i_16__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(2)
    );
\ram_reg_i_16__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(2)
    );
\ram_reg_i_16__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr,
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_16__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(2)
    );
\ram_reg_i_16__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(2)
    );
\ram_reg_i_16__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(2),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(2)
    );
\ram_reg_i_17__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(1)
    );
\ram_reg_i_17__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(1)
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_pp1_stage2,
      I2 => ap_enable_reg_pp1_iter0,
      O => WEA(0)
    );
\ram_reg_i_17__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr,
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_17__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(1)
    );
\ram_reg_i_17__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(1)
    );
\ram_reg_i_17__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(1),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(1)
    );
\ram_reg_i_18__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_3\(0)
    );
\ram_reg_i_18__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr_1,
      O => \add_ln26_reg_566_reg[7]_4\(0)
    );
\ram_reg_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_18__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr,
      O => \add_ln26_reg_566_reg[7]_0\(0)
    );
\ram_reg_i_18__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_1\(0)
    );
\ram_reg_i_18__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(0),
      I1 => iptr_0,
      O => \add_ln26_reg_566_reg[7]_2\(0)
    );
\ram_reg_i_29__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_CS_fsm_pp1_stage1,
      O => \^ap_enable_reg_pp1_iter0_reg_0\
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(5),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[5]\,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_31__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[7]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(7),
      O => compute_bit_length_U0_right_V_address0(7)
    );
\ram_reg_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[6]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(6),
      O => compute_bit_length_U0_right_V_address0(6)
    );
\ram_reg_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[5]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(5),
      O => compute_bit_length_U0_right_V_address0(5)
    );
\ram_reg_i_35__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[4]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(4),
      O => compute_bit_length_U0_right_V_address0(4)
    );
\ram_reg_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[3]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(3),
      O => compute_bit_length_U0_right_V_address0(3)
    );
\ram_reg_i_37__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[2]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(2),
      O => compute_bit_length_U0_right_V_address0(2)
    );
\ram_reg_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[1]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(1),
      O => compute_bit_length_U0_right_V_address0(1)
    );
\ram_reg_i_39__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(0),
      O => compute_bit_length_U0_right_V_address0(0)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(7),
      I1 => \i_reg_560_reg_n_7_[7]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(7),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(7)
    );
\ram_reg_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(4),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[4]\,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[7]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(7),
      I4 => ram_reg(7),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(7)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => \i_reg_560_reg_n_7_[7]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(7),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(7)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[7]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(7),
      I4 => ram_reg_0(7),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(7)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(6),
      I1 => \i_reg_560_reg_n_7_[6]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(6),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(6)
    );
\ram_reg_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(3),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[3]\,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[6]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(6),
      I4 => ram_reg(6),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(6)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => \i_reg_560_reg_n_7_[6]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(6),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(6)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[6]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(6),
      I4 => ram_reg_0(6),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(6)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(5),
      I1 => \i_reg_560_reg_n_7_[5]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(5),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(5)
    );
\ram_reg_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(2),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[2]\,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[5]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(5),
      I4 => ram_reg(5),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(5)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => \i_reg_560_reg_n_7_[5]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(5),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(5)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[5]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(5),
      I4 => ram_reg_0(5),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(5)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(4),
      I1 => \i_reg_560_reg_n_7_[4]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(4),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(4)
    );
\ram_reg_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(1),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[1]\,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[4]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(4),
      I4 => ram_reg(4),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(4)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => \i_reg_560_reg_n_7_[4]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(4),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(4)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[4]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(4),
      I4 => ram_reg_0(4),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(4)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(3),
      I1 => \i_reg_560_reg_n_7_[3]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(3),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(3)
    );
\ram_reg_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => \zext_ln544_7_reg_670_reg_n_7_[0]\,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[3]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(3),
      I4 => ram_reg(3),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(3)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => \i_reg_560_reg_n_7_[3]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(3),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(3)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[3]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(3),
      I4 => ram_reg_0(3),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(3)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(2),
      I1 => \i_reg_560_reg_n_7_[2]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(2),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(2)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[2]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(2),
      I4 => ram_reg(2),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(2)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => \i_reg_560_reg_n_7_[2]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(2),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(2)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[2]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(2),
      I4 => ram_reg_0(2),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg(1),
      I1 => \i_reg_560_reg_n_7_[1]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(1),
      I5 => iptr_0,
      O => \op_assign_reg_257_reg[7]\(1)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[1]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(1),
      I4 => ram_reg(1),
      I5 => iptr_0,
      O => \i_reg_560_reg[7]_0\(1)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCCC0CCC"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => \i_reg_560_reg_n_7_[1]\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => ap_CS_fsm_pp1_stage1,
      I4 => add_ln61_reg_685(1),
      I5 => iptr_1,
      O => \right_V_addr_reg_832_reg[7]\(1)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEA2AFFFF0000"
    )
        port map (
      I0 => \i_reg_560_reg_n_7_[1]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage1,
      I3 => add_ln61_reg_685(1),
      I4 => ram_reg_0(1),
      I5 => iptr_1,
      O => \i_reg_560_reg[7]_1\(1)
    );
\reg_384[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \tmp_reg_652_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_CS_fsm_pp1_stage2,
      I3 => ap_CS_fsm_state5,
      O => reg_3840
    );
\reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(0),
      Q => \reg_384_reg_n_7_[0]\,
      R => '0'
    );
\reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(1),
      Q => \reg_384_reg_n_7_[1]\,
      R => '0'
    );
\reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(2),
      Q => \reg_384_reg_n_7_[2]\,
      R => '0'
    );
\reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(3),
      Q => \reg_384_reg_n_7_[3]\,
      R => '0'
    );
\reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(4),
      Q => \reg_384_reg_n_7_[4]\,
      R => '0'
    );
\reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(5),
      Q => \reg_384_reg_n_7_[5]\,
      R => '0'
    );
\reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(6),
      Q => \reg_384_reg_n_7_[6]\,
      R => '0'
    );
\reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(7),
      Q => \reg_384_reg_n_7_[7]\,
      R => '0'
    );
\reg_384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3840,
      D => \reg_384_reg[8]_0\(8),
      Q => \reg_384_reg_n_7_[8]\,
      R => '0'
    );
\right_curr_V_1_reg_341[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(0),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(0),
      O => \right_curr_V_1_reg_341[0]_i_1_n_7\
    );
\right_curr_V_1_reg_341[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(1),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(1),
      O => \right_curr_V_1_reg_341[1]_i_1_n_7\
    );
\right_curr_V_1_reg_341[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(2),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(2),
      O => \right_curr_V_1_reg_341[2]_i_1_n_7\
    );
\right_curr_V_1_reg_341[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(3),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(3),
      O => \right_curr_V_1_reg_341[3]_i_1_n_7\
    );
\right_curr_V_1_reg_341[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(4),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(4),
      O => \right_curr_V_1_reg_341[4]_i_1_n_7\
    );
\right_curr_V_1_reg_341[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(5),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(5),
      O => \right_curr_V_1_reg_341[5]_i_1_n_7\
    );
\right_curr_V_1_reg_341[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(6),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(6),
      O => \right_curr_V_1_reg_341[6]_i_1_n_7\
    );
\right_curr_V_1_reg_341[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(7),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(7),
      O => \right_curr_V_1_reg_341[7]_i_1_n_7\
    );
\right_curr_V_1_reg_341[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => right_next_V_reg_622(8),
      I1 => internal_length_hist_U_n_21,
      I2 => right_next_V_1_reg_720(8),
      O => \right_curr_V_1_reg_341[8]_i_1_n_7\
    );
\right_curr_V_1_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[0]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[0]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[1]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[1]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[2]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[2]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[3]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[3]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[4]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[4]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[5]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[5]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[6]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[6]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[7]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[7]\,
      R => '0'
    );
\right_curr_V_1_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_341,
      D => \right_curr_V_1_reg_341[8]_i_1_n_7\,
      Q => \right_curr_V_1_reg_341_reg_n_7_[8]\,
      R => '0'
    );
\right_curr_V_reg_617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(0),
      Q => right_curr_V_reg_617(0),
      R => '0'
    );
\right_curr_V_reg_617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(1),
      Q => right_curr_V_reg_617(1),
      R => '0'
    );
\right_curr_V_reg_617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(2),
      Q => right_curr_V_reg_617(2),
      R => '0'
    );
\right_curr_V_reg_617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(3),
      Q => right_curr_V_reg_617(3),
      R => '0'
    );
\right_curr_V_reg_617_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(4),
      Q => right_curr_V_reg_617(4),
      R => '0'
    );
\right_curr_V_reg_617_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(5),
      Q => right_curr_V_reg_617(5),
      R => '0'
    );
\right_curr_V_reg_617_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(6),
      Q => right_curr_V_reg_617(6),
      R => '0'
    );
\right_curr_V_reg_617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(7),
      Q => right_curr_V_reg_617(7),
      R => '0'
    );
\right_curr_V_reg_617_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_curr_V_reg_617_reg[8]_0\(8),
      Q => right_curr_V_reg_617(8),
      R => '0'
    );
\right_next_V_1_reg_720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(0),
      Q => right_next_V_1_reg_720(0),
      R => '0'
    );
\right_next_V_1_reg_720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(1),
      Q => right_next_V_1_reg_720(1),
      R => '0'
    );
\right_next_V_1_reg_720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(2),
      Q => right_next_V_1_reg_720(2),
      R => '0'
    );
\right_next_V_1_reg_720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(3),
      Q => right_next_V_1_reg_720(3),
      R => '0'
    );
\right_next_V_1_reg_720_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(4),
      Q => right_next_V_1_reg_720(4),
      R => '0'
    );
\right_next_V_1_reg_720_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(5),
      Q => right_next_V_1_reg_720(5),
      R => '0'
    );
\right_next_V_1_reg_720_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(6),
      Q => right_next_V_1_reg_720(6),
      R => '0'
    );
\right_next_V_1_reg_720_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(7),
      Q => right_next_V_1_reg_720(7),
      R => '0'
    );
\right_next_V_1_reg_720_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => child_depth_curr_V_1_reg_7100,
      D => \right_curr_V_reg_617_reg[8]_0\(8),
      Q => right_next_V_1_reg_720(8),
      R => '0'
    );
\right_next_V_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(0),
      Q => right_next_V_reg_622(0),
      R => '0'
    );
\right_next_V_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(1),
      Q => right_next_V_reg_622(1),
      R => '0'
    );
\right_next_V_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(2),
      Q => right_next_V_reg_622(2),
      R => '0'
    );
\right_next_V_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(3),
      Q => right_next_V_reg_622(3),
      R => '0'
    );
\right_next_V_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(4),
      Q => right_next_V_reg_622(4),
      R => '0'
    );
\right_next_V_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(5),
      Q => right_next_V_reg_622(5),
      R => '0'
    );
\right_next_V_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(6),
      Q => right_next_V_reg_622(6),
      R => '0'
    );
\right_next_V_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(7),
      Q => right_next_V_reg_622(7),
      R => '0'
    );
\right_next_V_reg_622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \right_next_V_reg_622_reg[8]_0\(8),
      Q => right_next_V_reg_622(8),
      R => '0'
    );
\tmp_reg_652[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \op2_assign_reg_361_reg_n_7_[31]\,
      I1 => internal_length_hist_U_n_21,
      I2 => i_6_reg_725(31),
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => \tmp_reg_652_reg_n_7_[0]\,
      O => \tmp_reg_652[0]_i_1_n_7\
    );
\tmp_reg_652_pp1_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_reg_652_reg_n_7_[0]\,
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => tmp_reg_652_pp1_iter1_reg,
      O => \tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7\
    );
\tmp_reg_652_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_652_pp1_iter1_reg[0]_i_1_n_7\,
      Q => tmp_reg_652_pp1_iter1_reg,
      R => '0'
    );
\tmp_reg_652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_652[0]_i_1_n_7\,
      Q => \tmp_reg_652_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln13_reg_540[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_done_reg\,
      I2 => parent_V_t_empty_n,
      I3 => left_V_t_empty_n,
      I4 => right_V_t_empty_n,
      I5 => extLd_loc_c20_empty_n,
      O => \^compute_bit_length_u0_extld_loc_read\
    );
\zext_ln13_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(0),
      Q => zext_ln13_reg_540(0),
      R => '0'
    );
\zext_ln13_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(1),
      Q => zext_ln13_reg_540(1),
      R => '0'
    );
\zext_ln13_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(2),
      Q => zext_ln13_reg_540(2),
      R => '0'
    );
\zext_ln13_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(3),
      Q => zext_ln13_reg_540(3),
      R => '0'
    );
\zext_ln13_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(4),
      Q => zext_ln13_reg_540(4),
      R => '0'
    );
\zext_ln13_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(5),
      Q => zext_ln13_reg_540(5),
      R => '0'
    );
\zext_ln13_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(6),
      Q => zext_ln13_reg_540(6),
      R => '0'
    );
\zext_ln13_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(7),
      Q => zext_ln13_reg_540(7),
      R => '0'
    );
\zext_ln13_reg_540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => D(8),
      Q => zext_ln13_reg_540(8),
      R => '0'
    );
\zext_ln544_7_reg_670[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8FFA8FFA8A8A8"
    )
        port map (
      I0 => \zext_ln544_7_reg_670[5]_i_2_n_7\,
      I1 => \icmp_ln883_reg_662[0]_i_2_n_7\,
      I2 => \icmp_ln883_1_reg_666[0]_i_2_n_7\,
      I3 => \zext_ln544_7_reg_670[5]_i_3_n_7\,
      I4 => \icmp_ln883_reg_662[0]_i_3_n_7\,
      I5 => \icmp_ln883_1_reg_666[0]_i_3_n_7\,
      O => internal_length_hist_2_reg_6750
    );
\zext_ln544_7_reg_670[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \tmp_reg_652_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => \op2_assign_reg_361_reg_n_7_[31]\,
      O => \zext_ln544_7_reg_670[5]_i_2_n_7\
    );
\zext_ln544_7_reg_670[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => internal_length_hist_U_n_21,
      I1 => i_6_reg_725(31),
      O => \zext_ln544_7_reg_670[5]_i_3_n_7\
    );
\zext_ln544_7_reg_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(0),
      Q => \zext_ln544_7_reg_670_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln544_7_reg_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(1),
      Q => \zext_ln544_7_reg_670_reg_n_7_[1]\,
      R => '0'
    );
\zext_ln544_7_reg_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(2),
      Q => \zext_ln544_7_reg_670_reg_n_7_[2]\,
      R => '0'
    );
\zext_ln544_7_reg_670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(3),
      Q => \zext_ln544_7_reg_670_reg_n_7_[3]\,
      R => '0'
    );
\zext_ln544_7_reg_670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(4),
      Q => \zext_ln544_7_reg_670_reg_n_7_[4]\,
      R => '0'
    );
\zext_ln544_7_reg_670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6750,
      D => zext_ln544_7_fu_480_p1(5),
      Q => \zext_ln544_7_reg_670_reg_n_7_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    create_codeword_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_reg_188_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    length_V_reg_4020 : out STD_LOGIC;
    codeword_length_hist_1_reg_3780 : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_sync_done : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC;
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ret_V_reg_430_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    encoding_TREADY : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    icmp_ln883_fu_265_p2 : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_0216_0_reg_175_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sub_ln556_reg_436_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword : entity is "create_codeword";
end design_1_huffman_encoding_0_1_create_codeword;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1503_fu_234_p2 : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal add_ln700_fu_354_p2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln700_reg_446 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln700_reg_4460 : STD_LOGIC;
  signal \add_ln700_reg_446_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[26]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln700_reg_446_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_7\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_7 : STD_LOGIC;
  signal encoding_TVALID_int : STD_LOGIC;
  signal first_codeword_V_U_n_8 : STD_LOGIC;
  signal first_codeword_V_add_1_reg_414 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal first_codeword_V_add_1_reg_4140 : STD_LOGIC;
  signal first_codeword_V_address0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal first_codeword_V_ce0 : STD_LOGIC;
  signal i1_0_reg_199 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i1_0_reg_1990 : STD_LOGIC;
  signal i_0_reg_1880 : STD_LOGIC;
  signal \^i_0_reg_188_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_4_fu_254_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_4_reg_392[3]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_392[5]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_392[6]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_392[8]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_392[8]_i_3_n_7\ : STD_LOGIC;
  signal i_4_reg_392_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_fu_216_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln17_reg_359 : STD_LOGIC;
  signal icmp_ln17_reg_359_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln25_reg_388_reg_n_7_[0]\ : STD_LOGIC;
  signal \icmp_ln883_reg_410[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln883_reg_410_reg_n_7_[0]\ : STD_LOGIC;
  signal out_reversed_V_1_reg_419 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal out_reversed_V_1_reg_4190 : STD_LOGIC;
  signal \p_0216_0_reg_175[5]_i_2_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[5]_i_3_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[5]_i_4_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[5]_i_5_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[9]_i_2_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[9]_i_3_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[9]_i_4_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175[9]_i_5_n_7\ : STD_LOGIC;
  signal p_0216_0_reg_175_reg0 : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[21]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[25]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \p_0216_0_reg_175_reg_n_7_[26]\ : STD_LOGIC;
  signal p_Result_s_fu_274_p4 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal p_Result_s_reg_4240 : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[0]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[10]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[11]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[12]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[13]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[14]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[15]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[16]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[17]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[18]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[19]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[1]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[20]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[21]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[22]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[23]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[24]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[25]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[26]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[2]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[3]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[4]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[5]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[6]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[7]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[8]\ : STD_LOGIC;
  signal \p_Result_s_reg_424_reg_n_7_[9]\ : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_7 : STD_LOGIC;
  signal ret_V_reg_430 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln556_reg_436 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal trunc_ln1503_fu_230_p1 : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1]\ : STD_LOGIC;
  signal \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2]\ : STD_LOGIC;
  signal \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3]\ : STD_LOGIC;
  signal \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4]\ : STD_LOGIC;
  signal zext_ln20_reg_368_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln20_reg_368_reg0 : STD_LOGIC;
  signal \NLW_add_ln700_reg_446_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_reg_446_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0216_0_reg_175_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0216_0_reg_175_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0216_0_reg_175_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair157";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_0_reg_188[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_0_reg_188[1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \i_0_reg_188[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_0_reg_188[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \i_0_reg_188[4]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \i_4_reg_392[8]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \icmp_ln17_reg_359[0]_i_1\ : label is "soft_lutpair156";
begin
  ADDRBWRADDR(7 downto 0) <= \^addrbwraddr\(7 downto 0);
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \i_0_reg_188_reg[4]_0\(4 downto 0) <= \^i_0_reg_188_reg[4]_0\(4 downto 0);
\add_ln700_reg_446[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_reversed_V_1_reg_419(0),
      O => add_ln700_fu_354_p2(0)
    );
\add_ln700_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(0),
      Q => add_ln700_reg_446(0),
      R => '0'
    );
\add_ln700_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(10),
      Q => add_ln700_reg_446(10),
      R => '0'
    );
\add_ln700_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(11),
      Q => add_ln700_reg_446(11),
      R => '0'
    );
\add_ln700_reg_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(12),
      Q => add_ln700_reg_446(12),
      R => '0'
    );
\add_ln700_reg_446_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[8]_i_1_n_7\,
      CO(3) => \add_ln700_reg_446_reg[12]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[12]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[12]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(12 downto 9),
      S(3 downto 0) => out_reversed_V_1_reg_419(12 downto 9)
    );
\add_ln700_reg_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(13),
      Q => add_ln700_reg_446(13),
      R => '0'
    );
\add_ln700_reg_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(14),
      Q => add_ln700_reg_446(14),
      R => '0'
    );
\add_ln700_reg_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(15),
      Q => add_ln700_reg_446(15),
      R => '0'
    );
\add_ln700_reg_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(16),
      Q => add_ln700_reg_446(16),
      R => '0'
    );
\add_ln700_reg_446_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[12]_i_1_n_7\,
      CO(3) => \add_ln700_reg_446_reg[16]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[16]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[16]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[16]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(16 downto 13),
      S(3 downto 0) => out_reversed_V_1_reg_419(16 downto 13)
    );
\add_ln700_reg_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(17),
      Q => add_ln700_reg_446(17),
      R => '0'
    );
\add_ln700_reg_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(18),
      Q => add_ln700_reg_446(18),
      R => '0'
    );
\add_ln700_reg_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(19),
      Q => add_ln700_reg_446(19),
      R => '0'
    );
\add_ln700_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(1),
      Q => add_ln700_reg_446(1),
      R => '0'
    );
\add_ln700_reg_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(20),
      Q => add_ln700_reg_446(20),
      R => '0'
    );
\add_ln700_reg_446_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[16]_i_1_n_7\,
      CO(3) => \add_ln700_reg_446_reg[20]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[20]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[20]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[20]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(20 downto 17),
      S(3 downto 0) => out_reversed_V_1_reg_419(20 downto 17)
    );
\add_ln700_reg_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(21),
      Q => add_ln700_reg_446(21),
      R => '0'
    );
\add_ln700_reg_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(22),
      Q => add_ln700_reg_446(22),
      R => '0'
    );
\add_ln700_reg_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(23),
      Q => add_ln700_reg_446(23),
      R => '0'
    );
\add_ln700_reg_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(24),
      Q => add_ln700_reg_446(24),
      R => '0'
    );
\add_ln700_reg_446_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[20]_i_1_n_7\,
      CO(3) => \add_ln700_reg_446_reg[24]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[24]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[24]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[24]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(24 downto 21),
      S(3 downto 0) => out_reversed_V_1_reg_419(24 downto 21)
    );
\add_ln700_reg_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(25),
      Q => add_ln700_reg_446(25),
      R => '0'
    );
\add_ln700_reg_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(26),
      Q => add_ln700_reg_446(26),
      R => '0'
    );
\add_ln700_reg_446_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[24]_i_1_n_7\,
      CO(3 downto 1) => \NLW_add_ln700_reg_446_reg[26]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_reg_446_reg[26]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln700_reg_446_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln700_fu_354_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1 downto 0) => out_reversed_V_1_reg_419(26 downto 25)
    );
\add_ln700_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(2),
      Q => add_ln700_reg_446(2),
      R => '0'
    );
\add_ln700_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(3),
      Q => add_ln700_reg_446(3),
      R => '0'
    );
\add_ln700_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(4),
      Q => add_ln700_reg_446(4),
      R => '0'
    );
\add_ln700_reg_446_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_reg_446_reg[4]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[4]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[4]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[4]_i_1_n_10\,
      CYINIT => out_reversed_V_1_reg_419(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(4 downto 1),
      S(3 downto 0) => out_reversed_V_1_reg_419(4 downto 1)
    );
\add_ln700_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(5),
      Q => add_ln700_reg_446(5),
      R => '0'
    );
\add_ln700_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(6),
      Q => add_ln700_reg_446(6),
      R => '0'
    );
\add_ln700_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(7),
      Q => add_ln700_reg_446(7),
      R => '0'
    );
\add_ln700_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(8),
      Q => add_ln700_reg_446(8),
      R => '0'
    );
\add_ln700_reg_446_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_reg_446_reg[4]_i_1_n_7\,
      CO(3) => \add_ln700_reg_446_reg[8]_i_1_n_7\,
      CO(2) => \add_ln700_reg_446_reg[8]_i_1_n_8\,
      CO(1) => \add_ln700_reg_446_reg[8]_i_1_n_9\,
      CO(0) => \add_ln700_reg_446_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_354_p2(8 downto 5),
      S(3 downto 0) => out_reversed_V_1_reg_419(8 downto 5)
    );
\add_ln700_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_reg_4460,
      D => add_ln700_fu_354_p2(9),
      Q => add_ln700_reg_446(9),
      R => '0'
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABFAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state2,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1_reg_n_7,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_7,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_condition_pp0_exit_iter0_state2,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF47"
    )
        port map (
      I0 => i_4_reg_392_reg(8),
      I1 => \i_4_reg_392[8]_i_3_n_7\,
      I2 => i1_0_reg_199(8),
      I3 => \^addrbwraddr\(7),
      I4 => \^addrbwraddr\(5),
      I5 => \ap_CS_fsm[4]_i_3__0_n_7\,
      O => \ap_CS_fsm[4]_i_2__0_n_7\
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_7\,
      I1 => i_4_fu_254_p2(0),
      I2 => \^addrbwraddr\(4),
      I3 => \^addrbwraddr\(6),
      I4 => \^addrbwraddr\(2),
      I5 => \^addrbwraddr\(3),
      O => \ap_CS_fsm[4]_i_3__0_n_7\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => i_4_reg_392_reg(1),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(1),
      O => \ap_CS_fsm[4]_i_4_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp1_stage1,
      Q => ap_CS_fsm_pp1_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp1_stage2,
      Q => ap_CS_fsm_pp1_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp1_stage4,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state12,
      R => SS(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_encoding_V_data_V_U_n_20,
      Q => ap_done_reg_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_NS_fsm1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_7\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_7\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state2,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_7\,
      Q => ap_enable_reg_pp0_iter1_reg_n_7,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_n_7,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_encoding_V_data_V_U_n_13,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_encoding_V_data_V_U_n_7,
      Q => ap_enable_reg_pp1_iter1_reg_n_7,
      R => '0'
    );
first_codeword_V_U: entity work.design_1_huffman_encoding_0_1_create_codeword_fmb6
     port map (
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => first_codeword_V_ce0,
      Q(1) => ap_CS_fsm_pp1_stage2,
      Q(0) => ap_CS_fsm_pp1_stage0,
      \ap_CS_fsm_reg[3]\ => first_codeword_V_U_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      \q0_reg[0]\ => regslice_both_encoding_V_data_V_U_n_54,
      \q0_reg[0]_0\ => ap_enable_reg_pp1_iter1_reg_n_7,
      \q0_reg[26]\(26) => p_Result_s_fu_274_p4(0),
      \q0_reg[26]\(25) => p_Result_s_fu_274_p4(1),
      \q0_reg[26]\(24) => p_Result_s_fu_274_p4(2),
      \q0_reg[26]\(23) => p_Result_s_fu_274_p4(3),
      \q0_reg[26]\(22) => p_Result_s_fu_274_p4(4),
      \q0_reg[26]\(21) => p_Result_s_fu_274_p4(5),
      \q0_reg[26]\(20) => p_Result_s_fu_274_p4(6),
      \q0_reg[26]\(19) => p_Result_s_fu_274_p4(7),
      \q0_reg[26]\(18) => p_Result_s_fu_274_p4(8),
      \q0_reg[26]\(17) => p_Result_s_fu_274_p4(9),
      \q0_reg[26]\(16) => p_Result_s_fu_274_p4(10),
      \q0_reg[26]\(15) => p_Result_s_fu_274_p4(11),
      \q0_reg[26]\(14) => p_Result_s_fu_274_p4(12),
      \q0_reg[26]\(13) => p_Result_s_fu_274_p4(13),
      \q0_reg[26]\(12) => p_Result_s_fu_274_p4(14),
      \q0_reg[26]\(11) => p_Result_s_fu_274_p4(15),
      \q0_reg[26]\(10) => p_Result_s_fu_274_p4(16),
      \q0_reg[26]\(9) => p_Result_s_fu_274_p4(17),
      \q0_reg[26]\(8) => p_Result_s_fu_274_p4(18),
      \q0_reg[26]\(7) => p_Result_s_fu_274_p4(19),
      \q0_reg[26]\(6) => p_Result_s_fu_274_p4(20),
      \q0_reg[26]\(5) => p_Result_s_fu_274_p4(21),
      \q0_reg[26]\(4) => p_Result_s_fu_274_p4(22),
      \q0_reg[26]\(3) => p_Result_s_fu_274_p4(23),
      \q0_reg[26]\(2) => p_Result_s_fu_274_p4(24),
      \q0_reg[26]\(1) => p_Result_s_fu_274_p4(25),
      \q0_reg[26]\(0) => p_Result_s_fu_274_p4(26),
      \q0_reg[26]_0\(4) => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4]\,
      \q0_reg[26]_0\(3) => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3]\,
      \q0_reg[26]_0\(2) => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2]\,
      \q0_reg[26]_0\(1) => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1]\,
      \q0_reg[26]_0\(0) => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0]\,
      \q0_reg[26]_1\(4 downto 0) => first_codeword_V_add_1_reg_414(4 downto 0),
      \q0_reg[5]\ => regslice_both_encoding_V_data_V_U_n_58,
      ram_reg(0) => first_codeword_V_address0(4),
      \ram_reg_0_15_0_0__52\(26 downto 0) => add_ln700_reg_446(26 downto 0),
      \ram_reg_0_15_0_0__52_0\(25) => \p_0216_0_reg_175_reg_n_7_[26]\,
      \ram_reg_0_15_0_0__52_0\(24 downto 0) => trunc_ln1503_fu_230_p1(25 downto 1)
    );
\first_codeword_V_add_1_reg_414[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I1 => ap_CS_fsm_pp1_stage2,
      I2 => icmp_ln883_fu_265_p2,
      O => first_codeword_V_add_1_reg_4140
    );
\first_codeword_V_add_1_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_add_1_reg_4140,
      D => DOBDO(0),
      Q => first_codeword_V_add_1_reg_414(0),
      R => '0'
    );
\first_codeword_V_add_1_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_add_1_reg_4140,
      D => DOBDO(1),
      Q => first_codeword_V_add_1_reg_414(1),
      R => '0'
    );
\first_codeword_V_add_1_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_add_1_reg_4140,
      D => DOBDO(2),
      Q => first_codeword_V_add_1_reg_414(2),
      R => '0'
    );
\first_codeword_V_add_1_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_add_1_reg_4140,
      D => DOBDO(3),
      Q => first_codeword_V_add_1_reg_414(3),
      R => '0'
    );
\first_codeword_V_add_1_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_add_1_reg_4140,
      D => DOBDO(4),
      Q => first_codeword_V_add_1_reg_414(4),
      R => '0'
    );
\i1_0_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(0),
      Q => i1_0_reg_199(0),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(1),
      Q => i1_0_reg_199(1),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(2),
      Q => i1_0_reg_199(2),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(3),
      Q => i1_0_reg_199(3),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(4),
      Q => i1_0_reg_199(4),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(5),
      Q => i1_0_reg_199(5),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(6),
      Q => i1_0_reg_199(6),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(7),
      Q => i1_0_reg_199(7),
      R => ap_CS_fsm_state5
    );
\i1_0_reg_199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_1990,
      D => i_4_reg_392_reg(8),
      Q => i1_0_reg_199(8),
      R => ap_CS_fsm_state5
    );
\i_0_reg_188[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(0),
      O => i_fu_216_p2(0)
    );
\i_0_reg_188[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(0),
      I1 => \^i_0_reg_188_reg[4]_0\(1),
      O => i_fu_216_p2(1)
    );
\i_0_reg_188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(2),
      I1 => \^i_0_reg_188_reg[4]_0\(1),
      I2 => \^i_0_reg_188_reg[4]_0\(0),
      O => i_fu_216_p2(2)
    );
\i_0_reg_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(3),
      I1 => \^i_0_reg_188_reg[4]_0\(0),
      I2 => \^i_0_reg_188_reg[4]_0\(1),
      I3 => \^i_0_reg_188_reg[4]_0\(2),
      O => i_fu_216_p2(3)
    );
\i_0_reg_188[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_condition_pp0_exit_iter0_state2,
      O => i_0_reg_1880
    );
\i_0_reg_188[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(4),
      I1 => \^i_0_reg_188_reg[4]_0\(2),
      I2 => \^i_0_reg_188_reg[4]_0\(1),
      I3 => \^i_0_reg_188_reg[4]_0\(0),
      I4 => \^i_0_reg_188_reg[4]_0\(3),
      O => i_fu_216_p2(4)
    );
\i_0_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_1880,
      D => i_fu_216_p2(0),
      Q => \^i_0_reg_188_reg[4]_0\(0),
      R => ap_NS_fsm1
    );
\i_0_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_1880,
      D => i_fu_216_p2(1),
      Q => \^i_0_reg_188_reg[4]_0\(1),
      R => ap_NS_fsm1
    );
\i_0_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_1880,
      D => i_fu_216_p2(2),
      Q => \^i_0_reg_188_reg[4]_0\(2),
      R => ap_NS_fsm1
    );
\i_0_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_1880,
      D => i_fu_216_p2(3),
      Q => \^i_0_reg_188_reg[4]_0\(3),
      R => ap_NS_fsm1
    );
\i_0_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_1880,
      D => i_fu_216_p2(4),
      Q => \^i_0_reg_188_reg[4]_0\(4),
      R => ap_NS_fsm1
    );
\i_4_reg_392[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => i_4_reg_392_reg(0),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(0),
      O => i_4_fu_254_p2(0)
    );
\i_4_reg_392[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A335A5A5ACC"
    )
        port map (
      I0 => i1_0_reg_199(0),
      I1 => i_4_reg_392_reg(0),
      I2 => i1_0_reg_199(1),
      I3 => first_codeword_V_U_n_8,
      I4 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I5 => i_4_reg_392_reg(1),
      O => i_4_fu_254_p2(1)
    );
\i_4_reg_392[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B847B874B88BB8B8"
    )
        port map (
      I0 => i_4_reg_392_reg(2),
      I1 => \i_4_reg_392[8]_i_3_n_7\,
      I2 => i1_0_reg_199(2),
      I3 => i_4_fu_254_p2(0),
      I4 => i1_0_reg_199(1),
      I5 => i_4_reg_392_reg(1),
      O => i_4_fu_254_p2(2)
    );
\i_4_reg_392[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AA5955"
    )
        port map (
      I0 => \i_4_reg_392[3]_i_2_n_7\,
      I1 => i_4_reg_392_reg(3),
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => ap_enable_reg_pp1_iter1_reg_n_7,
      I4 => i1_0_reg_199(3),
      O => i_4_fu_254_p2(3)
    );
\i_4_reg_392[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => i_4_reg_392_reg(1),
      I1 => i1_0_reg_199(1),
      I2 => i_4_fu_254_p2(0),
      I3 => i1_0_reg_199(2),
      I4 => \i_4_reg_392[8]_i_3_n_7\,
      I5 => i_4_reg_392_reg(2),
      O => \i_4_reg_392[3]_i_2_n_7\
    );
\i_4_reg_392[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515DAEA2"
    )
        port map (
      I0 => i1_0_reg_199(4),
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => i_4_reg_392_reg(4),
      I4 => \i_4_reg_392[5]_i_2_n_7\,
      O => i_4_fu_254_p2(4)
    );
\i_4_reg_392[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => i1_0_reg_199(5),
      I1 => i_4_reg_392_reg(5),
      I2 => \i_4_reg_392[5]_i_2_n_7\,
      I3 => i_4_reg_392_reg(4),
      I4 => \i_4_reg_392[8]_i_3_n_7\,
      I5 => i1_0_reg_199(4),
      O => i_4_fu_254_p2(5)
    );
\i_4_reg_392[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => i1_0_reg_199(3),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I4 => i_4_reg_392_reg(3),
      I5 => \i_4_reg_392[3]_i_2_n_7\,
      O => \i_4_reg_392[5]_i_2_n_7\
    );
\i_4_reg_392[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515DAEA2"
    )
        port map (
      I0 => i1_0_reg_199(6),
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => i_4_reg_392_reg(6),
      I4 => \i_4_reg_392[6]_i_2_n_7\,
      O => i_4_fu_254_p2(6)
    );
\i_4_reg_392[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => i1_0_reg_199(5),
      I1 => i_4_reg_392_reg(5),
      I2 => \i_4_reg_392[5]_i_2_n_7\,
      I3 => i_4_reg_392_reg(4),
      I4 => \i_4_reg_392[8]_i_3_n_7\,
      I5 => i1_0_reg_199(4),
      O => \i_4_reg_392[6]_i_2_n_7\
    );
\i_4_reg_392[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"515DAEA2"
    )
        port map (
      I0 => i1_0_reg_199(7),
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => i_4_reg_392_reg(7),
      I4 => \i_4_reg_392[8]_i_2_n_7\,
      O => i_4_fu_254_p2(7)
    );
\i_4_reg_392[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC5A5A3CCCAAAA"
    )
        port map (
      I0 => i1_0_reg_199(8),
      I1 => i_4_reg_392_reg(8),
      I2 => \i_4_reg_392[8]_i_2_n_7\,
      I3 => i_4_reg_392_reg(7),
      I4 => \i_4_reg_392[8]_i_3_n_7\,
      I5 => i1_0_reg_199(7),
      O => i_4_fu_254_p2(8)
    );
\i_4_reg_392[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A00000000"
    )
        port map (
      I0 => i1_0_reg_199(6),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I4 => i_4_reg_392_reg(6),
      I5 => \i_4_reg_392[6]_i_2_n_7\,
      O => \i_4_reg_392[8]_i_2_n_7\
    );
\i_4_reg_392[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_7,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \i_4_reg_392[8]_i_3_n_7\
    );
\i_4_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(0),
      Q => i_4_reg_392_reg(0),
      R => '0'
    );
\i_4_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(1),
      Q => i_4_reg_392_reg(1),
      R => '0'
    );
\i_4_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(2),
      Q => i_4_reg_392_reg(2),
      R => '0'
    );
\i_4_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(3),
      Q => i_4_reg_392_reg(3),
      R => '0'
    );
\i_4_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(4),
      Q => i_4_reg_392_reg(4),
      R => '0'
    );
\i_4_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(5),
      Q => i_4_reg_392_reg(5),
      R => '0'
    );
\i_4_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(6),
      Q => i_4_reg_392_reg(6),
      R => '0'
    );
\i_4_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(7),
      Q => i_4_reg_392_reg(7),
      R => '0'
    );
\i_4_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => i_4_fu_254_p2(8),
      Q => i_4_reg_392_reg(8),
      R => '0'
    );
\icmp_ln17_reg_359[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^i_0_reg_188_reg[4]_0\(2),
      I1 => \^i_0_reg_188_reg[4]_0\(0),
      I2 => \^i_0_reg_188_reg[4]_0\(1),
      I3 => \^i_0_reg_188_reg[4]_0\(4),
      I4 => \^i_0_reg_188_reg[4]_0\(3),
      O => ap_condition_pp0_exit_iter0_state2
    );
\icmp_ln17_reg_359_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln17_reg_359,
      Q => icmp_ln17_reg_359_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln17_reg_359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_condition_pp0_exit_iter0_state2,
      Q => icmp_ln17_reg_359,
      R => '0'
    );
\icmp_ln25_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_encoding_V_data_V_U_n_49,
      Q => \icmp_ln25_reg_388_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln883_reg_410[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln883_fu_265_p2,
      I1 => ap_CS_fsm_pp1_stage2,
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => \icmp_ln883_reg_410_reg_n_7_[0]\,
      O => \icmp_ln883_reg_410[0]_i_1_n_7\
    );
\icmp_ln883_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln883_reg_410[0]_i_1_n_7\,
      Q => \icmp_ln883_reg_410_reg_n_7_[0]\,
      R => '0'
    );
\out_reversed_V_1_reg_419[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \icmp_ln883_reg_410_reg_n_7_[0]\,
      I2 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I3 => ap_CS_fsm_pp1_stage3,
      O => out_reversed_V_1_reg_4190
    );
\out_reversed_V_1_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(26),
      Q => out_reversed_V_1_reg_419(0),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(16),
      Q => out_reversed_V_1_reg_419(10),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(15),
      Q => out_reversed_V_1_reg_419(11),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(14),
      Q => out_reversed_V_1_reg_419(12),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(13),
      Q => out_reversed_V_1_reg_419(13),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(12),
      Q => out_reversed_V_1_reg_419(14),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(11),
      Q => out_reversed_V_1_reg_419(15),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(10),
      Q => out_reversed_V_1_reg_419(16),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(9),
      Q => out_reversed_V_1_reg_419(17),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(8),
      Q => out_reversed_V_1_reg_419(18),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(7),
      Q => out_reversed_V_1_reg_419(19),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(25),
      Q => out_reversed_V_1_reg_419(1),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(6),
      Q => out_reversed_V_1_reg_419(20),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(5),
      Q => out_reversed_V_1_reg_419(21),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(4),
      Q => out_reversed_V_1_reg_419(22),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(3),
      Q => out_reversed_V_1_reg_419(23),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(2),
      Q => out_reversed_V_1_reg_419(24),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(1),
      Q => out_reversed_V_1_reg_419(25),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(0),
      Q => out_reversed_V_1_reg_419(26),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(24),
      Q => out_reversed_V_1_reg_419(2),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(23),
      Q => out_reversed_V_1_reg_419(3),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(22),
      Q => out_reversed_V_1_reg_419(4),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(21),
      Q => out_reversed_V_1_reg_419(5),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(20),
      Q => out_reversed_V_1_reg_419(6),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(19),
      Q => out_reversed_V_1_reg_419(7),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(18),
      Q => out_reversed_V_1_reg_419(8),
      R => '0'
    );
\out_reversed_V_1_reg_419_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_reversed_V_1_reg_4190,
      D => p_Result_s_fu_274_p4(17),
      Q => out_reversed_V_1_reg_419(9),
      R => '0'
    );
\p_0216_0_reg_175[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg_0,
      I2 => truncated_length_his_1_t_empty_n,
      I3 => symbol_bits_V_t_empty_n,
      O => ap_NS_fsm1
    );
\p_0216_0_reg_175[26]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln17_reg_359_pp0_iter1_reg,
      O => p_0216_0_reg_175_reg0
    );
\p_0216_0_reg_175[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(1),
      I1 => \p_0216_0_reg_175_reg[9]_0\(1),
      O => add_ln1503_fu_234_p2(1)
    );
\p_0216_0_reg_175[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(4),
      I1 => \p_0216_0_reg_175_reg[9]_0\(4),
      O => \p_0216_0_reg_175[5]_i_2_n_7\
    );
\p_0216_0_reg_175[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(3),
      I1 => \p_0216_0_reg_175_reg[9]_0\(3),
      O => \p_0216_0_reg_175[5]_i_3_n_7\
    );
\p_0216_0_reg_175[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(2),
      I1 => \p_0216_0_reg_175_reg[9]_0\(2),
      O => \p_0216_0_reg_175[5]_i_4_n_7\
    );
\p_0216_0_reg_175[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(1),
      I1 => \p_0216_0_reg_175_reg[9]_0\(1),
      O => \p_0216_0_reg_175[5]_i_5_n_7\
    );
\p_0216_0_reg_175[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(8),
      I1 => \p_0216_0_reg_175_reg[9]_0\(8),
      O => \p_0216_0_reg_175[9]_i_2_n_7\
    );
\p_0216_0_reg_175[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(7),
      I1 => \p_0216_0_reg_175_reg[9]_0\(7),
      O => \p_0216_0_reg_175[9]_i_3_n_7\
    );
\p_0216_0_reg_175[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(6),
      I1 => \p_0216_0_reg_175_reg[9]_0\(6),
      O => \p_0216_0_reg_175[9]_i_4_n_7\
    );
\p_0216_0_reg_175[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_230_p1(5),
      I1 => \p_0216_0_reg_175_reg[9]_0\(5),
      O => \p_0216_0_reg_175[9]_i_5_n_7\
    );
\p_0216_0_reg_175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(9),
      Q => trunc_ln1503_fu_230_p1(10),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(10),
      Q => trunc_ln1503_fu_230_p1(11),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(11),
      Q => trunc_ln1503_fu_230_p1(12),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(12),
      Q => trunc_ln1503_fu_230_p1(13),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[9]_i_1_n_7\,
      CO(3) => \p_0216_0_reg_175_reg[13]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[13]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[13]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[13]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_234_p2(12 downto 9),
      S(3 downto 0) => trunc_ln1503_fu_230_p1(12 downto 9)
    );
\p_0216_0_reg_175_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(13),
      Q => trunc_ln1503_fu_230_p1(14),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(14),
      Q => trunc_ln1503_fu_230_p1(15),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(15),
      Q => trunc_ln1503_fu_230_p1(16),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(16),
      Q => trunc_ln1503_fu_230_p1(17),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[13]_i_1_n_7\,
      CO(3) => \p_0216_0_reg_175_reg[17]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[17]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[17]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[17]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_234_p2(16 downto 13),
      S(3 downto 0) => trunc_ln1503_fu_230_p1(16 downto 13)
    );
\p_0216_0_reg_175_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(17),
      Q => trunc_ln1503_fu_230_p1(18),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(18),
      Q => trunc_ln1503_fu_230_p1(19),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => \p_0216_0_reg_175_reg[9]_0\(0),
      Q => trunc_ln1503_fu_230_p1(1),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(19),
      Q => trunc_ln1503_fu_230_p1(20),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(20),
      Q => trunc_ln1503_fu_230_p1(21),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[17]_i_1_n_7\,
      CO(3) => \p_0216_0_reg_175_reg[21]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[21]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[21]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[21]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_234_p2(20 downto 17),
      S(3 downto 0) => trunc_ln1503_fu_230_p1(20 downto 17)
    );
\p_0216_0_reg_175_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(21),
      Q => trunc_ln1503_fu_230_p1(22),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(22),
      Q => trunc_ln1503_fu_230_p1(23),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(23),
      Q => trunc_ln1503_fu_230_p1(24),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(24),
      Q => trunc_ln1503_fu_230_p1(25),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[21]_i_1_n_7\,
      CO(3) => \p_0216_0_reg_175_reg[25]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[25]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[25]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[25]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_234_p2(24 downto 21),
      S(3 downto 0) => trunc_ln1503_fu_230_p1(24 downto 21)
    );
\p_0216_0_reg_175_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(25),
      Q => \p_0216_0_reg_175_reg_n_7_[26]\,
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[25]_i_1_n_7\,
      CO(3 downto 0) => \NLW_p_0216_0_reg_175_reg[26]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_0216_0_reg_175_reg[26]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1503_fu_234_p2(25),
      S(3 downto 1) => B"000",
      S(0) => trunc_ln1503_fu_230_p1(25)
    );
\p_0216_0_reg_175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(1),
      Q => trunc_ln1503_fu_230_p1(2),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(2),
      Q => trunc_ln1503_fu_230_p1(3),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(3),
      Q => trunc_ln1503_fu_230_p1(4),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(4),
      Q => trunc_ln1503_fu_230_p1(5),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0216_0_reg_175_reg[5]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[5]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[5]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[5]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1503_fu_230_p1(4 downto 1),
      O(3 downto 1) => add_ln1503_fu_234_p2(4 downto 2),
      O(0) => \NLW_p_0216_0_reg_175_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_0216_0_reg_175[5]_i_2_n_7\,
      S(2) => \p_0216_0_reg_175[5]_i_3_n_7\,
      S(1) => \p_0216_0_reg_175[5]_i_4_n_7\,
      S(0) => \p_0216_0_reg_175[5]_i_5_n_7\
    );
\p_0216_0_reg_175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(5),
      Q => trunc_ln1503_fu_230_p1(6),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(6),
      Q => trunc_ln1503_fu_230_p1(7),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(7),
      Q => trunc_ln1503_fu_230_p1(8),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0216_0_reg_175_reg0,
      D => add_ln1503_fu_234_p2(8),
      Q => trunc_ln1503_fu_230_p1(9),
      R => ap_NS_fsm1
    );
\p_0216_0_reg_175_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0216_0_reg_175_reg[5]_i_1_n_7\,
      CO(3) => \p_0216_0_reg_175_reg[9]_i_1_n_7\,
      CO(2) => \p_0216_0_reg_175_reg[9]_i_1_n_8\,
      CO(1) => \p_0216_0_reg_175_reg[9]_i_1_n_9\,
      CO(0) => \p_0216_0_reg_175_reg[9]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1503_fu_230_p1(8 downto 5),
      O(3 downto 0) => add_ln1503_fu_234_p2(8 downto 5),
      S(3) => \p_0216_0_reg_175[9]_i_2_n_7\,
      S(2) => \p_0216_0_reg_175[9]_i_3_n_7\,
      S(1) => \p_0216_0_reg_175[9]_i_4_n_7\,
      S(0) => \p_0216_0_reg_175[9]_i_5_n_7\
    );
\p_Result_s_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(0),
      Q => \p_Result_s_reg_424_reg_n_7_[0]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(10),
      Q => \p_Result_s_reg_424_reg_n_7_[10]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(11),
      Q => \p_Result_s_reg_424_reg_n_7_[11]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(12),
      Q => \p_Result_s_reg_424_reg_n_7_[12]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(13),
      Q => \p_Result_s_reg_424_reg_n_7_[13]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(14),
      Q => \p_Result_s_reg_424_reg_n_7_[14]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(15),
      Q => \p_Result_s_reg_424_reg_n_7_[15]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(16),
      Q => \p_Result_s_reg_424_reg_n_7_[16]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(17),
      Q => \p_Result_s_reg_424_reg_n_7_[17]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(18),
      Q => \p_Result_s_reg_424_reg_n_7_[18]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(19),
      Q => \p_Result_s_reg_424_reg_n_7_[19]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(1),
      Q => \p_Result_s_reg_424_reg_n_7_[1]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(20),
      Q => \p_Result_s_reg_424_reg_n_7_[20]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(21),
      Q => \p_Result_s_reg_424_reg_n_7_[21]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(22),
      Q => \p_Result_s_reg_424_reg_n_7_[22]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(23),
      Q => \p_Result_s_reg_424_reg_n_7_[23]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(24),
      Q => \p_Result_s_reg_424_reg_n_7_[24]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(25),
      Q => \p_Result_s_reg_424_reg_n_7_[25]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(26),
      Q => \p_Result_s_reg_424_reg_n_7_[26]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(2),
      Q => \p_Result_s_reg_424_reg_n_7_[2]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(3),
      Q => \p_Result_s_reg_424_reg_n_7_[3]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(4),
      Q => \p_Result_s_reg_424_reg_n_7_[4]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(5),
      Q => \p_Result_s_reg_424_reg_n_7_[5]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(6),
      Q => \p_Result_s_reg_424_reg_n_7_[6]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(7),
      Q => \p_Result_s_reg_424_reg_n_7_[7]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(8),
      Q => \p_Result_s_reg_424_reg_n_7_[8]\,
      R => '0'
    );
\p_Result_s_reg_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => p_Result_s_fu_274_p4(9),
      Q => \p_Result_s_reg_424_reg_n_7_[9]\,
      R => '0'
    );
\ram_reg_i_12__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(7),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(7),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_13__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(6),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(6),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_14__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(5),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(5),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(4),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(4),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(3),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(3),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_4_reg_392_reg(2),
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => ap_CS_fsm_pp1_stage0,
      I4 => i1_0_reg_199(2),
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_18__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => i1_0_reg_199(1),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I4 => i_4_reg_392_reg(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => i1_0_reg_199(0),
      I1 => ap_CS_fsm_pp1_stage0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_7,
      I3 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I4 => i_4_reg_392_reg(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => create_codeword_U0_codeword_length_histogram_V_ce0
    );
\ram_reg_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln17_reg_359,
      O => codeword_length_hist_1_reg_3780
    );
\ram_reg_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage1,
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      O => length_V_reg_4020
    );
regslice_both_encoding_V_data_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized2\
     port map (
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      D(4 downto 3) => ap_NS_fsm(8 downto 7),
      D(2 downto 1) => ap_NS_fsm(4 downto 3),
      D(0) => ap_NS_fsm(0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => i1_0_reg_1990,
      Q(6) => ap_CS_fsm_state12,
      Q(5) => ap_CS_fsm_pp1_stage4,
      Q(4) => ap_CS_fsm_pp1_stage3,
      Q(3) => ap_CS_fsm_pp1_stage2,
      Q(2) => ap_CS_fsm_pp1_stage0,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \^q\(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\ => regslice_both_encoding_V_data_V_U_n_7,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_encoding_V_data_V_U_n_13,
      \ap_CS_fsm_reg[3]\ => regslice_both_encoding_V_data_V_U_n_49,
      \ap_CS_fsm_reg[3]_0\ => ap_enable_reg_pp1_iter1_reg_n_7,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_2__0_n_7\,
      \ap_CS_fsm_reg[8]\ => create_codeword_U0_ap_ready,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_1\ => \ap_CS_fsm_reg[8]_1\,
      \ap_CS_fsm_reg[8]_2\ => \ap_CS_fsm_reg[8]_2\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => regslice_both_encoding_V_data_V_U_n_54,
      ap_enable_reg_pp0_iter2_reg_0 => regslice_both_encoding_V_data_V_U_n_58,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg(0) => \^e\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => first_codeword_V_ce0,
      ap_rst_n_1 => regslice_both_encoding_V_data_V_U_n_20,
      ap_rst_n_2 => ap_rst_n_0,
      ap_sync_done => ap_sync_done,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      full_n => full_n,
      icmp_ln17_reg_359_pp0_iter1_reg => icmp_ln17_reg_359_pp0_iter1_reg,
      \icmp_ln883_reg_410_reg[0]\(0) => add_ln700_reg_4460,
      \ireg[26]_i_3\(26) => \p_Result_s_reg_424_reg_n_7_[26]\,
      \ireg[26]_i_3\(25) => \p_Result_s_reg_424_reg_n_7_[25]\,
      \ireg[26]_i_3\(24) => \p_Result_s_reg_424_reg_n_7_[24]\,
      \ireg[26]_i_3\(23) => \p_Result_s_reg_424_reg_n_7_[23]\,
      \ireg[26]_i_3\(22) => \p_Result_s_reg_424_reg_n_7_[22]\,
      \ireg[26]_i_3\(21) => \p_Result_s_reg_424_reg_n_7_[21]\,
      \ireg[26]_i_3\(20) => \p_Result_s_reg_424_reg_n_7_[20]\,
      \ireg[26]_i_3\(19) => \p_Result_s_reg_424_reg_n_7_[19]\,
      \ireg[26]_i_3\(18) => \p_Result_s_reg_424_reg_n_7_[18]\,
      \ireg[26]_i_3\(17) => \p_Result_s_reg_424_reg_n_7_[17]\,
      \ireg[26]_i_3\(16) => \p_Result_s_reg_424_reg_n_7_[16]\,
      \ireg[26]_i_3\(15) => \p_Result_s_reg_424_reg_n_7_[15]\,
      \ireg[26]_i_3\(14) => \p_Result_s_reg_424_reg_n_7_[14]\,
      \ireg[26]_i_3\(13) => \p_Result_s_reg_424_reg_n_7_[13]\,
      \ireg[26]_i_3\(12) => \p_Result_s_reg_424_reg_n_7_[12]\,
      \ireg[26]_i_3\(11) => \p_Result_s_reg_424_reg_n_7_[11]\,
      \ireg[26]_i_3\(10) => \p_Result_s_reg_424_reg_n_7_[10]\,
      \ireg[26]_i_3\(9) => \p_Result_s_reg_424_reg_n_7_[9]\,
      \ireg[26]_i_3\(8) => \p_Result_s_reg_424_reg_n_7_[8]\,
      \ireg[26]_i_3\(7) => \p_Result_s_reg_424_reg_n_7_[7]\,
      \ireg[26]_i_3\(6) => \p_Result_s_reg_424_reg_n_7_[6]\,
      \ireg[26]_i_3\(5) => \p_Result_s_reg_424_reg_n_7_[5]\,
      \ireg[26]_i_3\(4) => \p_Result_s_reg_424_reg_n_7_[4]\,
      \ireg[26]_i_3\(3) => \p_Result_s_reg_424_reg_n_7_[3]\,
      \ireg[26]_i_3\(2) => \p_Result_s_reg_424_reg_n_7_[2]\,
      \ireg[26]_i_3\(1) => \p_Result_s_reg_424_reg_n_7_[1]\,
      \ireg[26]_i_3\(0) => \p_Result_s_reg_424_reg_n_7_[0]\,
      \ireg_reg[5]\(1 downto 0) => sub_ln556_reg_436(2 downto 1),
      \odata_reg[10]\ => \icmp_ln25_reg_388_reg_n_7_[0]\,
      \odata_reg[10]_0\ => \icmp_ln883_reg_410_reg_n_7_[0]\,
      \odata_reg[32]\(27 downto 0) => \odata_reg[32]\(27 downto 0),
      \q0_reg[0]\ => first_codeword_V_U_n_8,
      \ram_reg_0_15_0_0__0\(0) => first_codeword_V_address0(4),
      ret_V_reg_430(5 downto 0) => ret_V_reg_430(5 downto 0),
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]\(0) => \tptr_reg[0]\(0),
      \tptr_reg[0]_0\(0) => \tptr_reg[0]_0\(0),
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
regslice_both_encoding_V_last_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int
    );
\ret_V_reg_430[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage3,
      I1 => \icmp_ln25_reg_388_reg_n_7_[0]\,
      I2 => \icmp_ln883_reg_410_reg_n_7_[0]\,
      O => p_Result_s_reg_4240
    );
\ret_V_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => \ret_V_reg_430_reg[0]_0\,
      Q => ret_V_reg_430(0),
      R => '0'
    );
\ret_V_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => D(0),
      Q => ret_V_reg_430(1),
      R => '0'
    );
\ret_V_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => DOBDO(2),
      Q => ret_V_reg_430(2),
      R => '0'
    );
\ret_V_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => D(1),
      Q => ret_V_reg_430(3),
      R => '0'
    );
\ret_V_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => D(2),
      Q => ret_V_reg_430(4),
      R => '0'
    );
\ret_V_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => D(3),
      Q => ret_V_reg_430(5),
      R => '0'
    );
\sub_ln556_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => \sub_ln556_reg_436_reg[2]_0\(0),
      Q => sub_ln556_reg_436(1),
      R => '0'
    );
\sub_ln556_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_s_reg_4240,
      D => \sub_ln556_reg_436_reg[2]_0\(1),
      Q => sub_ln556_reg_436(2),
      R => '0'
    );
\zext_ln20_reg_368[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^i_0_reg_188_reg[4]_0\(3),
      I2 => \^i_0_reg_188_reg[4]_0\(4),
      I3 => \^i_0_reg_188_reg[4]_0\(1),
      I4 => \^i_0_reg_188_reg[4]_0\(0),
      I5 => \^i_0_reg_188_reg[4]_0\(2),
      O => zext_ln20_reg_368_reg0
    );
\zext_ln20_reg_368_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln20_reg_368_reg(0),
      Q => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln20_reg_368_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln20_reg_368_reg(1),
      Q => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[1]\,
      R => '0'
    );
\zext_ln20_reg_368_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln20_reg_368_reg(2),
      Q => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[2]\,
      R => '0'
    );
\zext_ln20_reg_368_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln20_reg_368_reg(3),
      Q => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[3]\,
      R => '0'
    );
\zext_ln20_reg_368_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln20_reg_368_reg(4),
      Q => \zext_ln20_reg_368_pp0_iter1_reg_reg_n_7_[4]\,
      R => '0'
    );
\zext_ln20_reg_368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln20_reg_368_reg0,
      D => \^i_0_reg_188_reg[4]_0\(0),
      Q => zext_ln20_reg_368_reg(0),
      R => '0'
    );
\zext_ln20_reg_368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln20_reg_368_reg0,
      D => \^i_0_reg_188_reg[4]_0\(1),
      Q => zext_ln20_reg_368_reg(1),
      R => '0'
    );
\zext_ln20_reg_368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln20_reg_368_reg0,
      D => \^i_0_reg_188_reg[4]_0\(2),
      Q => zext_ln20_reg_368_reg(2),
      R => '0'
    );
\zext_ln20_reg_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln20_reg_368_reg0,
      D => \^i_0_reg_188_reg[4]_0\(3),
      Q => zext_ln20_reg_368_reg(3),
      R => '0'
    );
\zext_ln20_reg_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln20_reg_368_reg0,
      D => \^i_0_reg_188_reg[4]_0\(4),
      Q => zext_ln20_reg_368_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    push_buf : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_left_V_ce0 : out STD_LOGIC;
    push_buf_0 : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_right_V_ce0 : out STD_LOGIC;
    push_buf_1 : out STD_LOGIC;
    ap_done_reg_reg_2 : out STD_LOGIC;
    create_tree_U0_in_frequency_V_read : out STD_LOGIC;
    create_tree_U0_extLd_loc_read : out STD_LOGIC;
    create_tree_U0_parent_V_ce0 : out STD_LOGIC;
    create_tree_U0_ap_done : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_sync_reg_channel_write_parent_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_right_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_left_V_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_0_0_i_i_reg_300_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_0_i_i_reg_300_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \right_V_addr_reg_832_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_2_reg_245_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    parent_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_parent_V : in STD_LOGIC;
    iptr : in STD_LOGIC;
    iptr_2 : in STD_LOGIC;
    left_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_left_V : in STD_LOGIC;
    iptr_3 : in STD_LOGIC;
    right_V_i_full_n : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \s_value_V_reg_737_reg[0]_0\ : in STD_LOGIC;
    sorted_copy1_1_chann_empty_n : in STD_LOGIC;
    sorted_copy1_0_chann_empty_n : in STD_LOGIC;
    extLd_loc_c20_full_n : in STD_LOGIC;
    create_tree_U0_ap_start : in STD_LOGIC;
    extLd_loc_c_empty_n : in STD_LOGIC;
    \s_frequency_V_reg_742_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_value_V_reg_737_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    parent_V_t_empty_n : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    extLd7_loc_channel_empty_n : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    compute_bit_length_U0_right_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree : entity is "create_tree";
end design_1_huffman_encoding_0_1_create_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln209_1_fu_675_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln209_1_reg_841 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln209_1_reg_8410 : STD_LOGIC;
  signal \add_ln209_1_reg_841[11]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[11]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[11]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[11]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[15]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[15]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[15]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[19]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[19]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[19]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[19]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[23]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[23]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[23]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[23]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[27]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[27]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[27]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[27]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[31]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[31]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[31]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[3]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[3]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[3]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[3]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[7]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841[7]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_1_reg_841_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln209_fu_697_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln209_reg_851 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln209_reg_8510 : STD_LOGIC;
  signal \add_ln209_reg_851[11]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[11]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[11]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[11]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[15]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[15]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[15]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[19]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[19]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[19]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[19]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[23]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[23]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[23]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[23]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[27]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[27]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[27]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[27]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[31]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[31]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[31]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[31]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[3]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[3]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[3]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[3]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[7]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851[7]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[27]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln209_reg_851_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln21_fu_501_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln21_reg_757 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln21_reg_757[6]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_757[9]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_7_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_condition_175 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal \ap_done_reg_i_1__3_n_7\ : STD_LOGIC;
  signal ap_done_reg_i_4_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_7\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_7 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_s_value_V_2_reg_334 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_t_V_3_reg_380 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter0_t_V_4_reg_370 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_sync_channel_write_parent_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_right_V : STD_LOGIC;
  signal create_tree_U0_ap_continue : STD_LOGIC;
  signal \^create_tree_u0_extld_loc_read\ : STD_LOGIC;
  signal \^create_tree_u0_left_v_ce0\ : STD_LOGIC;
  signal \^create_tree_u0_right_v_ce0\ : STD_LOGIC;
  signal extLd_loc_read_reg_730 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal frequency_0_V_ce1 : STD_LOGIC;
  signal frequency_0_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_1_V_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_536_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_771 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_771[6]_i_2_n_7\ : STD_LOGIC;
  signal \i_reg_771[8]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln21_fu_511_p2 : STD_LOGIC;
  signal icmp_ln21_reg_762 : STD_LOGIC;
  signal \icmp_ln21_reg_762[0]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln34_1_fu_593_p2 : STD_LOGIC;
  signal icmp_ln34_fu_588_p2 : STD_LOGIC;
  signal icmp_ln52_1_fu_645_p2 : STD_LOGIC;
  signal icmp_ln52_fu_640_p2 : STD_LOGIC;
  signal icmp_ln879_3_fu_663_p2 : STD_LOGIC;
  signal icmp_ln879_fu_610_p2 : STD_LOGIC;
  signal intermediate_freq_V_1_fu_567_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_V_1_reg_796 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_V_1_reg_7960 : STD_LOGIC;
  signal intermediate_freq_ne_fu_575_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_ne_reg_803 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lshr_ln1_reg_766 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lshr_ln1_reg_7660 : STD_LOGIC;
  signal \lshr_ln1_reg_766[2]_i_2_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[4]_i_2_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_10_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_11_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_12_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_13_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_14_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_15_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_16_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_17_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_18_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_19_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_20_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_21_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_22_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_23_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_4_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_6_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_7_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_8_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766[6]_i_9_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766_reg[6]_i_5_n_10\ : STD_LOGIC;
  signal \lshr_ln1_reg_766_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal \lshr_ln1_reg_766_reg[6]_i_5_n_8\ : STD_LOGIC;
  signal \lshr_ln1_reg_766_reg[6]_i_5_n_9\ : STD_LOGIC;
  signal lshr_ln_fu_542_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mem_reg_i_12_n_7 : STD_LOGIC;
  signal mem_reg_i_13_n_7 : STD_LOGIC;
  signal node_freq_V_reg_290 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal node_freq_V_reg_2901 : STD_LOGIC;
  signal \node_freq_V_reg_290[0]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[10]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[11]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[12]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[13]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[14]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[15]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[16]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[17]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[18]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[19]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[1]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[20]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[21]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[22]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[23]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[24]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[25]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[26]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[27]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[28]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[29]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[2]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[30]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[31]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[3]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[4]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[5]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[6]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[7]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[8]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_290[9]_i_1_n_7\ : STD_LOGIC;
  signal op_assign_reg_257 : STD_LOGIC;
  signal \op_assign_reg_257_reg_n_7_[8]\ : STD_LOGIC;
  signal or_ln34_fu_616_p2 : STD_LOGIC;
  signal or_ln52_fu_669_p2 : STD_LOGIC;
  signal or_ln52_reg_837 : STD_LOGIC;
  signal \or_ln52_reg_837[0]_i_1_n_7\ : STD_LOGIC;
  signal p_0217_2_i_i_reg_410 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0217_2_i_i_reg_410[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_410[8]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ram_reg_i_29__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_29__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_29__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_8\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_9\ : STD_LOGIC;
  signal \ram_reg_i_31__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_31__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_31__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_31__3_n_9\ : STD_LOGIC;
  signal \ram_reg_i_32__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_8\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_9\ : STD_LOGIC;
  signal \ram_reg_i_32__4_n_10\ : STD_LOGIC;
  signal \ram_reg_i_32__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__4_n_8\ : STD_LOGIC;
  signal \ram_reg_i_32__4_n_9\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_8\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_9\ : STD_LOGIC;
  signal ram_reg_i_41_n_7 : STD_LOGIC;
  signal \ram_reg_i_42__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_43_n_7 : STD_LOGIC;
  signal \ram_reg_i_44__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_44_n_7 : STD_LOGIC;
  signal \ram_reg_i_45__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_45_n_7 : STD_LOGIC;
  signal \ram_reg_i_46__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_46_n_7 : STD_LOGIC;
  signal \ram_reg_i_47__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_9\ : STD_LOGIC;
  signal ram_reg_i_47_n_10 : STD_LOGIC;
  signal ram_reg_i_47_n_7 : STD_LOGIC;
  signal ram_reg_i_47_n_8 : STD_LOGIC;
  signal ram_reg_i_47_n_9 : STD_LOGIC;
  signal \ram_reg_i_48__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_48_n_7 : STD_LOGIC;
  signal \ram_reg_i_49__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_49_n_7 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_50_n_7 : STD_LOGIC;
  signal \ram_reg_i_51__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_51_n_7 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_52_n_7 : STD_LOGIC;
  signal \ram_reg_i_53__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_53_n_7 : STD_LOGIC;
  signal \ram_reg_i_54__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_54_n_7 : STD_LOGIC;
  signal \ram_reg_i_55__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_55_n_7 : STD_LOGIC;
  signal \ram_reg_i_56__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_56_n_7 : STD_LOGIC;
  signal \ram_reg_i_57__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_57_n_7 : STD_LOGIC;
  signal \ram_reg_i_58__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_58_n_7 : STD_LOGIC;
  signal \ram_reg_i_59__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_59_n_7 : STD_LOGIC;
  signal \ram_reg_i_60__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_60_n_7 : STD_LOGIC;
  signal \ram_reg_i_61__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_61_n_7 : STD_LOGIC;
  signal \ram_reg_i_62__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_62_n_7 : STD_LOGIC;
  signal \ram_reg_i_63__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_63_n_7 : STD_LOGIC;
  signal \ram_reg_i_64__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_9\ : STD_LOGIC;
  signal ram_reg_i_64_n_10 : STD_LOGIC;
  signal ram_reg_i_64_n_7 : STD_LOGIC;
  signal ram_reg_i_64_n_8 : STD_LOGIC;
  signal ram_reg_i_64_n_9 : STD_LOGIC;
  signal \ram_reg_i_65__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_65_n_7 : STD_LOGIC;
  signal \ram_reg_i_66__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_66_n_7 : STD_LOGIC;
  signal \ram_reg_i_67__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_67_n_7 : STD_LOGIC;
  signal \ram_reg_i_68__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_68_n_7 : STD_LOGIC;
  signal \ram_reg_i_69__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_69_n_7 : STD_LOGIC;
  signal \ram_reg_i_70__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_70_n_7 : STD_LOGIC;
  signal \ram_reg_i_71__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_71_n_7 : STD_LOGIC;
  signal \ram_reg_i_72__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_72_n_7 : STD_LOGIC;
  signal \ram_reg_i_73__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_73_n_7 : STD_LOGIC;
  signal \ram_reg_i_74__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_74_n_7 : STD_LOGIC;
  signal \ram_reg_i_75__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_75_n_7 : STD_LOGIC;
  signal \ram_reg_i_76__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_76_n_7 : STD_LOGIC;
  signal \ram_reg_i_77__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_77_n_7 : STD_LOGIC;
  signal \ram_reg_i_78__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_78_n_7 : STD_LOGIC;
  signal \ram_reg_i_79__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_79_n_7 : STD_LOGIC;
  signal \ram_reg_i_80__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_80_n_7 : STD_LOGIC;
  signal reg_494 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal right_V_addr_reg_8320 : STD_LOGIC;
  signal s_0_0_i_i_reg_300 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_0_0_i_i_reg_300[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_300[8]_i_1_n_7\ : STD_LOGIC;
  signal s_frequency_V_1_reg_270 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_frequency_V_1_reg_270[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[10]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[11]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[13]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[14]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[15]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[17]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[18]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[19]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[21]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[22]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[23]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[25]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[26]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[27]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[29]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[30]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[31]_i_2_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_270[9]_i_1_n_7\ : STD_LOGIC;
  signal s_frequency_V_reg_742 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_value_V_1_reg_280 : STD_LOGIC;
  signal \s_value_V_1_reg_280[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[0]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[1]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[2]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[3]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[4]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[5]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[6]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[7]\ : STD_LOGIC;
  signal \s_value_V_1_reg_280_reg_n_7_[8]\ : STD_LOGIC;
  signal s_value_V_reg_737 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t_V_2_reg_245_reg_n_7_[0]\ : STD_LOGIC;
  signal \t_V_2_reg_245_reg_n_7_[8]\ : STD_LOGIC;
  signal t_V_reg_311 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln321_1_reg_847_reg_n_7_[0]\ : STD_LOGIC;
  signal \trunc_ln321_reg_857_reg_n_7_[0]\ : STD_LOGIC;
  signal \NLW_add_ln209_1_reg_841_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln209_reg_851_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lshr_ln1_reg_766_reg[6]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lshr_ln1_reg_766_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_lshr_ln1_reg_766_reg[6]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_29__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_29__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_30__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_30__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_30__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_30__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_31__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_31__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_31__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_31__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_32__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_32__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_41__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_41__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_47__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_64__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln21_reg_757[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[6]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln21_reg_757[9]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair208";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_3 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of ap_done_reg_i_4 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[5]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[6]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_left_V_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_parent_V_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_right_V_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count[1]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \count[1]_i_2__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \i_reg_771[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_reg_771[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_reg_771[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \i_reg_771[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \i_reg_771[6]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_reg_771[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \i_reg_771[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \iptr[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \lshr_ln1_reg_766[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \lshr_ln1_reg_766[2]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \lshr_ln1_reg_766[6]_i_19\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[10]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[11]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[12]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[13]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[15]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[16]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[17]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[18]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[19]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[20]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[21]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[22]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[23]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[24]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[25]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[26]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[27]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[28]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[29]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[30]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[31]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[5]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[7]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[8]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \node_freq_V_reg_290[9]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_410[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_410[6]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_410[7]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_410[8]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram_reg_i_32__2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[3]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[4]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[5]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[7]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \s_0_0_i_i_reg_300[8]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[10]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[11]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[12]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[13]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[14]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[15]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[17]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[18]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[19]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[20]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[21]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[22]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[23]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[24]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[25]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[26]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[27]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[28]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[29]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[30]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[31]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[5]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[6]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[8]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_frequency_V_1_reg_270[9]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[0]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[2]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[4]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[5]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[6]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[7]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \s_value_V_1_reg_280[8]_i_1\ : label is "soft_lutpair289";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \ap_CS_fsm_reg[7]_0\(1 downto 0) <= \^ap_cs_fsm_reg[7]_0\(1 downto 0);
  create_tree_U0_extLd_loc_read <= \^create_tree_u0_extld_loc_read\;
  create_tree_U0_left_V_ce0 <= \^create_tree_u0_left_v_ce0\;
  create_tree_U0_right_V_ce0 <= \^create_tree_u0_right_v_ce0\;
\add_ln209_1_reg_841[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(11),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(11),
      O => \add_ln209_1_reg_841[11]_i_2_n_7\
    );
\add_ln209_1_reg_841[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(10),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(10),
      O => \add_ln209_1_reg_841[11]_i_3_n_7\
    );
\add_ln209_1_reg_841[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(9),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(9),
      O => \add_ln209_1_reg_841[11]_i_4_n_7\
    );
\add_ln209_1_reg_841[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(8),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(8),
      O => \add_ln209_1_reg_841[11]_i_5_n_7\
    );
\add_ln209_1_reg_841[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(15),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(15),
      O => \add_ln209_1_reg_841[15]_i_2_n_7\
    );
\add_ln209_1_reg_841[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(14),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(14),
      O => \add_ln209_1_reg_841[15]_i_3_n_7\
    );
\add_ln209_1_reg_841[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(13),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(13),
      O => \add_ln209_1_reg_841[15]_i_4_n_7\
    );
\add_ln209_1_reg_841[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(12),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(12),
      O => \add_ln209_1_reg_841[15]_i_5_n_7\
    );
\add_ln209_1_reg_841[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(19),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(19),
      O => \add_ln209_1_reg_841[19]_i_2_n_7\
    );
\add_ln209_1_reg_841[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(18),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(18),
      O => \add_ln209_1_reg_841[19]_i_3_n_7\
    );
\add_ln209_1_reg_841[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(17),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(17),
      O => \add_ln209_1_reg_841[19]_i_4_n_7\
    );
\add_ln209_1_reg_841[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(16),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(16),
      O => \add_ln209_1_reg_841[19]_i_5_n_7\
    );
\add_ln209_1_reg_841[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(23),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(23),
      O => \add_ln209_1_reg_841[23]_i_2_n_7\
    );
\add_ln209_1_reg_841[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(22),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(22),
      O => \add_ln209_1_reg_841[23]_i_3_n_7\
    );
\add_ln209_1_reg_841[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(21),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(21),
      O => \add_ln209_1_reg_841[23]_i_4_n_7\
    );
\add_ln209_1_reg_841[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(20),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(20),
      O => \add_ln209_1_reg_841[23]_i_5_n_7\
    );
\add_ln209_1_reg_841[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(27),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(27),
      O => \add_ln209_1_reg_841[27]_i_2_n_7\
    );
\add_ln209_1_reg_841[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(26),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(26),
      O => \add_ln209_1_reg_841[27]_i_3_n_7\
    );
\add_ln209_1_reg_841[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(25),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(25),
      O => \add_ln209_1_reg_841[27]_i_4_n_7\
    );
\add_ln209_1_reg_841[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(24),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(24),
      O => \add_ln209_1_reg_841[27]_i_5_n_7\
    );
\add_ln209_1_reg_841[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(31),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(31),
      O => \add_ln209_1_reg_841[31]_i_2_n_7\
    );
\add_ln209_1_reg_841[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(30),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(30),
      O => \add_ln209_1_reg_841[31]_i_3_n_7\
    );
\add_ln209_1_reg_841[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(29),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(29),
      O => \add_ln209_1_reg_841[31]_i_4_n_7\
    );
\add_ln209_1_reg_841[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(28),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(28),
      O => \add_ln209_1_reg_841[31]_i_5_n_7\
    );
\add_ln209_1_reg_841[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(3),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(3),
      O => \add_ln209_1_reg_841[3]_i_2_n_7\
    );
\add_ln209_1_reg_841[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(2),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(2),
      O => \add_ln209_1_reg_841[3]_i_3_n_7\
    );
\add_ln209_1_reg_841[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(1),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(1),
      O => \add_ln209_1_reg_841[3]_i_4_n_7\
    );
\add_ln209_1_reg_841[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(0),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(0),
      O => \add_ln209_1_reg_841[3]_i_5_n_7\
    );
\add_ln209_1_reg_841[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(7),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(7),
      O => \add_ln209_1_reg_841[7]_i_2_n_7\
    );
\add_ln209_1_reg_841[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(6),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(6),
      O => \add_ln209_1_reg_841[7]_i_3_n_7\
    );
\add_ln209_1_reg_841[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(5),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(5),
      O => \add_ln209_1_reg_841[7]_i_4_n_7\
    );
\add_ln209_1_reg_841[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(4),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(4),
      O => \add_ln209_1_reg_841[7]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(0),
      Q => add_ln209_1_reg_841(0),
      R => '0'
    );
\add_ln209_1_reg_841_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(10),
      Q => add_ln209_1_reg_841(10),
      R => '0'
    );
\add_ln209_1_reg_841_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(11),
      Q => add_ln209_1_reg_841(11),
      R => '0'
    );
\add_ln209_1_reg_841_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[7]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[11]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[11]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[11]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[11]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(11 downto 8),
      O(3 downto 0) => add_ln209_1_fu_675_p2(11 downto 8),
      S(3) => \add_ln209_1_reg_841[11]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[11]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[11]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[11]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(12),
      Q => add_ln209_1_reg_841(12),
      R => '0'
    );
\add_ln209_1_reg_841_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(13),
      Q => add_ln209_1_reg_841(13),
      R => '0'
    );
\add_ln209_1_reg_841_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(14),
      Q => add_ln209_1_reg_841(14),
      R => '0'
    );
\add_ln209_1_reg_841_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(15),
      Q => add_ln209_1_reg_841(15),
      R => '0'
    );
\add_ln209_1_reg_841_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[11]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[15]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[15]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[15]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[15]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(15 downto 12),
      O(3 downto 0) => add_ln209_1_fu_675_p2(15 downto 12),
      S(3) => \add_ln209_1_reg_841[15]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[15]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[15]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[15]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(16),
      Q => add_ln209_1_reg_841(16),
      R => '0'
    );
\add_ln209_1_reg_841_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(17),
      Q => add_ln209_1_reg_841(17),
      R => '0'
    );
\add_ln209_1_reg_841_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(18),
      Q => add_ln209_1_reg_841(18),
      R => '0'
    );
\add_ln209_1_reg_841_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(19),
      Q => add_ln209_1_reg_841(19),
      R => '0'
    );
\add_ln209_1_reg_841_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[15]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[19]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[19]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[19]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[19]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(19 downto 16),
      O(3 downto 0) => add_ln209_1_fu_675_p2(19 downto 16),
      S(3) => \add_ln209_1_reg_841[19]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[19]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[19]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[19]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(1),
      Q => add_ln209_1_reg_841(1),
      R => '0'
    );
\add_ln209_1_reg_841_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(20),
      Q => add_ln209_1_reg_841(20),
      R => '0'
    );
\add_ln209_1_reg_841_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(21),
      Q => add_ln209_1_reg_841(21),
      R => '0'
    );
\add_ln209_1_reg_841_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(22),
      Q => add_ln209_1_reg_841(22),
      R => '0'
    );
\add_ln209_1_reg_841_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(23),
      Q => add_ln209_1_reg_841(23),
      R => '0'
    );
\add_ln209_1_reg_841_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[19]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[23]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[23]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[23]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[23]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(23 downto 20),
      O(3 downto 0) => add_ln209_1_fu_675_p2(23 downto 20),
      S(3) => \add_ln209_1_reg_841[23]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[23]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[23]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[23]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(24),
      Q => add_ln209_1_reg_841(24),
      R => '0'
    );
\add_ln209_1_reg_841_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(25),
      Q => add_ln209_1_reg_841(25),
      R => '0'
    );
\add_ln209_1_reg_841_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(26),
      Q => add_ln209_1_reg_841(26),
      R => '0'
    );
\add_ln209_1_reg_841_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(27),
      Q => add_ln209_1_reg_841(27),
      R => '0'
    );
\add_ln209_1_reg_841_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[23]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[27]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[27]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[27]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[27]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(27 downto 24),
      O(3 downto 0) => add_ln209_1_fu_675_p2(27 downto 24),
      S(3) => \add_ln209_1_reg_841[27]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[27]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[27]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[27]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(28),
      Q => add_ln209_1_reg_841(28),
      R => '0'
    );
\add_ln209_1_reg_841_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(29),
      Q => add_ln209_1_reg_841(29),
      R => '0'
    );
\add_ln209_1_reg_841_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(2),
      Q => add_ln209_1_reg_841(2),
      R => '0'
    );
\add_ln209_1_reg_841_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(30),
      Q => add_ln209_1_reg_841(30),
      R => '0'
    );
\add_ln209_1_reg_841_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(31),
      Q => add_ln209_1_reg_841(31),
      R => '0'
    );
\add_ln209_1_reg_841_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[27]_i_1_n_7\,
      CO(3) => \NLW_add_ln209_1_reg_841_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln209_1_reg_841_reg[31]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[31]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[31]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(30 downto 28),
      O(3 downto 0) => add_ln209_1_fu_675_p2(31 downto 28),
      S(3) => \add_ln209_1_reg_841[31]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[31]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[31]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[31]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(3),
      Q => add_ln209_1_reg_841(3),
      R => '0'
    );
\add_ln209_1_reg_841_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln209_1_reg_841_reg[3]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[3]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[3]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(3 downto 0),
      O(3 downto 0) => add_ln209_1_fu_675_p2(3 downto 0),
      S(3) => \add_ln209_1_reg_841[3]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[3]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[3]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[3]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(4),
      Q => add_ln209_1_reg_841(4),
      R => '0'
    );
\add_ln209_1_reg_841_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(5),
      Q => add_ln209_1_reg_841(5),
      R => '0'
    );
\add_ln209_1_reg_841_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(6),
      Q => add_ln209_1_reg_841(6),
      R => '0'
    );
\add_ln209_1_reg_841_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(7),
      Q => add_ln209_1_reg_841(7),
      R => '0'
    );
\add_ln209_1_reg_841_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_1_reg_841_reg[3]_i_1_n_7\,
      CO(3) => \add_ln209_1_reg_841_reg[7]_i_1_n_7\,
      CO(2) => \add_ln209_1_reg_841_reg[7]_i_1_n_8\,
      CO(1) => \add_ln209_1_reg_841_reg[7]_i_1_n_9\,
      CO(0) => \add_ln209_1_reg_841_reg[7]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(7 downto 4),
      O(3 downto 0) => add_ln209_1_fu_675_p2(7 downto 4),
      S(3) => \add_ln209_1_reg_841[7]_i_2_n_7\,
      S(2) => \add_ln209_1_reg_841[7]_i_3_n_7\,
      S(1) => \add_ln209_1_reg_841[7]_i_4_n_7\,
      S(0) => \add_ln209_1_reg_841[7]_i_5_n_7\
    );
\add_ln209_1_reg_841_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(8),
      Q => add_ln209_1_reg_841(8),
      R => '0'
    );
\add_ln209_1_reg_841_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => add_ln209_1_fu_675_p2(9),
      Q => add_ln209_1_reg_841(9),
      R => '0'
    );
\add_ln209_reg_851[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(11),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(11),
      O => \add_ln209_reg_851[11]_i_2_n_7\
    );
\add_ln209_reg_851[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(10),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(10),
      O => \add_ln209_reg_851[11]_i_3_n_7\
    );
\add_ln209_reg_851[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(9),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(9),
      O => \add_ln209_reg_851[11]_i_4_n_7\
    );
\add_ln209_reg_851[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(8),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(8),
      O => \add_ln209_reg_851[11]_i_5_n_7\
    );
\add_ln209_reg_851[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(15),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(15),
      O => \add_ln209_reg_851[15]_i_2_n_7\
    );
\add_ln209_reg_851[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(14),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(14),
      O => \add_ln209_reg_851[15]_i_3_n_7\
    );
\add_ln209_reg_851[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(13),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(13),
      O => \add_ln209_reg_851[15]_i_4_n_7\
    );
\add_ln209_reg_851[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(12),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(12),
      O => \add_ln209_reg_851[15]_i_5_n_7\
    );
\add_ln209_reg_851[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(19),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(19),
      O => \add_ln209_reg_851[19]_i_2_n_7\
    );
\add_ln209_reg_851[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(18),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(18),
      O => \add_ln209_reg_851[19]_i_3_n_7\
    );
\add_ln209_reg_851[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(17),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(17),
      O => \add_ln209_reg_851[19]_i_4_n_7\
    );
\add_ln209_reg_851[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(16),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(16),
      O => \add_ln209_reg_851[19]_i_5_n_7\
    );
\add_ln209_reg_851[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(23),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(23),
      O => \add_ln209_reg_851[23]_i_2_n_7\
    );
\add_ln209_reg_851[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(22),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(22),
      O => \add_ln209_reg_851[23]_i_3_n_7\
    );
\add_ln209_reg_851[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(21),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(21),
      O => \add_ln209_reg_851[23]_i_4_n_7\
    );
\add_ln209_reg_851[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(20),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(20),
      O => \add_ln209_reg_851[23]_i_5_n_7\
    );
\add_ln209_reg_851[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(27),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(27),
      O => \add_ln209_reg_851[27]_i_2_n_7\
    );
\add_ln209_reg_851[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(26),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(26),
      O => \add_ln209_reg_851[27]_i_3_n_7\
    );
\add_ln209_reg_851[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(25),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(25),
      O => \add_ln209_reg_851[27]_i_4_n_7\
    );
\add_ln209_reg_851[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(24),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(24),
      O => \add_ln209_reg_851[27]_i_5_n_7\
    );
\add_ln209_reg_851[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(31),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(31),
      O => \add_ln209_reg_851[31]_i_2_n_7\
    );
\add_ln209_reg_851[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(30),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(30),
      O => \add_ln209_reg_851[31]_i_3_n_7\
    );
\add_ln209_reg_851[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(29),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(29),
      O => \add_ln209_reg_851[31]_i_4_n_7\
    );
\add_ln209_reg_851[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(28),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(28),
      O => \add_ln209_reg_851[31]_i_5_n_7\
    );
\add_ln209_reg_851[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(3),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(3),
      O => \add_ln209_reg_851[3]_i_2_n_7\
    );
\add_ln209_reg_851[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(2),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(2),
      O => \add_ln209_reg_851[3]_i_3_n_7\
    );
\add_ln209_reg_851[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(1),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(1),
      O => \add_ln209_reg_851[3]_i_4_n_7\
    );
\add_ln209_reg_851[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(0),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(0),
      O => \add_ln209_reg_851[3]_i_5_n_7\
    );
\add_ln209_reg_851[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(7),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(7),
      O => \add_ln209_reg_851[7]_i_2_n_7\
    );
\add_ln209_reg_851[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(6),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(6),
      O => \add_ln209_reg_851[7]_i_3_n_7\
    );
\add_ln209_reg_851[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(5),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(5),
      O => \add_ln209_reg_851[7]_i_4_n_7\
    );
\add_ln209_reg_851[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(4),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(4),
      O => \add_ln209_reg_851[7]_i_5_n_7\
    );
\add_ln209_reg_851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(0),
      Q => add_ln209_reg_851(0),
      R => '0'
    );
\add_ln209_reg_851_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(10),
      Q => add_ln209_reg_851(10),
      R => '0'
    );
\add_ln209_reg_851_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(11),
      Q => add_ln209_reg_851(11),
      R => '0'
    );
\add_ln209_reg_851_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[7]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[11]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[11]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[11]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[11]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(11 downto 8),
      O(3 downto 0) => add_ln209_fu_697_p2(11 downto 8),
      S(3) => \add_ln209_reg_851[11]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[11]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[11]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[11]_i_5_n_7\
    );
\add_ln209_reg_851_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(12),
      Q => add_ln209_reg_851(12),
      R => '0'
    );
\add_ln209_reg_851_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(13),
      Q => add_ln209_reg_851(13),
      R => '0'
    );
\add_ln209_reg_851_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(14),
      Q => add_ln209_reg_851(14),
      R => '0'
    );
\add_ln209_reg_851_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(15),
      Q => add_ln209_reg_851(15),
      R => '0'
    );
\add_ln209_reg_851_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[11]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[15]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[15]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[15]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[15]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(15 downto 12),
      O(3 downto 0) => add_ln209_fu_697_p2(15 downto 12),
      S(3) => \add_ln209_reg_851[15]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[15]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[15]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[15]_i_5_n_7\
    );
\add_ln209_reg_851_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(16),
      Q => add_ln209_reg_851(16),
      R => '0'
    );
\add_ln209_reg_851_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(17),
      Q => add_ln209_reg_851(17),
      R => '0'
    );
\add_ln209_reg_851_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(18),
      Q => add_ln209_reg_851(18),
      R => '0'
    );
\add_ln209_reg_851_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(19),
      Q => add_ln209_reg_851(19),
      R => '0'
    );
\add_ln209_reg_851_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[15]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[19]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[19]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[19]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[19]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(19 downto 16),
      O(3 downto 0) => add_ln209_fu_697_p2(19 downto 16),
      S(3) => \add_ln209_reg_851[19]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[19]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[19]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[19]_i_5_n_7\
    );
\add_ln209_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(1),
      Q => add_ln209_reg_851(1),
      R => '0'
    );
\add_ln209_reg_851_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(20),
      Q => add_ln209_reg_851(20),
      R => '0'
    );
\add_ln209_reg_851_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(21),
      Q => add_ln209_reg_851(21),
      R => '0'
    );
\add_ln209_reg_851_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(22),
      Q => add_ln209_reg_851(22),
      R => '0'
    );
\add_ln209_reg_851_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(23),
      Q => add_ln209_reg_851(23),
      R => '0'
    );
\add_ln209_reg_851_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[19]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[23]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[23]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[23]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[23]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(23 downto 20),
      O(3 downto 0) => add_ln209_fu_697_p2(23 downto 20),
      S(3) => \add_ln209_reg_851[23]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[23]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[23]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[23]_i_5_n_7\
    );
\add_ln209_reg_851_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(24),
      Q => add_ln209_reg_851(24),
      R => '0'
    );
\add_ln209_reg_851_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(25),
      Q => add_ln209_reg_851(25),
      R => '0'
    );
\add_ln209_reg_851_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(26),
      Q => add_ln209_reg_851(26),
      R => '0'
    );
\add_ln209_reg_851_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(27),
      Q => add_ln209_reg_851(27),
      R => '0'
    );
\add_ln209_reg_851_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[23]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[27]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[27]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[27]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[27]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(27 downto 24),
      O(3 downto 0) => add_ln209_fu_697_p2(27 downto 24),
      S(3) => \add_ln209_reg_851[27]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[27]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[27]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[27]_i_5_n_7\
    );
\add_ln209_reg_851_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(28),
      Q => add_ln209_reg_851(28),
      R => '0'
    );
\add_ln209_reg_851_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(29),
      Q => add_ln209_reg_851(29),
      R => '0'
    );
\add_ln209_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(2),
      Q => add_ln209_reg_851(2),
      R => '0'
    );
\add_ln209_reg_851_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(30),
      Q => add_ln209_reg_851(30),
      R => '0'
    );
\add_ln209_reg_851_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(31),
      Q => add_ln209_reg_851(31),
      R => '0'
    );
\add_ln209_reg_851_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[27]_i_1_n_7\,
      CO(3) => \NLW_add_ln209_reg_851_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln209_reg_851_reg[31]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[31]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[31]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(30 downto 28),
      O(3 downto 0) => add_ln209_fu_697_p2(31 downto 28),
      S(3) => \add_ln209_reg_851[31]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[31]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[31]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[31]_i_5_n_7\
    );
\add_ln209_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(3),
      Q => add_ln209_reg_851(3),
      R => '0'
    );
\add_ln209_reg_851_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln209_reg_851_reg[3]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[3]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[3]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(3 downto 0),
      O(3 downto 0) => add_ln209_fu_697_p2(3 downto 0),
      S(3) => \add_ln209_reg_851[3]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[3]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[3]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[3]_i_5_n_7\
    );
\add_ln209_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(4),
      Q => add_ln209_reg_851(4),
      R => '0'
    );
\add_ln209_reg_851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(5),
      Q => add_ln209_reg_851(5),
      R => '0'
    );
\add_ln209_reg_851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(6),
      Q => add_ln209_reg_851(6),
      R => '0'
    );
\add_ln209_reg_851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(7),
      Q => add_ln209_reg_851(7),
      R => '0'
    );
\add_ln209_reg_851_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln209_reg_851_reg[3]_i_1_n_7\,
      CO(3) => \add_ln209_reg_851_reg[7]_i_1_n_7\,
      CO(2) => \add_ln209_reg_851_reg[7]_i_1_n_8\,
      CO(1) => \add_ln209_reg_851_reg[7]_i_1_n_9\,
      CO(0) => \add_ln209_reg_851_reg[7]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(7 downto 4),
      O(3 downto 0) => add_ln209_fu_697_p2(7 downto 4),
      S(3) => \add_ln209_reg_851[7]_i_2_n_7\,
      S(2) => \add_ln209_reg_851[7]_i_3_n_7\,
      S(1) => \add_ln209_reg_851[7]_i_4_n_7\,
      S(0) => \add_ln209_reg_851[7]_i_5_n_7\
    );
\add_ln209_reg_851_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(8),
      Q => add_ln209_reg_851(8),
      R => '0'
    );
\add_ln209_reg_851_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => add_ln209_fu_697_p2(9),
      Q => add_ln209_reg_851(9),
      R => '0'
    );
\add_ln21_reg_757[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => extLd_loc_read_reg_730(0),
      O => add_ln21_fu_501_p2(0)
    );
\add_ln21_reg_757[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(1),
      I1 => extLd_loc_read_reg_730(0),
      O => add_ln21_fu_501_p2(1)
    );
\add_ln21_reg_757[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(2),
      I1 => extLd_loc_read_reg_730(0),
      I2 => extLd_loc_read_reg_730(1),
      O => add_ln21_fu_501_p2(2)
    );
\add_ln21_reg_757[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(3),
      I1 => extLd_loc_read_reg_730(1),
      I2 => extLd_loc_read_reg_730(0),
      I3 => extLd_loc_read_reg_730(2),
      O => add_ln21_fu_501_p2(3)
    );
\add_ln21_reg_757[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(4),
      I1 => extLd_loc_read_reg_730(2),
      I2 => extLd_loc_read_reg_730(0),
      I3 => extLd_loc_read_reg_730(1),
      I4 => extLd_loc_read_reg_730(3),
      O => add_ln21_fu_501_p2(4)
    );
\add_ln21_reg_757[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(5),
      I1 => extLd_loc_read_reg_730(3),
      I2 => extLd_loc_read_reg_730(1),
      I3 => extLd_loc_read_reg_730(0),
      I4 => extLd_loc_read_reg_730(2),
      I5 => extLd_loc_read_reg_730(4),
      O => add_ln21_fu_501_p2(5)
    );
\add_ln21_reg_757[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(6),
      I1 => extLd_loc_read_reg_730(4),
      I2 => extLd_loc_read_reg_730(2),
      I3 => \add_ln21_reg_757[6]_i_2_n_7\,
      I4 => extLd_loc_read_reg_730(3),
      I5 => extLd_loc_read_reg_730(5),
      O => add_ln21_fu_501_p2(6)
    );
\add_ln21_reg_757[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => extLd_loc_read_reg_730(0),
      I1 => extLd_loc_read_reg_730(1),
      O => \add_ln21_reg_757[6]_i_2_n_7\
    );
\add_ln21_reg_757[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => extLd_loc_read_reg_730(7),
      I1 => \add_ln21_reg_757[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_730(6),
      O => add_ln21_fu_501_p2(7)
    );
\add_ln21_reg_757[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => extLd_loc_read_reg_730(7),
      I1 => \add_ln21_reg_757[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_730(6),
      I3 => extLd_loc_read_reg_730(8),
      O => add_ln21_fu_501_p2(8)
    );
\add_ln21_reg_757[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => sorted_copy1_0_chann_empty_n,
      O => ap_NS_fsm117_out
    );
\add_ln21_reg_757[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => extLd_loc_read_reg_730(7),
      I1 => \add_ln21_reg_757[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_730(6),
      I3 => extLd_loc_read_reg_730(8),
      O => add_ln21_fu_501_p2(9)
    );
\add_ln21_reg_757[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => extLd_loc_read_reg_730(4),
      I1 => extLd_loc_read_reg_730(2),
      I2 => extLd_loc_read_reg_730(0),
      I3 => extLd_loc_read_reg_730(1),
      I4 => extLd_loc_read_reg_730(3),
      I5 => extLd_loc_read_reg_730(5),
      O => \add_ln21_reg_757[9]_i_3_n_7\
    );
\add_ln21_reg_757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(0),
      Q => add_ln21_reg_757(0),
      R => '0'
    );
\add_ln21_reg_757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(1),
      Q => add_ln21_reg_757(1),
      R => '0'
    );
\add_ln21_reg_757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(2),
      Q => add_ln21_reg_757(2),
      R => '0'
    );
\add_ln21_reg_757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(3),
      Q => add_ln21_reg_757(3),
      R => '0'
    );
\add_ln21_reg_757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(4),
      Q => add_ln21_reg_757(4),
      R => '0'
    );
\add_ln21_reg_757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(5),
      Q => add_ln21_reg_757(5),
      R => '0'
    );
\add_ln21_reg_757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(6),
      Q => add_ln21_reg_757(6),
      R => '0'
    );
\add_ln21_reg_757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(7),
      Q => add_ln21_reg_757(7),
      R => '0'
    );
\add_ln21_reg_757_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(8),
      Q => add_ln21_reg_757(8),
      R => '0'
    );
\add_ln21_reg_757_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm117_out,
      D => add_ln21_fu_501_p2(9),
      Q => add_ln21_reg_757(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => \ap_CS_fsm_reg_n_7_[0]\,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_7_[0]\,
      I1 => \^create_tree_u0_extld_loc_read\,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => sorted_copy1_1_chann_empty_n,
      I4 => sorted_copy1_0_chann_empty_n,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => ram_reg_i_41_n_7,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => sorted_copy1_1_chann_empty_n,
      I3 => sorted_copy1_0_chann_empty_n,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln21_reg_762,
      I2 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => \ap_CS_fsm[6]_i_2_n_7\,
      I3 => or_ln34_fu_616_p2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2A000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => sorted_copy1_0_chann_empty_n,
      I3 => \ap_CS_fsm[6]_i_2_n_7\,
      I4 => or_ln52_fu_669_p2,
      I5 => \ap_CS_fsm[6]_i_3_n_7\,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln21_reg_762,
      O => \ap_CS_fsm[6]_i_2_n_7\
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA2AAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => or_ln34_fu_616_p2,
      I2 => icmp_ln21_reg_762,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => sorted_copy1_0_chann_empty_n,
      I5 => sorted_copy1_1_chann_empty_n,
      O => \ap_CS_fsm[6]_i_3_n_7\
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => icmp_ln21_reg_762,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_7_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage0,
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp0_stage4,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^ap_cs_fsm_reg[7]_0\(1),
      R => SS(0)
    );
\ap_done_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => create_tree_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      O => \ap_done_reg_i_1__3_n_7\
    );
\ap_done_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCE0C0A000A000"
    )
        port map (
      I0 => ap_sync_channel_write_parent_V,
      I1 => right_V_i_full_n,
      I2 => ap_sync_reg_channel_write_left_V,
      I3 => \iptr_reg[0]_0\,
      I4 => left_V_i_full_n,
      I5 => ap_done_reg_i_4_n_7,
      O => create_tree_U0_ap_continue
    );
ap_done_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_done_reg,
      I2 => parent_V_i_full_n,
      I3 => ap_sync_reg_channel_write_parent_V,
      O => ap_sync_channel_write_parent_V
    );
ap_done_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_parent_V,
      I1 => parent_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      O => ap_done_reg_i_4_n_7
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__3_n_7\,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A008A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => icmp_ln21_reg_762,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_7\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_7\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888A000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_7,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => ram_reg_i_41_n_7,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_7\,
      Q => ap_enable_reg_pp0_iter1_reg_n_7,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(0),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(0),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(10),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(10),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(11),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(11),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(12),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(12),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(13),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(13),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(14),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(14),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(15),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(15),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(16),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(16),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(17),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(17),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(18),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(18),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(19),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(19),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(1),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(1),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(20),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(20),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(21),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(21),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(22),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(22),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(23),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(23),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(24),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(24),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(25),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(25),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(26),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(26),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(27),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(27),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(28),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(28),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(29),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(29),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(2),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(2),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(30),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(30),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(31),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(31),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(3),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(3),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(4),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(4),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(5),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(5),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(6),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(6),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(7),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(7),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(8),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(8),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(9),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_ne_reg_803(9),
      O => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[31]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(0),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(0),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(10),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(10),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(11),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(11),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(12),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(12),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(13),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(13),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(14),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(14),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(15),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(15),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(16),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(16),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(17),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(17),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(18),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(18),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(19),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(19),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(1),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(1),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(20),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(20),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(21),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(21),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(22),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(22),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(23),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(23),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(24),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(24),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(25),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(25),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(26),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(26),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(27),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(27),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(28),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(28),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(29),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(29),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(2),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(2),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(30),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(30),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(31),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(31),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(3),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(3),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(4),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(4),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(5),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(5),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(6),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(6),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(7),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(7),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(8),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(8),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => node_freq_V_reg_290(9),
      I1 => or_ln34_fu_616_p2,
      I2 => intermediate_freq_V_1_reg_796(9),
      O => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[31]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_p_0195_0_i_i_reg_391(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[0]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(0),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[1]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(1),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[2]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(2),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[3]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(3),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[4]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(4),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[5]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(5),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[6]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(6),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[7]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(7),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_1_reg_280_reg_n_7_[8]\,
      I1 => or_ln34_fu_616_p2,
      I2 => s_0_0_i_i_reg_300(8),
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(0),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(0),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(10),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(10),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(11),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(11),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(12),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(12),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(13),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(13),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(14),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(14),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(15),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(15),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(16),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(16),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(17),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(17),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(18),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(18),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(19),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(19),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(1),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(1),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(20),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(20),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(21),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(21),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(22),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(22),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(23),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(23),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(24),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(24),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(25),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(25),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(26),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(26),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(27),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(27),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(28),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(28),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(29),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(29),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(2),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(2),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(30),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(30),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(31),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(31),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(3),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(3),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(4),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(4),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(5),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(5),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(6),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(6),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(7),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(7),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(8),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(8),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_frequency_V_1_reg_270(9),
      I1 => or_ln34_fu_616_p2,
      I2 => node_freq_V_reg_290(9),
      O => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[31]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(0),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(0),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(10),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(10),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(11),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(11),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(12),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(12),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(13),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(13),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(14),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(14),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(15),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(15),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(16),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(16),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(17),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(17),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(18),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(18),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(19),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(19),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(1),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(1),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(20),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(20),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(21),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(21),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(22),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(22),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(23),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(23),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(24),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(24),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(25),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(25),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(26),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(26),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(27),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(27),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(28),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(28),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(29),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(29),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(2),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(2),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(30),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(30),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00000000000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => or_ln34_fu_616_p2,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => icmp_ln21_reg_762,
      I5 => ap_enable_reg_pp0_iter0,
      O => \^create_tree_u0_left_v_ce0\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(31),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(31),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      O => or_ln34_fu_616_p2
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(3),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(3),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(4),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(4),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(5),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(5),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(6),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(6),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(7),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(7),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(8),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(8),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_frequency_V_reg_742_reg[31]_0\(9),
      I1 => or_ln34_fu_616_p2,
      I2 => s_frequency_V_1_reg_270(9),
      O => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[31]_i_2_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(0),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[0]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(1),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[1]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(2),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[2]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(3),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[3]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(4),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[4]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(5),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[5]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(6),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[6]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(7),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[7]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[8]_0\(8),
      I1 => or_ln34_fu_616_p2,
      I2 => \s_value_V_1_reg_280_reg_n_7_[8]\,
      O => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_s_value_V_2_reg_334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => \ap_phi_reg_pp0_iter0_s_value_V_2_reg_334[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_311(0),
      I1 => or_ln34_fu_616_p2,
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(0)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => or_ln34_fu_616_p2,
      I1 => t_V_reg_311(0),
      I2 => t_V_reg_311(1),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(1)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_311(1),
      I1 => t_V_reg_311(0),
      I2 => or_ln34_fu_616_p2,
      I3 => t_V_reg_311(2),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(2)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_311(2),
      I1 => or_ln34_fu_616_p2,
      I2 => t_V_reg_311(0),
      I3 => t_V_reg_311(1),
      I4 => t_V_reg_311(3),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(3)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_311(1),
      I1 => t_V_reg_311(0),
      I2 => or_ln34_fu_616_p2,
      I3 => t_V_reg_311(2),
      I4 => t_V_reg_311(3),
      I5 => t_V_reg_311(4),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(4)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\,
      I1 => t_V_reg_311(5),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(5)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => t_V_reg_311(5),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\,
      I2 => t_V_reg_311(6),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(6)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => t_V_reg_311(6),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\,
      I2 => t_V_reg_311(5),
      I3 => t_V_reg_311(7),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(7)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => t_V_reg_311(7),
      I1 => t_V_reg_311(5),
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\,
      I3 => t_V_reg_311(6),
      I4 => t_V_reg_311(8),
      O => ap_phi_reg_pp0_iter0_t_V_3_reg_380(8)
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => t_V_reg_311(1),
      I1 => t_V_reg_311(0),
      I2 => or_ln34_fu_616_p2,
      I3 => t_V_reg_311(2),
      I4 => t_V_reg_311(3),
      I5 => t_V_reg_311(4),
      O => \ap_phi_reg_pp0_iter0_t_V_3_reg_380[8]_i_2_n_7\
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(0),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(1),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(2),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(3),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(4),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(5),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(6),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(7),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_3_reg_380(8),
      Q => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_2_reg_245_reg_n_7_[0]\,
      I1 => or_ln34_fu_616_p2,
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(0)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \t_V_2_reg_245_reg_n_7_[0]\,
      I1 => or_ln34_fu_616_p2,
      I2 => lshr_ln_fu_542_p4(0),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(1)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(0),
      I1 => or_ln34_fu_616_p2,
      I2 => \t_V_2_reg_245_reg_n_7_[0]\,
      I3 => lshr_ln_fu_542_p4(1),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(2)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(1),
      I1 => \t_V_2_reg_245_reg_n_7_[0]\,
      I2 => or_ln34_fu_616_p2,
      I3 => lshr_ln_fu_542_p4(0),
      I4 => lshr_ln_fu_542_p4(2),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(3)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(0),
      I1 => or_ln34_fu_616_p2,
      I2 => \t_V_2_reg_245_reg_n_7_[0]\,
      I3 => lshr_ln_fu_542_p4(1),
      I4 => lshr_ln_fu_542_p4(2),
      I5 => lshr_ln_fu_542_p4(3),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(4)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\,
      I1 => lshr_ln_fu_542_p4(4),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(5)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(4),
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\,
      I2 => lshr_ln_fu_542_p4(5),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(6)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(5),
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\,
      I2 => lshr_ln_fu_542_p4(4),
      I3 => lshr_ln_fu_542_p4(6),
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(7)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(6),
      I1 => lshr_ln_fu_542_p4(4),
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\,
      I3 => lshr_ln_fu_542_p4(5),
      I4 => \t_V_2_reg_245_reg_n_7_[8]\,
      O => ap_phi_reg_pp0_iter0_t_V_4_reg_370(8)
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(0),
      I1 => or_ln34_fu_616_p2,
      I2 => \t_V_2_reg_245_reg_n_7_[0]\,
      I3 => lshr_ln_fu_542_p4(1),
      I4 => lshr_ln_fu_542_p4(2),
      I5 => lshr_ln_fu_542_p4(3),
      O => \ap_phi_reg_pp0_iter0_t_V_4_reg_370[8]_i_2_n_7\
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(0),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(1),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(2),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(3),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(4),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(5),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(6),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(7),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_left_v_ce0\,
      D => ap_phi_reg_pp0_iter0_t_V_4_reg_370(8),
      Q => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A5555"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => icmp_ln879_3_fu_663_p2,
      I4 => icmp_ln21_reg_762,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D555DA2A2AAA2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I1 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      I5 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      I1 => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      I1 => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      I2 => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      I2 => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      I5 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      O => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_2_n_7\
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(0),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(0),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(1),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(1),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(2),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(2),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(3),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(3),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(4),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(4),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(5),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(5),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(6),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(6),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(7),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(7),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(8),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(8),
      O => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(0),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(0),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(10),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(10),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(11),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(11),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(12),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(12),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(13),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(13),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(14),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(14),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(15),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(15),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(16),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(16),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(17),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(17),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(18),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(18),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(19),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(19),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(1),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(1),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(20),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(20),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(21),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(21),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(22),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(22),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(23),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(23),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(24),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(24),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(25),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(25),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(26),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(26),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(27),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(27),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(28),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(28),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(29),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(29),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(2),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(2),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(30),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(30),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(31),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(31),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(3),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(3),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(4),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(4),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(5),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(5),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(6),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(6),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(7),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(7),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(8),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(8),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(9),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(9),
      O => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[31]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(0),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(0),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(1),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(1),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(2),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(2),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(3),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(3),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(4),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(4),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(5),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(5),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(6),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(6),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(7),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(7),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_value_V_2_reg_334(8),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_value_V_reg_737_reg[8]_0\(8),
      O => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(0),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(0),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(10),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(10),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(11),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(11),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(12),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(12),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(13),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(13),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(14),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(14),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(15),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(15),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(16),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(16),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(17),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(17),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(18),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(18),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(19),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(19),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(1),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(1),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(20),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(20),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(21),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(21),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(22),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(22),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(23),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(23),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(24),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(24),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(25),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(25),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(26),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(26),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(27),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(27),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(28),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(28),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(29),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(29),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(2),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(2),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(30),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(30),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF000000000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => icmp_ln21_reg_762,
      I3 => or_ln52_fu_669_p2,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_condition_175
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(31),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(31),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      O => or_ln52_fu_669_p2
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(3),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(3),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(4),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(4),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(5),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(5),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(6),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(6),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(7),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(7),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(8),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(8),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFB08080008"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_frequency_V_2_reg_323(9),
      I1 => icmp_ln21_reg_762,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => \s_frequency_V_reg_742_reg[31]_0\(9),
      O => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7\
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[0]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[10]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[11]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[12]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[13]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[14]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[15]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[16]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[17]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[18]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[19]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[1]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[20]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[21]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[22]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[23]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[24]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[25]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[26]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[27]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[28]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[29]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[2]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[30]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[31]_i_2_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[3]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[4]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[5]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[6]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[7]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[8]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422[9]_i_1_n_7\,
      Q => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(9),
      R => '0'
    );
ap_sync_reg_channel_write_left_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_left_V,
      I1 => left_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_left_V_reg
    );
ap_sync_reg_channel_write_parent_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_parent_V,
      I1 => parent_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_parent_V_reg
    );
ap_sync_reg_channel_write_parent_V_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A800FFFFFFFF"
    )
        port map (
      I0 => ap_done_reg_i_4_n_7,
      I1 => \iptr_reg[0]_0\,
      I2 => right_V_i_full_n,
      I3 => ap_sync_reg_channel_write_left_V,
      I4 => left_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_right_V
    );
ap_sync_reg_channel_write_right_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => \iptr_reg[0]_0\,
      I1 => right_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[7]_0\(1),
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_right_V_reg
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_done_reg,
      O => create_tree_U0_ap_done
    );
\count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => parent_V_i_full_n,
      I1 => ap_sync_reg_channel_write_parent_V,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_done_reg,
      O => push_buf
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => left_V_i_full_n,
      I1 => ap_sync_reg_channel_write_left_V,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_done_reg,
      O => push_buf_0
    );
\count[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => right_V_i_full_n,
      I1 => \iptr_reg[0]_0\,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      I3 => ap_done_reg,
      O => push_buf_1
    );
\extLd_loc_read_reg_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(0),
      Q => extLd_loc_read_reg_730(0),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(1),
      Q => extLd_loc_read_reg_730(1),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(2),
      Q => extLd_loc_read_reg_730(2),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(3),
      Q => extLd_loc_read_reg_730(3),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(4),
      Q => extLd_loc_read_reg_730(4),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(5),
      Q => extLd_loc_read_reg_730(5),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(6),
      Q => extLd_loc_read_reg_730(6),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(7),
      Q => extLd_loc_read_reg_730(7),
      R => '0'
    );
\extLd_loc_read_reg_730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(8),
      Q => extLd_loc_read_reg_730(8),
      R => '0'
    );
frequency_0_V_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequibs
     port map (
      D(31 downto 0) => intermediate_freq_ne_fu_575_p3(31 downto 0),
      DOADO(31 downto 0) => frequency_0_V_q0(31 downto 0),
      DOBDO(31 downto 0) => frequency_1_V_q1(31 downto 0),
      E(0) => frequency_0_V_ce1,
      Q(6 downto 0) => lshr_ln1_reg_766(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      or_ln52_reg_837 => or_ln52_reg_837,
      ram_reg(1) => ap_CS_fsm_pp0_stage1,
      ram_reg(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0(6 downto 0) => reg_494(6 downto 0),
      ram_reg_1(7 downto 1) => lshr_ln_fu_542_p4(6 downto 0),
      ram_reg_1(0) => \t_V_2_reg_245_reg_n_7_[0]\,
      ram_reg_2 => \trunc_ln321_1_reg_847_reg_n_7_[0]\,
      ram_reg_3 => \trunc_ln321_reg_857_reg_n_7_[0]\,
      ram_reg_4 => ap_enable_reg_pp0_iter1_reg_n_7,
      ram_reg_5(31 downto 0) => add_ln209_reg_851(31 downto 0),
      ram_reg_6(31 downto 0) => add_ln209_1_reg_841(31 downto 0)
    );
frequency_1_V_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequjbC
     port map (
      D(31 downto 0) => intermediate_freq_V_1_fu_567_p3(31 downto 0),
      DOADO(31 downto 0) => frequency_0_V_q0(31 downto 0),
      DOBDO(31 downto 0) => frequency_1_V_q1(31 downto 0),
      E(0) => frequency_0_V_ce1,
      Q(6 downto 0) => lshr_ln1_reg_766(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      or_ln52_reg_837 => or_ln52_reg_837,
      ram_reg(1) => ap_CS_fsm_pp0_stage1,
      ram_reg(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0(6 downto 0) => reg_494(6 downto 0),
      ram_reg_1(7 downto 1) => lshr_ln_fu_542_p4(6 downto 0),
      ram_reg_1(0) => \t_V_2_reg_245_reg_n_7_[0]\,
      ram_reg_2 => \trunc_ln321_1_reg_847_reg_n_7_[0]\,
      ram_reg_3 => \trunc_ln321_reg_857_reg_n_7_[0]\,
      ram_reg_4 => ap_enable_reg_pp0_iter1_reg_n_7,
      ram_reg_5(31 downto 0) => add_ln209_reg_851(31 downto 0),
      ram_reg_6(31 downto 0) => add_ln209_1_reg_841(31 downto 0)
    );
\i_reg_771[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_fu_536_p2(0)
    );
\i_reg_771[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => i_fu_536_p2(1)
    );
\i_reg_771[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => i_fu_536_p2(2)
    );
\i_reg_771[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => i_fu_536_p2(3)
    );
\i_reg_771[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => i_fu_536_p2(4)
    );
\i_reg_771[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => i_fu_536_p2(5)
    );
\i_reg_771[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \i_reg_771[6]_i_2_n_7\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => i_fu_536_p2(6)
    );
\i_reg_771[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \i_reg_771[6]_i_2_n_7\
    );
\i_reg_771[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \i_reg_771[8]_i_2_n_7\,
      I2 => \^q\(7),
      O => i_fu_536_p2(7)
    );
\i_reg_771[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \i_reg_771[8]_i_2_n_7\,
      I2 => \^q\(6),
      I3 => \op_assign_reg_257_reg_n_7_[8]\,
      O => i_fu_536_p2(8)
    );
\i_reg_771[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \i_reg_771[8]_i_2_n_7\
    );
\i_reg_771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(0),
      Q => i_reg_771(0),
      R => '0'
    );
\i_reg_771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(1),
      Q => i_reg_771(1),
      R => '0'
    );
\i_reg_771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(2),
      Q => i_reg_771(2),
      R => '0'
    );
\i_reg_771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(3),
      Q => i_reg_771(3),
      R => '0'
    );
\i_reg_771_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(4),
      Q => i_reg_771(4),
      R => '0'
    );
\i_reg_771_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(5),
      Q => i_reg_771(5),
      R => '0'
    );
\i_reg_771_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(6),
      Q => i_reg_771(6),
      R => '0'
    );
\i_reg_771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(7),
      Q => i_reg_771(7),
      R => '0'
    );
\i_reg_771_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_536_p2(8),
      Q => i_reg_771(8),
      R => '0'
    );
\icmp_ln21_reg_762[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln21_fu_511_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      O => \icmp_ln21_reg_762[0]_i_1_n_7\
    );
\icmp_ln21_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln21_reg_762[0]_i_1_n_7\,
      Q => icmp_ln21_reg_762,
      R => '0'
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_7_[0]\,
      I1 => create_tree_U0_ap_start,
      I2 => parent_V_t_empty_n,
      I3 => left_V_t_empty_n,
      I4 => extLd7_loc_channel_empty_n,
      I5 => right_V_t_empty_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
\intermediate_freq_V_1_reg_796[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln21_reg_762,
      I1 => ap_CS_fsm_pp0_stage2,
      O => intermediate_freq_V_1_reg_7960
    );
\intermediate_freq_V_1_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(0),
      Q => intermediate_freq_V_1_reg_796(0),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(10),
      Q => intermediate_freq_V_1_reg_796(10),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(11),
      Q => intermediate_freq_V_1_reg_796(11),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(12),
      Q => intermediate_freq_V_1_reg_796(12),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(13),
      Q => intermediate_freq_V_1_reg_796(13),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(14),
      Q => intermediate_freq_V_1_reg_796(14),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(15),
      Q => intermediate_freq_V_1_reg_796(15),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(16),
      Q => intermediate_freq_V_1_reg_796(16),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(17),
      Q => intermediate_freq_V_1_reg_796(17),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(18),
      Q => intermediate_freq_V_1_reg_796(18),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(19),
      Q => intermediate_freq_V_1_reg_796(19),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(1),
      Q => intermediate_freq_V_1_reg_796(1),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(20),
      Q => intermediate_freq_V_1_reg_796(20),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(21),
      Q => intermediate_freq_V_1_reg_796(21),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(22),
      Q => intermediate_freq_V_1_reg_796(22),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(23),
      Q => intermediate_freq_V_1_reg_796(23),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(24),
      Q => intermediate_freq_V_1_reg_796(24),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(25),
      Q => intermediate_freq_V_1_reg_796(25),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(26),
      Q => intermediate_freq_V_1_reg_796(26),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(27),
      Q => intermediate_freq_V_1_reg_796(27),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(28),
      Q => intermediate_freq_V_1_reg_796(28),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(29),
      Q => intermediate_freq_V_1_reg_796(29),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(2),
      Q => intermediate_freq_V_1_reg_796(2),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(30),
      Q => intermediate_freq_V_1_reg_796(30),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(31),
      Q => intermediate_freq_V_1_reg_796(31),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(3),
      Q => intermediate_freq_V_1_reg_796(3),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(4),
      Q => intermediate_freq_V_1_reg_796(4),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(5),
      Q => intermediate_freq_V_1_reg_796(5),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(6),
      Q => intermediate_freq_V_1_reg_796(6),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(7),
      Q => intermediate_freq_V_1_reg_796(7),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(8),
      Q => intermediate_freq_V_1_reg_796(8),
      R => '0'
    );
\intermediate_freq_V_1_reg_796_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_V_1_fu_567_p3(9),
      Q => intermediate_freq_V_1_reg_796(9),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(0),
      Q => intermediate_freq_ne_reg_803(0),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(10),
      Q => intermediate_freq_ne_reg_803(10),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(11),
      Q => intermediate_freq_ne_reg_803(11),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(12),
      Q => intermediate_freq_ne_reg_803(12),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(13),
      Q => intermediate_freq_ne_reg_803(13),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(14),
      Q => intermediate_freq_ne_reg_803(14),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(15),
      Q => intermediate_freq_ne_reg_803(15),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(16),
      Q => intermediate_freq_ne_reg_803(16),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(17),
      Q => intermediate_freq_ne_reg_803(17),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(18),
      Q => intermediate_freq_ne_reg_803(18),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(19),
      Q => intermediate_freq_ne_reg_803(19),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(1),
      Q => intermediate_freq_ne_reg_803(1),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(20),
      Q => intermediate_freq_ne_reg_803(20),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(21),
      Q => intermediate_freq_ne_reg_803(21),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(22),
      Q => intermediate_freq_ne_reg_803(22),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(23),
      Q => intermediate_freq_ne_reg_803(23),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(24),
      Q => intermediate_freq_ne_reg_803(24),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(25),
      Q => intermediate_freq_ne_reg_803(25),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(26),
      Q => intermediate_freq_ne_reg_803(26),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(27),
      Q => intermediate_freq_ne_reg_803(27),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(28),
      Q => intermediate_freq_ne_reg_803(28),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(29),
      Q => intermediate_freq_ne_reg_803(29),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(2),
      Q => intermediate_freq_ne_reg_803(2),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(30),
      Q => intermediate_freq_ne_reg_803(30),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(31),
      Q => intermediate_freq_ne_reg_803(31),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(3),
      Q => intermediate_freq_ne_reg_803(3),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(4),
      Q => intermediate_freq_ne_reg_803(4),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(5),
      Q => intermediate_freq_ne_reg_803(5),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(6),
      Q => intermediate_freq_ne_reg_803(6),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(7),
      Q => intermediate_freq_ne_reg_803(7),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(8),
      Q => intermediate_freq_ne_reg_803(8),
      R => '0'
    );
\intermediate_freq_ne_reg_803_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => intermediate_freq_V_1_reg_7960,
      D => intermediate_freq_ne_fu_575_p3(9),
      Q => intermediate_freq_ne_reg_803(9),
      R => '0'
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => extLd_loc_c20_full_n,
      O => internal_full_n_reg
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_sync_reg_channel_write_parent_V,
      I3 => parent_V_i_full_n,
      I4 => iptr,
      O => ap_done_reg_reg_0
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => ap_sync_reg_channel_write_left_V,
      I3 => left_V_i_full_n,
      I4 => iptr_2,
      O => ap_done_reg_reg_1
    );
\iptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_cs_fsm_reg[7]_0\(1),
      I2 => \iptr_reg[0]_0\,
      I3 => right_V_i_full_n,
      I4 => iptr_3,
      O => ap_done_reg_reg_2
    );
\lshr_ln1_reg_766[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \t_V_2_reg_245_reg_n_7_[0]\,
      I1 => p_0217_2_i_i_reg_410(0),
      I2 => lshr_ln_fu_542_p4(0),
      I3 => node_freq_V_reg_2901,
      I4 => p_0217_2_i_i_reg_410(1),
      O => p_0_in(0)
    );
\lshr_ln1_reg_766[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \lshr_ln1_reg_766[2]_i_2_n_7\,
      I1 => lshr_ln_fu_542_p4(1),
      I2 => node_freq_V_reg_2901,
      I3 => p_0217_2_i_i_reg_410(2),
      O => p_0_in(1)
    );
\lshr_ln1_reg_766[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0217_2_i_i_reg_410(2),
      I1 => lshr_ln_fu_542_p4(1),
      I2 => \lshr_ln1_reg_766[2]_i_2_n_7\,
      I3 => lshr_ln_fu_542_p4(2),
      I4 => node_freq_V_reg_2901,
      I5 => p_0217_2_i_i_reg_410(3),
      O => p_0_in(2)
    );
\lshr_ln1_reg_766[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(0),
      I1 => p_0217_2_i_i_reg_410(1),
      I2 => \t_V_2_reg_245_reg_n_7_[0]\,
      I3 => node_freq_V_reg_2901,
      I4 => p_0217_2_i_i_reg_410(0),
      O => \lshr_ln1_reg_766[2]_i_2_n_7\
    );
\lshr_ln1_reg_766[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \lshr_ln1_reg_766[4]_i_2_n_7\,
      I1 => lshr_ln_fu_542_p4(3),
      I2 => node_freq_V_reg_2901,
      I3 => p_0217_2_i_i_reg_410(4),
      O => p_0_in(3)
    );
\lshr_ln1_reg_766[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \lshr_ln1_reg_766[4]_i_2_n_7\,
      I1 => p_0217_2_i_i_reg_410(4),
      I2 => lshr_ln_fu_542_p4(3),
      I3 => lshr_ln_fu_542_p4(4),
      I4 => node_freq_V_reg_2901,
      I5 => p_0217_2_i_i_reg_410(5),
      O => p_0_in(4)
    );
\lshr_ln1_reg_766[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => p_0217_2_i_i_reg_410(2),
      I1 => lshr_ln_fu_542_p4(1),
      I2 => \lshr_ln1_reg_766[2]_i_2_n_7\,
      I3 => lshr_ln_fu_542_p4(2),
      I4 => node_freq_V_reg_2901,
      I5 => p_0217_2_i_i_reg_410(3),
      O => \lshr_ln1_reg_766[4]_i_2_n_7\
    );
\lshr_ln1_reg_766[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_4_n_7\,
      I1 => lshr_ln_fu_542_p4(5),
      I2 => node_freq_V_reg_2901,
      I3 => p_0217_2_i_i_reg_410(6),
      O => p_0_in(5)
    );
\lshr_ln1_reg_766[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln21_fu_511_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      O => lshr_ln1_reg_7660
    );
\lshr_ln1_reg_766[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8808080F8F8F8"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_18_n_7\,
      I1 => add_ln21_reg_757(2),
      I2 => add_ln21_reg_757(3),
      I3 => i_reg_771(3),
      I4 => node_freq_V_reg_2901,
      I5 => \^q\(3),
      O => \lshr_ln1_reg_766[6]_i_10_n_7\
    );
\lshr_ln1_reg_766[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8808080F8F8F8"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_19_n_7\,
      I1 => add_ln21_reg_757(0),
      I2 => add_ln21_reg_757(1),
      I3 => i_reg_771(1),
      I4 => node_freq_V_reg_2901,
      I5 => \^q\(1),
      O => \lshr_ln1_reg_766[6]_i_11_n_7\
    );
\lshr_ln1_reg_766[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_20_n_7\,
      I1 => \^q\(6),
      I2 => node_freq_V_reg_2901,
      I3 => i_reg_771(6),
      I4 => add_ln21_reg_757(6),
      O => \lshr_ln1_reg_766[6]_i_12_n_7\
    );
\lshr_ln1_reg_766[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_21_n_7\,
      I1 => \^q\(4),
      I2 => node_freq_V_reg_2901,
      I3 => i_reg_771(4),
      I4 => add_ln21_reg_757(4),
      O => \lshr_ln1_reg_766[6]_i_13_n_7\
    );
\lshr_ln1_reg_766[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_22_n_7\,
      I1 => \^q\(2),
      I2 => node_freq_V_reg_2901,
      I3 => i_reg_771(2),
      I4 => add_ln21_reg_757(2),
      O => \lshr_ln1_reg_766[6]_i_14_n_7\
    );
\lshr_ln1_reg_766[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_23_n_7\,
      I1 => \^q\(0),
      I2 => node_freq_V_reg_2901,
      I3 => i_reg_771(0),
      I4 => add_ln21_reg_757(0),
      O => \lshr_ln1_reg_766[6]_i_15_n_7\
    );
\lshr_ln1_reg_766[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => i_reg_771(6),
      I1 => node_freq_V_reg_2901,
      I2 => \^q\(6),
      O => \lshr_ln1_reg_766[6]_i_16_n_7\
    );
\lshr_ln1_reg_766[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => i_reg_771(4),
      I1 => node_freq_V_reg_2901,
      I2 => \^q\(4),
      O => \lshr_ln1_reg_766[6]_i_17_n_7\
    );
\lshr_ln1_reg_766[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      I3 => i_reg_771(2),
      I4 => \^q\(2),
      O => \lshr_ln1_reg_766[6]_i_18_n_7\
    );
\lshr_ln1_reg_766[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00807FFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      I3 => i_reg_771(0),
      I4 => \^q\(0),
      O => \lshr_ln1_reg_766[6]_i_19_n_7\
    );
\lshr_ln1_reg_766[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0217_2_i_i_reg_410(6),
      I1 => lshr_ln_fu_542_p4(5),
      I2 => \lshr_ln1_reg_766[6]_i_4_n_7\,
      I3 => lshr_ln_fu_542_p4(6),
      I4 => node_freq_V_reg_2901,
      I5 => p_0217_2_i_i_reg_410(7),
      O => p_0_in(6)
    );
\lshr_ln1_reg_766[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(7),
      I1 => node_freq_V_reg_2901,
      I2 => i_reg_771(7),
      I3 => add_ln21_reg_757(7),
      O => \lshr_ln1_reg_766[6]_i_20_n_7\
    );
\lshr_ln1_reg_766[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E21D"
    )
        port map (
      I0 => \^q\(5),
      I1 => node_freq_V_reg_2901,
      I2 => i_reg_771(5),
      I3 => add_ln21_reg_757(5),
      O => \lshr_ln1_reg_766[6]_i_21_n_7\
    );
\lshr_ln1_reg_766[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      I3 => \^q\(3),
      I4 => i_reg_771(3),
      I5 => add_ln21_reg_757(3),
      O => \lshr_ln1_reg_766[6]_i_22_n_7\
    );
\lshr_ln1_reg_766[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF807F00007F80FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      I3 => \^q\(1),
      I4 => i_reg_771(1),
      I5 => add_ln21_reg_757(1),
      O => \lshr_ln1_reg_766[6]_i_23_n_7\
    );
\lshr_ln1_reg_766[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(4),
      I1 => p_0217_2_i_i_reg_410(5),
      I2 => \lshr_ln1_reg_766[4]_i_2_n_7\,
      I3 => p_0217_2_i_i_reg_410(4),
      I4 => node_freq_V_reg_2901,
      I5 => lshr_ln_fu_542_p4(3),
      O => \lshr_ln1_reg_766[6]_i_4_n_7\
    );
\lshr_ln1_reg_766[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => add_ln21_reg_757(9),
      I1 => add_ln21_reg_757(8),
      I2 => \op_assign_reg_257_reg_n_7_[8]\,
      I3 => node_freq_V_reg_2901,
      I4 => i_reg_771(8),
      O => \lshr_ln1_reg_766[6]_i_6_n_7\
    );
\lshr_ln1_reg_766[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B847"
    )
        port map (
      I0 => i_reg_771(8),
      I1 => node_freq_V_reg_2901,
      I2 => \op_assign_reg_257_reg_n_7_[8]\,
      I3 => add_ln21_reg_757(8),
      I4 => add_ln21_reg_757(9),
      O => \lshr_ln1_reg_766[6]_i_7_n_7\
    );
\lshr_ln1_reg_766[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8808080F8F8F8"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_16_n_7\,
      I1 => add_ln21_reg_757(6),
      I2 => add_ln21_reg_757(7),
      I3 => i_reg_771(7),
      I4 => node_freq_V_reg_2901,
      I5 => \^q\(7),
      O => \lshr_ln1_reg_766[6]_i_8_n_7\
    );
\lshr_ln1_reg_766[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F8808080F8F8F8"
    )
        port map (
      I0 => \lshr_ln1_reg_766[6]_i_17_n_7\,
      I1 => add_ln21_reg_757(4),
      I2 => add_ln21_reg_757(5),
      I3 => i_reg_771(5),
      I4 => node_freq_V_reg_2901,
      I5 => \^q\(5),
      O => \lshr_ln1_reg_766[6]_i_9_n_7\
    );
\lshr_ln1_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(0),
      Q => lshr_ln1_reg_766(0),
      R => '0'
    );
\lshr_ln1_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(1),
      Q => lshr_ln1_reg_766(1),
      R => '0'
    );
\lshr_ln1_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(2),
      Q => lshr_ln1_reg_766(2),
      R => '0'
    );
\lshr_ln1_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(3),
      Q => lshr_ln1_reg_766(3),
      R => '0'
    );
\lshr_ln1_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(4),
      Q => lshr_ln1_reg_766(4),
      R => '0'
    );
\lshr_ln1_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(5),
      Q => lshr_ln1_reg_766(5),
      R => '0'
    );
\lshr_ln1_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln1_reg_7660,
      D => p_0_in(6),
      Q => lshr_ln1_reg_766(6),
      R => '0'
    );
\lshr_ln1_reg_766_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \lshr_ln1_reg_766_reg[6]_i_5_n_7\,
      CO(3 downto 1) => \NLW_lshr_ln1_reg_766_reg[6]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln21_fu_511_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \lshr_ln1_reg_766[6]_i_6_n_7\,
      O(3 downto 0) => \NLW_lshr_ln1_reg_766_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \lshr_ln1_reg_766[6]_i_7_n_7\
    );
\lshr_ln1_reg_766_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lshr_ln1_reg_766_reg[6]_i_5_n_7\,
      CO(2) => \lshr_ln1_reg_766_reg[6]_i_5_n_8\,
      CO(1) => \lshr_ln1_reg_766_reg[6]_i_5_n_9\,
      CO(0) => \lshr_ln1_reg_766_reg[6]_i_5_n_10\,
      CYINIT => '0',
      DI(3) => \lshr_ln1_reg_766[6]_i_8_n_7\,
      DI(2) => \lshr_ln1_reg_766[6]_i_9_n_7\,
      DI(1) => \lshr_ln1_reg_766[6]_i_10_n_7\,
      DI(0) => \lshr_ln1_reg_766[6]_i_11_n_7\,
      O(3 downto 0) => \NLW_lshr_ln1_reg_766_reg[6]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \lshr_ln1_reg_766[6]_i_12_n_7\,
      S(2) => \lshr_ln1_reg_766[6]_i_13_n_7\,
      S(1) => \lshr_ln1_reg_766[6]_i_14_n_7\,
      S(0) => \lshr_ln1_reg_766[6]_i_15_n_7\
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAAAAA"
    )
        port map (
      I0 => mem_reg_i_12_n_7,
      I1 => \s_value_V_reg_737_reg[0]_0\,
      I2 => \ap_CS_fsm[6]_i_2_n_7\,
      I3 => or_ln34_fu_616_p2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => mem_reg_i_13_n_7,
      O => create_tree_U0_in_frequency_V_read
    );
mem_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040444000000000"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[0]_0\,
      I1 => \ap_CS_fsm[6]_i_2_n_7\,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => icmp_ln52_1_fu_645_p2,
      I5 => ap_CS_fsm_pp0_stage4,
      O => mem_reg_i_12_n_7
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => sorted_copy1_1_chann_empty_n,
      I3 => sorted_copy1_0_chann_empty_n,
      O => mem_reg_i_13_n_7
    );
\node_freq_V_reg_290[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(0),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(0),
      O => \node_freq_V_reg_290[0]_i_1_n_7\
    );
\node_freq_V_reg_290[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(10),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(10),
      O => \node_freq_V_reg_290[10]_i_1_n_7\
    );
\node_freq_V_reg_290[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(11),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(11),
      O => \node_freq_V_reg_290[11]_i_1_n_7\
    );
\node_freq_V_reg_290[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(12),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(12),
      O => \node_freq_V_reg_290[12]_i_1_n_7\
    );
\node_freq_V_reg_290[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(13),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(13),
      O => \node_freq_V_reg_290[13]_i_1_n_7\
    );
\node_freq_V_reg_290[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(14),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(14),
      O => \node_freq_V_reg_290[14]_i_1_n_7\
    );
\node_freq_V_reg_290[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(15),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(15),
      O => \node_freq_V_reg_290[15]_i_1_n_7\
    );
\node_freq_V_reg_290[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(16),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(16),
      O => \node_freq_V_reg_290[16]_i_1_n_7\
    );
\node_freq_V_reg_290[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(17),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(17),
      O => \node_freq_V_reg_290[17]_i_1_n_7\
    );
\node_freq_V_reg_290[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(18),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(18),
      O => \node_freq_V_reg_290[18]_i_1_n_7\
    );
\node_freq_V_reg_290[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(19),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(19),
      O => \node_freq_V_reg_290[19]_i_1_n_7\
    );
\node_freq_V_reg_290[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(1),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(1),
      O => \node_freq_V_reg_290[1]_i_1_n_7\
    );
\node_freq_V_reg_290[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(20),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(20),
      O => \node_freq_V_reg_290[20]_i_1_n_7\
    );
\node_freq_V_reg_290[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(21),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(21),
      O => \node_freq_V_reg_290[21]_i_1_n_7\
    );
\node_freq_V_reg_290[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(22),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(22),
      O => \node_freq_V_reg_290[22]_i_1_n_7\
    );
\node_freq_V_reg_290[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(23),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(23),
      O => \node_freq_V_reg_290[23]_i_1_n_7\
    );
\node_freq_V_reg_290[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(24),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(24),
      O => \node_freq_V_reg_290[24]_i_1_n_7\
    );
\node_freq_V_reg_290[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(25),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(25),
      O => \node_freq_V_reg_290[25]_i_1_n_7\
    );
\node_freq_V_reg_290[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(26),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(26),
      O => \node_freq_V_reg_290[26]_i_1_n_7\
    );
\node_freq_V_reg_290[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(27),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(27),
      O => \node_freq_V_reg_290[27]_i_1_n_7\
    );
\node_freq_V_reg_290[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(28),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(28),
      O => \node_freq_V_reg_290[28]_i_1_n_7\
    );
\node_freq_V_reg_290[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(29),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(29),
      O => \node_freq_V_reg_290[29]_i_1_n_7\
    );
\node_freq_V_reg_290[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(2),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(2),
      O => \node_freq_V_reg_290[2]_i_1_n_7\
    );
\node_freq_V_reg_290[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(30),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(30),
      O => \node_freq_V_reg_290[30]_i_1_n_7\
    );
\node_freq_V_reg_290[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(31),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(31),
      O => \node_freq_V_reg_290[31]_i_1_n_7\
    );
\node_freq_V_reg_290[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(3),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(3),
      O => \node_freq_V_reg_290[3]_i_1_n_7\
    );
\node_freq_V_reg_290[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(4),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(4),
      O => \node_freq_V_reg_290[4]_i_1_n_7\
    );
\node_freq_V_reg_290[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(5),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(5),
      O => \node_freq_V_reg_290[5]_i_1_n_7\
    );
\node_freq_V_reg_290[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(6),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(6),
      O => \node_freq_V_reg_290[6]_i_1_n_7\
    );
\node_freq_V_reg_290[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(7),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(7),
      O => \node_freq_V_reg_290[7]_i_1_n_7\
    );
\node_freq_V_reg_290[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(8),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(8),
      O => \node_freq_V_reg_290[8]_i_1_n_7\
    );
\node_freq_V_reg_290[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_1_2_i_i_reg_446(9),
      I1 => node_freq_V_reg_2901,
      I2 => s_frequency_V_reg_742(9),
      O => \node_freq_V_reg_290[9]_i_1_n_7\
    );
\node_freq_V_reg_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[0]_i_1_n_7\,
      Q => node_freq_V_reg_290(0),
      R => '0'
    );
\node_freq_V_reg_290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[10]_i_1_n_7\,
      Q => node_freq_V_reg_290(10),
      R => '0'
    );
\node_freq_V_reg_290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[11]_i_1_n_7\,
      Q => node_freq_V_reg_290(11),
      R => '0'
    );
\node_freq_V_reg_290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[12]_i_1_n_7\,
      Q => node_freq_V_reg_290(12),
      R => '0'
    );
\node_freq_V_reg_290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[13]_i_1_n_7\,
      Q => node_freq_V_reg_290(13),
      R => '0'
    );
\node_freq_V_reg_290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[14]_i_1_n_7\,
      Q => node_freq_V_reg_290(14),
      R => '0'
    );
\node_freq_V_reg_290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[15]_i_1_n_7\,
      Q => node_freq_V_reg_290(15),
      R => '0'
    );
\node_freq_V_reg_290_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[16]_i_1_n_7\,
      Q => node_freq_V_reg_290(16),
      R => '0'
    );
\node_freq_V_reg_290_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[17]_i_1_n_7\,
      Q => node_freq_V_reg_290(17),
      R => '0'
    );
\node_freq_V_reg_290_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[18]_i_1_n_7\,
      Q => node_freq_V_reg_290(18),
      R => '0'
    );
\node_freq_V_reg_290_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[19]_i_1_n_7\,
      Q => node_freq_V_reg_290(19),
      R => '0'
    );
\node_freq_V_reg_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[1]_i_1_n_7\,
      Q => node_freq_V_reg_290(1),
      R => '0'
    );
\node_freq_V_reg_290_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[20]_i_1_n_7\,
      Q => node_freq_V_reg_290(20),
      R => '0'
    );
\node_freq_V_reg_290_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[21]_i_1_n_7\,
      Q => node_freq_V_reg_290(21),
      R => '0'
    );
\node_freq_V_reg_290_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[22]_i_1_n_7\,
      Q => node_freq_V_reg_290(22),
      R => '0'
    );
\node_freq_V_reg_290_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[23]_i_1_n_7\,
      Q => node_freq_V_reg_290(23),
      R => '0'
    );
\node_freq_V_reg_290_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[24]_i_1_n_7\,
      Q => node_freq_V_reg_290(24),
      R => '0'
    );
\node_freq_V_reg_290_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[25]_i_1_n_7\,
      Q => node_freq_V_reg_290(25),
      R => '0'
    );
\node_freq_V_reg_290_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[26]_i_1_n_7\,
      Q => node_freq_V_reg_290(26),
      R => '0'
    );
\node_freq_V_reg_290_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[27]_i_1_n_7\,
      Q => node_freq_V_reg_290(27),
      R => '0'
    );
\node_freq_V_reg_290_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[28]_i_1_n_7\,
      Q => node_freq_V_reg_290(28),
      R => '0'
    );
\node_freq_V_reg_290_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[29]_i_1_n_7\,
      Q => node_freq_V_reg_290(29),
      R => '0'
    );
\node_freq_V_reg_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[2]_i_1_n_7\,
      Q => node_freq_V_reg_290(2),
      R => '0'
    );
\node_freq_V_reg_290_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[30]_i_1_n_7\,
      Q => node_freq_V_reg_290(30),
      R => '0'
    );
\node_freq_V_reg_290_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[31]_i_1_n_7\,
      Q => node_freq_V_reg_290(31),
      R => '0'
    );
\node_freq_V_reg_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[3]_i_1_n_7\,
      Q => node_freq_V_reg_290(3),
      R => '0'
    );
\node_freq_V_reg_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[4]_i_1_n_7\,
      Q => node_freq_V_reg_290(4),
      R => '0'
    );
\node_freq_V_reg_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[5]_i_1_n_7\,
      Q => node_freq_V_reg_290(5),
      R => '0'
    );
\node_freq_V_reg_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[6]_i_1_n_7\,
      Q => node_freq_V_reg_290(6),
      R => '0'
    );
\node_freq_V_reg_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[7]_i_1_n_7\,
      Q => node_freq_V_reg_290(7),
      R => '0'
    );
\node_freq_V_reg_290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[8]_i_1_n_7\,
      Q => node_freq_V_reg_290(8),
      R => '0'
    );
\node_freq_V_reg_290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \node_freq_V_reg_290[9]_i_1_n_7\,
      Q => node_freq_V_reg_290(9),
      R => '0'
    );
\op_assign_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(0),
      Q => \^q\(0),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(1),
      Q => \^q\(1),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(2),
      Q => \^q\(2),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(3),
      Q => \^q\(3),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(4),
      Q => \^q\(4),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(5),
      Q => \^q\(5),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(6),
      Q => \^q\(6),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(7),
      Q => \^q\(7),
      R => op_assign_reg_257
    );
\op_assign_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => i_reg_771(8),
      Q => \op_assign_reg_257_reg_n_7_[8]\,
      R => op_assign_reg_257
    );
\or_ln52_reg_837[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFFF4000000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ram_reg_i_41_n_7,
      I4 => icmp_ln21_reg_762,
      I5 => or_ln52_reg_837,
      O => \or_ln52_reg_837[0]_i_1_n_7\
    );
\or_ln52_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_ln52_reg_837[0]_i_1_n_7\,
      Q => or_ln52_reg_837,
      R => '0'
    );
\p_0217_2_i_i_reg_410[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF0B00"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln21_reg_762,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      O => \p_0217_2_i_i_reg_410[0]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDFFFF22020000"
    )
        port map (
      I0 => icmp_ln21_reg_762,
      I1 => icmp_ln879_3_fu_663_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => icmp_ln52_1_fu_645_p2,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I5 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      O => \p_0217_2_i_i_reg_410[1]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      O => \p_0217_2_i_i_reg_410[2]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I1 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      O => \p_0217_2_i_i_reg_410[3]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I3 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I5 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      O => \p_0217_2_i_i_reg_410[4]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I1 => \p_0217_2_i_i_reg_410[8]_i_2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      O => \p_0217_2_i_i_reg_410[5]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I1 => \p_0217_2_i_i_reg_410[8]_i_2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      O => \p_0217_2_i_i_reg_410[6]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I2 => \p_0217_2_i_i_reg_410[8]_i_2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      O => \p_0217_2_i_i_reg_410[7]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I2 => \p_0217_2_i_i_reg_410[8]_i_2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      I5 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8]\,
      O => \p_0217_2_i_i_reg_410[8]_i_1_n_7\
    );
\p_0217_2_i_i_reg_410[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I1 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      O => \p_0217_2_i_i_reg_410[8]_i_2_n_7\
    );
\p_0217_2_i_i_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[0]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(0),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[1]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(1),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[2]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(2),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[3]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(3),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[4]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(4),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[5]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(5),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[6]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(6),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[7]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(7),
      R => '0'
    );
\p_0217_2_i_i_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_175,
      D => \p_0217_2_i_i_reg_410[8]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_410(8),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \t_V_2_reg_245_reg_n_7_[0]\,
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I3 => compute_bit_length_U0_right_V_address0(0),
      I4 => iptr,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(0),
      I1 => \t_V_2_reg_245_reg_n_7_[0]\,
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(0)
    );
\ram_reg_i_19__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(8),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(8)
    );
\ram_reg_i_19__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(8),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(8)
    );
\ram_reg_i_19__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(8),
      I4 => iptr_3,
      O => DIADI(8)
    );
\ram_reg_i_19__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(8),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(8)
    );
\ram_reg_i_19__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \op_assign_reg_257_reg_n_7_[8]\,
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(8)
    );
\ram_reg_i_19__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \op_assign_reg_257_reg_n_7_[8]\,
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(8)
    );
\ram_reg_i_20__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(7),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(7)
    );
\ram_reg_i_20__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(7),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(7)
    );
\ram_reg_i_20__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(7),
      I4 => iptr_3,
      O => DIADI(7)
    );
\ram_reg_i_20__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(7),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(7)
    );
\ram_reg_i_20__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(7),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(7)
    );
\ram_reg_i_20__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(7),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(7)
    );
\ram_reg_i_21__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(6),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(6)
    );
\ram_reg_i_21__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(6),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(6)
    );
\ram_reg_i_21__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(6),
      I4 => iptr_3,
      O => DIADI(6)
    );
\ram_reg_i_21__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(6),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(6)
    );
\ram_reg_i_21__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(6),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(6)
    );
\ram_reg_i_21__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(6),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(6)
    );
\ram_reg_i_22__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(5),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(5)
    );
\ram_reg_i_22__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(5),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(5)
    );
\ram_reg_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(5),
      I4 => iptr_3,
      O => DIADI(5)
    );
\ram_reg_i_22__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(5),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(5)
    );
\ram_reg_i_22__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(5),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(5)
    );
\ram_reg_i_22__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(5),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(5)
    );
\ram_reg_i_23__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(4),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(4)
    );
\ram_reg_i_23__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(4),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(4)
    );
\ram_reg_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(4),
      I4 => iptr_3,
      O => DIADI(4)
    );
\ram_reg_i_23__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(4),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(4)
    );
\ram_reg_i_23__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(4),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(4)
    );
\ram_reg_i_23__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(4),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(4)
    );
\ram_reg_i_24__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(3),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(3)
    );
\ram_reg_i_24__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(3),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(3)
    );
\ram_reg_i_24__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(3),
      I4 => iptr_3,
      O => DIADI(3)
    );
\ram_reg_i_24__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(3),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(3)
    );
\ram_reg_i_24__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(3),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(3)
    );
\ram_reg_i_24__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(3),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(3)
    );
\ram_reg_i_25__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(2),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(2)
    );
\ram_reg_i_25__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(2),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(2)
    );
\ram_reg_i_25__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(2),
      I4 => iptr_3,
      O => DIADI(2)
    );
\ram_reg_i_25__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(2),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(2)
    );
\ram_reg_i_25__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(2),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(2)
    );
\ram_reg_i_25__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(2),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(2)
    );
\ram_reg_i_26__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(1),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(1)
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(1),
      I4 => iptr_3,
      O => DIADI(1)
    );
\ram_reg_i_26__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(1),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(1)
    );
\ram_reg_i_26__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(1),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(1)
    );
\ram_reg_i_26__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(1),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(1)
    );
\ram_reg_i_26__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(1),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(1)
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(0),
      I4 => iptr_3,
      O => DIADI(0)
    );
\ram_reg_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln52_1_fu_645_p2,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357(0),
      I4 => iptr_3,
      O => \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(0)
    );
\ram_reg_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(0),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
\ram_reg_i_27__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => \^q\(0),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(0)
    );
\ram_reg_i_27__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0B0000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(0),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_0\(0)
    );
\ram_reg_i_27__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => s_0_0_i_i_reg_300(0),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_300_reg[8]_1\(0)
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^create_tree_u0_left_v_ce0\,
      I1 => iptr_2,
      O => WEA(0)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^create_tree_u0_right_v_ce0\,
      I1 => iptr_3,
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_28__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAA00000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => ram_reg_i_41_n_7,
      I4 => \ram_reg_i_42__3_n_7\,
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(0)
    );
\ram_reg_i_28__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721,
      I3 => ram_reg_i_41_n_7,
      I4 => \ram_reg_i_42__3_n_7\,
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_4\(0)
    );
\ram_reg_i_29__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_32__3_n_7\,
      CO(3) => icmp_ln34_1_fu_593_p2,
      CO(2) => \ram_reg_i_29__2_n_8\,
      CO(1) => \ram_reg_i_29__2_n_9\,
      CO(0) => \ram_reg_i_29__2_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_33__1_n_7\,
      DI(2) => \ram_reg_i_34__1_n_7\,
      DI(1) => \ram_reg_i_35__1_n_7\,
      DI(0) => \ram_reg_i_36__1_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_29__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_37__1_n_7\,
      S(2) => \ram_reg_i_38__1_n_7\,
      S(1) => \ram_reg_i_39__1_n_7\,
      S(0) => \ram_reg_i_40__2_n_7\
    );
\ram_reg_i_29__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_32__4_n_7\,
      CO(3) => icmp_ln52_1_fu_645_p2,
      CO(2) => \ram_reg_i_29__3_n_8\,
      CO(1) => \ram_reg_i_29__3_n_9\,
      CO(0) => \ram_reg_i_29__3_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_33__2_n_7\,
      DI(2) => \ram_reg_i_34__2_n_7\,
      DI(1) => \ram_reg_i_35__2_n_7\,
      DI(0) => \ram_reg_i_36__2_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_29__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_37__2_n_7\,
      S(2) => \ram_reg_i_38__2_n_7\,
      S(1) => \ram_reg_i_39__2_n_7\,
      S(0) => \ram_reg_i_40__3_n_7\
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(6),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      I3 => compute_bit_length_U0_right_V_address0(7),
      I4 => iptr,
      O => ADDRARDADDR(7)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(1),
      I1 => ap_condition_175,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[6]_i_3_n_7\,
      O => create_tree_U0_parent_V_ce0
    );
\ram_reg_i_30__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_41__2_n_7\,
      CO(3 downto 1) => \NLW_ram_reg_i_30__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln34_fu_588_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_i_42__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_30__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_i_43_n_7
    );
\ram_reg_i_30__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_41__3_n_7\,
      CO(3 downto 1) => \NLW_ram_reg_i_30__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln52_fu_640_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_i_42__1_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_30__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_i_43__0_n_7\
    );
\ram_reg_i_31__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_31__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln879_fu_610_p2,
      CO(1) => \ram_reg_i_31__2_n_9\,
      CO(0) => \ram_reg_i_31__2_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_31__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => ram_reg_i_44_n_7,
      S(1) => ram_reg_i_45_n_7,
      S(0) => \ram_reg_i_46__0_n_7\
    );
\ram_reg_i_31__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_31__3_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln879_3_fu_663_p2,
      CO(1) => \ram_reg_i_31__3_n_9\,
      CO(0) => \ram_reg_i_31__3_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_31__3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ram_reg_i_44__0_n_7\,
      S(1) => \ram_reg_i_45__0_n_7\,
      S(0) => ram_reg_i_46_n_7
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^ap_cs_fsm_reg[7]_0\(1),
      O => \ram_reg_i_32__2_n_7\
    );
\ram_reg_i_32__3\: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_47_n_7,
      CO(3) => \ram_reg_i_32__3_n_7\,
      CO(2) => \ram_reg_i_32__3_n_8\,
      CO(1) => \ram_reg_i_32__3_n_9\,
      CO(0) => \ram_reg_i_32__3_n_10\,
      CYINIT => '0',
      DI(3) => ram_reg_i_48_n_7,
      DI(2) => ram_reg_i_49_n_7,
      DI(1) => ram_reg_i_50_n_7,
      DI(0) => ram_reg_i_51_n_7,
      O(3 downto 0) => \NLW_ram_reg_i_32__3_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_52_n_7,
      S(2) => ram_reg_i_53_n_7,
      S(1) => ram_reg_i_54_n_7,
      S(0) => ram_reg_i_55_n_7
    );
\ram_reg_i_32__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_47__0_n_7\,
      CO(3) => \ram_reg_i_32__4_n_7\,
      CO(2) => \ram_reg_i_32__4_n_8\,
      CO(1) => \ram_reg_i_32__4_n_9\,
      CO(0) => \ram_reg_i_32__4_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_48__0_n_7\,
      DI(2) => \ram_reg_i_49__0_n_7\,
      DI(1) => \ram_reg_i_50__0_n_7\,
      DI(0) => \ram_reg_i_51__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_32__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_52__0_n_7\,
      S(2) => \ram_reg_i_53__0_n_7\,
      S(1) => \ram_reg_i_54__0_n_7\,
      S(0) => \ram_reg_i_55__0_n_7\
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(31),
      I1 => intermediate_freq_V_1_reg_796(31),
      I2 => node_freq_V_reg_290(30),
      I3 => intermediate_freq_V_1_reg_796(30),
      O => \ram_reg_i_33__1_n_7\
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(31),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(31),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(30),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(30),
      O => \ram_reg_i_33__2_n_7\
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(29),
      I1 => intermediate_freq_V_1_reg_796(29),
      I2 => node_freq_V_reg_290(28),
      I3 => intermediate_freq_V_1_reg_796(28),
      O => \ram_reg_i_34__1_n_7\
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(29),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(29),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(28),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(28),
      O => \ram_reg_i_34__2_n_7\
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(27),
      I1 => intermediate_freq_V_1_reg_796(27),
      I2 => node_freq_V_reg_290(26),
      I3 => intermediate_freq_V_1_reg_796(26),
      O => \ram_reg_i_35__1_n_7\
    );
\ram_reg_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(27),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(27),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(26),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(26),
      O => \ram_reg_i_35__2_n_7\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(25),
      I1 => intermediate_freq_V_1_reg_796(25),
      I2 => node_freq_V_reg_290(24),
      I3 => intermediate_freq_V_1_reg_796(24),
      O => \ram_reg_i_36__1_n_7\
    );
\ram_reg_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(25),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(25),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(24),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(24),
      O => \ram_reg_i_36__2_n_7\
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(31),
      I1 => node_freq_V_reg_290(31),
      I2 => node_freq_V_reg_290(30),
      I3 => intermediate_freq_V_1_reg_796(30),
      O => \ram_reg_i_37__1_n_7\
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(31),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(31),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(30),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(30),
      O => \ram_reg_i_37__2_n_7\
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(29),
      I1 => node_freq_V_reg_290(29),
      I2 => node_freq_V_reg_290(28),
      I3 => intermediate_freq_V_1_reg_796(28),
      O => \ram_reg_i_38__1_n_7\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(29),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(29),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(28),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(28),
      O => \ram_reg_i_38__2_n_7\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(27),
      I1 => node_freq_V_reg_290(27),
      I2 => node_freq_V_reg_290(26),
      I3 => intermediate_freq_V_1_reg_796(26),
      O => \ram_reg_i_39__1_n_7\
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(27),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(27),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(26),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(26),
      O => \ram_reg_i_39__2_n_7\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(7),
      I1 => lshr_ln_fu_542_p4(6),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(7)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(5),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      I3 => compute_bit_length_U0_right_V_address0(6),
      I4 => iptr,
      O => ADDRARDADDR(6)
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => icmp_ln21_reg_762,
      I1 => icmp_ln879_3_fu_663_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => icmp_ln52_1_fu_645_p2,
      O => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_4721
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(25),
      I1 => node_freq_V_reg_290(25),
      I2 => node_freq_V_reg_290(24),
      I3 => intermediate_freq_V_1_reg_796(24),
      O => \ram_reg_i_40__2_n_7\
    );
\ram_reg_i_40__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(25),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(25),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(24),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(24),
      O => \ram_reg_i_40__3_n_7\
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008AAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => icmp_ln879_3_fu_663_p2,
      I4 => \ap_CS_fsm[6]_i_2_n_7\,
      I5 => \s_value_V_reg_737_reg[0]_0\,
      O => ram_reg_i_41_n_7
    );
\ram_reg_i_41__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_41__2_n_7\,
      CO(2) => \ram_reg_i_41__2_n_8\,
      CO(1) => \ram_reg_i_41__2_n_9\,
      CO(0) => \ram_reg_i_41__2_n_10\,
      CYINIT => '0',
      DI(3) => ram_reg_i_56_n_7,
      DI(2) => ram_reg_i_57_n_7,
      DI(1) => ram_reg_i_58_n_7,
      DI(0) => \ram_reg_i_59__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_41__2_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_60_n_7,
      S(2) => ram_reg_i_61_n_7,
      S(1) => ram_reg_i_62_n_7,
      S(0) => \ram_reg_i_63__0_n_7\
    );
\ram_reg_i_41__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_41__3_n_7\,
      CO(2) => \ram_reg_i_41__3_n_8\,
      CO(1) => \ram_reg_i_41__3_n_9\,
      CO(0) => \ram_reg_i_41__3_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_56__0_n_7\,
      DI(2) => \ram_reg_i_57__0_n_7\,
      DI(1) => \ram_reg_i_58__0_n_7\,
      DI(0) => ram_reg_i_59_n_7,
      O(3 downto 0) => \NLW_ram_reg_i_41__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_60__0_n_7\,
      S(2) => \ram_reg_i_61__0_n_7\,
      S(1) => \ram_reg_i_62__0_n_7\,
      S(0) => ram_reg_i_63_n_7
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(8),
      I1 => t_V_reg_311(8),
      O => \ram_reg_i_42__0_n_7\
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(8),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8]\,
      O => \ram_reg_i_42__1_n_7\
    );
\ram_reg_i_42__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B00000000000000"
    )
        port map (
      I0 => icmp_ln34_1_fu_593_p2,
      I1 => icmp_ln34_fu_588_p2,
      I2 => icmp_ln879_fu_610_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln21_reg_762,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_42__3_n_7\
    );
ram_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_reg_311(8),
      I1 => extLd_loc_read_reg_730(8),
      O => ram_reg_i_43_n_7
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[8]\,
      I1 => extLd_loc_read_reg_730(8),
      O => \ram_reg_i_43__0_n_7\
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(5),
      I1 => \^q\(6),
      I2 => lshr_ln_fu_542_p4(6),
      I3 => \^q\(7),
      I4 => \t_V_2_reg_245_reg_n_7_[8]\,
      I5 => \op_assign_reg_257_reg_n_7_[8]\,
      O => ram_reg_i_44_n_7
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      I1 => \^q\(6),
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[7]\,
      I3 => \^q\(7),
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[8]\,
      I5 => \op_assign_reg_257_reg_n_7_[8]\,
      O => \ram_reg_i_44__0_n_7\
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(2),
      I1 => \^q\(3),
      I2 => lshr_ln_fu_542_p4(3),
      I3 => \^q\(4),
      I4 => lshr_ln_fu_542_p4(4),
      I5 => \^q\(5),
      O => ram_reg_i_45_n_7
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      I1 => \^q\(3),
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I3 => \^q\(4),
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I5 => \^q\(5),
      O => \ram_reg_i_45__0_n_7\
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8421000000008421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[0]\,
      I4 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I5 => \^q\(2),
      O => ram_reg_i_46_n_7
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8421000000008421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => lshr_ln_fu_542_p4(0),
      I3 => \t_V_2_reg_245_reg_n_7_[0]\,
      I4 => lshr_ln_fu_542_p4(1),
      I5 => \^q\(2),
      O => \ram_reg_i_46__0_n_7\
    );
ram_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_64_n_7,
      CO(3) => ram_reg_i_47_n_7,
      CO(2) => ram_reg_i_47_n_8,
      CO(1) => ram_reg_i_47_n_9,
      CO(0) => ram_reg_i_47_n_10,
      CYINIT => '0',
      DI(3) => ram_reg_i_65_n_7,
      DI(2) => ram_reg_i_66_n_7,
      DI(1) => ram_reg_i_67_n_7,
      DI(0) => ram_reg_i_68_n_7,
      O(3 downto 0) => NLW_ram_reg_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_i_69_n_7,
      S(2) => ram_reg_i_70_n_7,
      S(1) => ram_reg_i_71_n_7,
      S(0) => ram_reg_i_72_n_7
    );
\ram_reg_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_64__0_n_7\,
      CO(3) => \ram_reg_i_47__0_n_7\,
      CO(2) => \ram_reg_i_47__0_n_8\,
      CO(1) => \ram_reg_i_47__0_n_9\,
      CO(0) => \ram_reg_i_47__0_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_65__0_n_7\,
      DI(2) => \ram_reg_i_66__0_n_7\,
      DI(1) => \ram_reg_i_67__0_n_7\,
      DI(0) => \ram_reg_i_68__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_47__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_69__0_n_7\,
      S(2) => \ram_reg_i_70__0_n_7\,
      S(1) => \ram_reg_i_71__0_n_7\,
      S(0) => \ram_reg_i_72__0_n_7\
    );
ram_reg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(23),
      I1 => intermediate_freq_V_1_reg_796(23),
      I2 => node_freq_V_reg_290(22),
      I3 => intermediate_freq_V_1_reg_796(22),
      O => ram_reg_i_48_n_7
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(23),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(23),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(22),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(22),
      O => \ram_reg_i_48__0_n_7\
    );
ram_reg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(21),
      I1 => intermediate_freq_V_1_reg_796(21),
      I2 => node_freq_V_reg_290(20),
      I3 => intermediate_freq_V_1_reg_796(20),
      O => ram_reg_i_49_n_7
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(21),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(21),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(20),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(20),
      O => \ram_reg_i_49__0_n_7\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(6),
      I1 => lshr_ln_fu_542_p4(5),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[6]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(6)
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(4),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I3 => compute_bit_length_U0_right_V_address0(5),
      I4 => iptr,
      O => ADDRARDADDR(5)
    );
ram_reg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(19),
      I1 => intermediate_freq_V_1_reg_796(19),
      I2 => node_freq_V_reg_290(18),
      I3 => intermediate_freq_V_1_reg_796(18),
      O => ram_reg_i_50_n_7
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(19),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(19),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(18),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(18),
      O => \ram_reg_i_50__0_n_7\
    );
ram_reg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(17),
      I1 => intermediate_freq_V_1_reg_796(17),
      I2 => node_freq_V_reg_290(16),
      I3 => intermediate_freq_V_1_reg_796(16),
      O => ram_reg_i_51_n_7
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(17),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(17),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(16),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(16),
      O => \ram_reg_i_51__0_n_7\
    );
ram_reg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(23),
      I1 => node_freq_V_reg_290(23),
      I2 => node_freq_V_reg_290(22),
      I3 => intermediate_freq_V_1_reg_796(22),
      O => ram_reg_i_52_n_7
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(23),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(23),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(22),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(22),
      O => \ram_reg_i_52__0_n_7\
    );
ram_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(21),
      I1 => node_freq_V_reg_290(21),
      I2 => node_freq_V_reg_290(20),
      I3 => intermediate_freq_V_1_reg_796(20),
      O => ram_reg_i_53_n_7
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(21),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(21),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(20),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(20),
      O => \ram_reg_i_53__0_n_7\
    );
ram_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(19),
      I1 => node_freq_V_reg_290(19),
      I2 => node_freq_V_reg_290(18),
      I3 => intermediate_freq_V_1_reg_796(18),
      O => ram_reg_i_54_n_7
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(19),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(19),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(18),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(18),
      O => \ram_reg_i_54__0_n_7\
    );
ram_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(17),
      I1 => node_freq_V_reg_290(17),
      I2 => node_freq_V_reg_290(16),
      I3 => intermediate_freq_V_1_reg_796(16),
      O => ram_reg_i_55_n_7
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(17),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(17),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(16),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(16),
      O => \ram_reg_i_55__0_n_7\
    );
ram_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(7),
      I1 => t_V_reg_311(7),
      I2 => extLd_loc_read_reg_730(6),
      I3 => t_V_reg_311(6),
      O => ram_reg_i_56_n_7
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(7),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\,
      I2 => extLd_loc_read_reg_730(6),
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      O => \ram_reg_i_56__0_n_7\
    );
ram_reg_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(5),
      I1 => t_V_reg_311(5),
      I2 => extLd_loc_read_reg_730(4),
      I3 => t_V_reg_311(4),
      O => ram_reg_i_57_n_7
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(5),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      I2 => extLd_loc_read_reg_730(4),
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      O => \ram_reg_i_57__0_n_7\
    );
ram_reg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(3),
      I1 => t_V_reg_311(3),
      I2 => extLd_loc_read_reg_730(2),
      I3 => t_V_reg_311(2),
      O => ram_reg_i_58_n_7
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => extLd_loc_read_reg_730(3),
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      I2 => extLd_loc_read_reg_730(2),
      I3 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      O => \ram_reg_i_58__0_n_7\
    );
ram_reg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I2 => extLd_loc_read_reg_730(0),
      I3 => extLd_loc_read_reg_730(1),
      O => ram_reg_i_59_n_7
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => t_V_reg_311(1),
      I1 => t_V_reg_311(0),
      I2 => extLd_loc_read_reg_730(0),
      I3 => extLd_loc_read_reg_730(1),
      O => \ram_reg_i_59__0_n_7\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(5),
      I1 => lshr_ln_fu_542_p4(4),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[5]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(5)
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(3),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I3 => compute_bit_length_U0_right_V_address0(4),
      I4 => iptr,
      O => ADDRARDADDR(4)
    );
ram_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_311(7),
      I1 => extLd_loc_read_reg_730(7),
      I2 => extLd_loc_read_reg_730(6),
      I3 => t_V_reg_311(6),
      O => ram_reg_i_60_n_7
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[7]\,
      I1 => extLd_loc_read_reg_730(7),
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[6]\,
      I3 => extLd_loc_read_reg_730(6),
      O => \ram_reg_i_60__0_n_7\
    );
ram_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_311(5),
      I1 => extLd_loc_read_reg_730(5),
      I2 => extLd_loc_read_reg_730(4),
      I3 => t_V_reg_311(4),
      O => ram_reg_i_61_n_7
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[5]\,
      I1 => extLd_loc_read_reg_730(5),
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[4]\,
      I3 => extLd_loc_read_reg_730(4),
      O => \ram_reg_i_61__0_n_7\
    );
ram_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_311(3),
      I1 => extLd_loc_read_reg_730(3),
      I2 => extLd_loc_read_reg_730(2),
      I3 => t_V_reg_311(2),
      O => ram_reg_i_62_n_7
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[3]\,
      I1 => extLd_loc_read_reg_730(3),
      I2 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[2]\,
      I3 => extLd_loc_read_reg_730(2),
      O => \ram_reg_i_62__0_n_7\
    );
ram_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[1]\,
      I1 => \ap_phi_reg_pp0_iter0_t_V_3_reg_380_reg_n_7_[0]\,
      I2 => extLd_loc_read_reg_730(1),
      I3 => extLd_loc_read_reg_730(0),
      O => ram_reg_i_63_n_7
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => t_V_reg_311(1),
      I1 => t_V_reg_311(0),
      I2 => extLd_loc_read_reg_730(1),
      I3 => extLd_loc_read_reg_730(0),
      O => \ram_reg_i_63__0_n_7\
    );
ram_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_64_n_7,
      CO(2) => ram_reg_i_64_n_8,
      CO(1) => ram_reg_i_64_n_9,
      CO(0) => ram_reg_i_64_n_10,
      CYINIT => '0',
      DI(3) => ram_reg_i_73_n_7,
      DI(2) => ram_reg_i_74_n_7,
      DI(1) => ram_reg_i_75_n_7,
      DI(0) => ram_reg_i_76_n_7,
      O(3 downto 0) => NLW_ram_reg_i_64_O_UNCONNECTED(3 downto 0),
      S(3) => ram_reg_i_77_n_7,
      S(2) => ram_reg_i_78_n_7,
      S(1) => ram_reg_i_79_n_7,
      S(0) => ram_reg_i_80_n_7
    );
\ram_reg_i_64__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_64__0_n_7\,
      CO(2) => \ram_reg_i_64__0_n_8\,
      CO(1) => \ram_reg_i_64__0_n_9\,
      CO(0) => \ram_reg_i_64__0_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_73__0_n_7\,
      DI(2) => \ram_reg_i_74__0_n_7\,
      DI(1) => \ram_reg_i_75__0_n_7\,
      DI(0) => \ram_reg_i_76__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_64__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_77__0_n_7\,
      S(2) => \ram_reg_i_78__0_n_7\,
      S(1) => \ram_reg_i_79__0_n_7\,
      S(0) => \ram_reg_i_80__0_n_7\
    );
ram_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(15),
      I1 => intermediate_freq_V_1_reg_796(15),
      I2 => node_freq_V_reg_290(14),
      I3 => intermediate_freq_V_1_reg_796(14),
      O => ram_reg_i_65_n_7
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(15),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(15),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(14),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(14),
      O => \ram_reg_i_65__0_n_7\
    );
ram_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(13),
      I1 => intermediate_freq_V_1_reg_796(13),
      I2 => node_freq_V_reg_290(12),
      I3 => intermediate_freq_V_1_reg_796(12),
      O => ram_reg_i_66_n_7
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(13),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(13),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(12),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(12),
      O => \ram_reg_i_66__0_n_7\
    );
ram_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(11),
      I1 => intermediate_freq_V_1_reg_796(11),
      I2 => node_freq_V_reg_290(10),
      I3 => intermediate_freq_V_1_reg_796(10),
      O => ram_reg_i_67_n_7
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(11),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(11),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(10),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(10),
      O => \ram_reg_i_67__0_n_7\
    );
ram_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(9),
      I1 => intermediate_freq_V_1_reg_796(9),
      I2 => node_freq_V_reg_290(8),
      I3 => intermediate_freq_V_1_reg_796(8),
      O => ram_reg_i_68_n_7
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(9),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(9),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(8),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(8),
      O => \ram_reg_i_68__0_n_7\
    );
ram_reg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(15),
      I1 => node_freq_V_reg_290(15),
      I2 => node_freq_V_reg_290(14),
      I3 => intermediate_freq_V_1_reg_796(14),
      O => ram_reg_i_69_n_7
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(15),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(15),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(14),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(14),
      O => \ram_reg_i_69__0_n_7\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(4),
      I1 => lshr_ln_fu_542_p4(3),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[4]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(4)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(2),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      I3 => compute_bit_length_U0_right_V_address0(3),
      I4 => iptr,
      O => ADDRARDADDR(3)
    );
ram_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(13),
      I1 => node_freq_V_reg_290(13),
      I2 => node_freq_V_reg_290(12),
      I3 => intermediate_freq_V_1_reg_796(12),
      O => ram_reg_i_70_n_7
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(13),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(13),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(12),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(12),
      O => \ram_reg_i_70__0_n_7\
    );
ram_reg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(11),
      I1 => node_freq_V_reg_290(11),
      I2 => node_freq_V_reg_290(10),
      I3 => intermediate_freq_V_1_reg_796(10),
      O => ram_reg_i_71_n_7
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(11),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(11),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(10),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(10),
      O => \ram_reg_i_71__0_n_7\
    );
ram_reg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(9),
      I1 => node_freq_V_reg_290(9),
      I2 => node_freq_V_reg_290(8),
      I3 => intermediate_freq_V_1_reg_796(8),
      O => ram_reg_i_72_n_7
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(9),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(9),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(8),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(8),
      O => \ram_reg_i_72__0_n_7\
    );
ram_reg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(7),
      I1 => intermediate_freq_V_1_reg_796(7),
      I2 => node_freq_V_reg_290(6),
      I3 => intermediate_freq_V_1_reg_796(6),
      O => ram_reg_i_73_n_7
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(7),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(7),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(6),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(6),
      O => \ram_reg_i_73__0_n_7\
    );
ram_reg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(5),
      I1 => intermediate_freq_V_1_reg_796(5),
      I2 => node_freq_V_reg_290(4),
      I3 => intermediate_freq_V_1_reg_796(4),
      O => ram_reg_i_74_n_7
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(5),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(5),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(4),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(4),
      O => \ram_reg_i_74__0_n_7\
    );
ram_reg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(3),
      I1 => intermediate_freq_V_1_reg_796(3),
      I2 => node_freq_V_reg_290(2),
      I3 => intermediate_freq_V_1_reg_796(2),
      O => ram_reg_i_75_n_7
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(3),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(3),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(2),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(2),
      O => \ram_reg_i_75__0_n_7\
    );
ram_reg_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => node_freq_V_reg_290(1),
      I1 => intermediate_freq_V_1_reg_796(1),
      I2 => node_freq_V_reg_290(0),
      I3 => intermediate_freq_V_1_reg_796(0),
      O => ram_reg_i_76_n_7
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(1),
      I1 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(1),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(0),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(0),
      O => \ram_reg_i_76__0_n_7\
    );
ram_reg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(7),
      I1 => node_freq_V_reg_290(7),
      I2 => node_freq_V_reg_290(6),
      I3 => intermediate_freq_V_1_reg_796(6),
      O => ram_reg_i_77_n_7
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(7),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(7),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(6),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(6),
      O => \ram_reg_i_77__0_n_7\
    );
ram_reg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(5),
      I1 => node_freq_V_reg_290(5),
      I2 => node_freq_V_reg_290(4),
      I3 => intermediate_freq_V_1_reg_796(4),
      O => ram_reg_i_78_n_7
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(5),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(5),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(4),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(4),
      O => \ram_reg_i_78__0_n_7\
    );
ram_reg_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(3),
      I1 => node_freq_V_reg_290(3),
      I2 => node_freq_V_reg_290(2),
      I3 => intermediate_freq_V_1_reg_796(2),
      O => ram_reg_i_79_n_7
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(3),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(3),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(2),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(2),
      O => \ram_reg_i_79__0_n_7\
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(3),
      I1 => lshr_ln_fu_542_p4(2),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[3]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(3)
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(1),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I3 => compute_bit_length_U0_right_V_address0(2),
      I4 => iptr,
      O => ADDRARDADDR(2)
    );
ram_reg_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_796(1),
      I1 => node_freq_V_reg_290(1),
      I2 => node_freq_V_reg_290(0),
      I3 => intermediate_freq_V_1_reg_796(0),
      O => ram_reg_i_80_n_7
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(1),
      I1 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(1),
      I2 => ap_phi_reg_pp0_iter0_s_1_1_i_i_reg_345(0),
      I3 => ap_phi_reg_pp0_iter0_p_0120_0_i_i_reg_401(0),
      O => \ram_reg_i_80__0_n_7\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(2),
      I1 => lshr_ln_fu_542_p4(1),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[2]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(2)
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => lshr_ln_fu_542_p4(0),
      I1 => \ram_reg_i_32__2_n_7\,
      I2 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I3 => compute_bit_length_U0_right_V_address0(1),
      I4 => iptr,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(1),
      I1 => lshr_ln_fu_542_p4(0),
      I2 => \ram_reg_i_32__2_n_7\,
      I3 => \ap_phi_reg_pp0_iter0_t_V_4_reg_370_reg_n_7_[1]\,
      I4 => iptr,
      O => \t_V_2_reg_245_reg[7]_0\(1)
    );
\reg_494[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F00000000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln21_reg_762,
      I4 => or_ln52_fu_669_p2,
      I5 => ap_CS_fsm_pp0_stage4,
      O => \^create_tree_u0_right_v_ce0\
    );
\reg_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(1),
      Q => reg_494(0),
      R => '0'
    );
\reg_494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(2),
      Q => reg_494(1),
      R => '0'
    );
\reg_494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(3),
      Q => reg_494(2),
      R => '0'
    );
\reg_494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(4),
      Q => reg_494(3),
      R => '0'
    );
\reg_494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(5),
      Q => reg_494(4),
      R => '0'
    );
\reg_494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(6),
      Q => reg_494(5),
      R => '0'
    );
\reg_494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_right_v_ce0\,
      D => \^q\(7),
      Q => reg_494(6),
      R => '0'
    );
\right_V_addr_reg_832[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF000000000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => or_ln34_fu_616_p2,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => icmp_ln21_reg_762,
      O => right_V_addr_reg_8320
    );
\right_V_addr_reg_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(0),
      Q => \right_V_addr_reg_832_reg[7]_0\(0),
      R => '0'
    );
\right_V_addr_reg_832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(1),
      Q => \right_V_addr_reg_832_reg[7]_0\(1),
      R => '0'
    );
\right_V_addr_reg_832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(2),
      Q => \right_V_addr_reg_832_reg[7]_0\(2),
      R => '0'
    );
\right_V_addr_reg_832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(3),
      Q => \right_V_addr_reg_832_reg[7]_0\(3),
      R => '0'
    );
\right_V_addr_reg_832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(4),
      Q => \right_V_addr_reg_832_reg[7]_0\(4),
      R => '0'
    );
\right_V_addr_reg_832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(5),
      Q => \right_V_addr_reg_832_reg[7]_0\(5),
      R => '0'
    );
\right_V_addr_reg_832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(6),
      Q => \right_V_addr_reg_832_reg[7]_0\(6),
      R => '0'
    );
\right_V_addr_reg_832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_V_addr_reg_8320,
      D => \^q\(7),
      Q => \right_V_addr_reg_832_reg[7]_0\(7),
      R => '0'
    );
\s_0_0_i_i_reg_300[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(0),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(0),
      O => \s_0_0_i_i_reg_300[0]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(1),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(1),
      O => \s_0_0_i_i_reg_300[1]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(2),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(2),
      O => \s_0_0_i_i_reg_300[2]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(3),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(3),
      O => \s_0_0_i_i_reg_300[3]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(4),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(4),
      O => \s_0_0_i_i_reg_300[4]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(5),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(5),
      O => \s_0_0_i_i_reg_300[5]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(6),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(6),
      O => \s_0_0_i_i_reg_300[6]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(7),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(7),
      O => \s_0_0_i_i_reg_300[7]_i_1_n_7\
    );
\s_0_0_i_i_reg_300[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_0_2_i_i_reg_459(8),
      I1 => node_freq_V_reg_2901,
      I2 => s_value_V_reg_737(8),
      O => \s_0_0_i_i_reg_300[8]_i_1_n_7\
    );
\s_0_0_i_i_reg_300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[0]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(0),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[1]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(1),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[2]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(2),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[3]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(3),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[4]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(4),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[5]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(5),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[6]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(6),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[7]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(7),
      R => '0'
    );
\s_0_0_i_i_reg_300_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_0_0_i_i_reg_300[8]_i_1_n_7\,
      Q => s_0_0_i_i_reg_300(8),
      R => '0'
    );
\s_frequency_V_1_reg_270[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(0),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(0),
      O => \s_frequency_V_1_reg_270[0]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(10),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(10),
      O => \s_frequency_V_1_reg_270[10]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(11),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(11),
      O => \s_frequency_V_1_reg_270[11]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(12),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(12),
      O => \s_frequency_V_1_reg_270[12]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(13),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(13),
      O => \s_frequency_V_1_reg_270[13]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(14),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(14),
      O => \s_frequency_V_1_reg_270[14]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(15),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(15),
      O => \s_frequency_V_1_reg_270[15]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(16),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(16),
      O => \s_frequency_V_1_reg_270[16]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(17),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(17),
      O => \s_frequency_V_1_reg_270[17]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(18),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(18),
      O => \s_frequency_V_1_reg_270[18]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(19),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(19),
      O => \s_frequency_V_1_reg_270[19]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(1),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(1),
      O => \s_frequency_V_1_reg_270[1]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(20),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(20),
      O => \s_frequency_V_1_reg_270[20]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(21),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(21),
      O => \s_frequency_V_1_reg_270[21]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(22),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(22),
      O => \s_frequency_V_1_reg_270[22]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(23),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(23),
      O => \s_frequency_V_1_reg_270[23]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(24),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(24),
      O => \s_frequency_V_1_reg_270[24]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(25),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(25),
      O => \s_frequency_V_1_reg_270[25]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(26),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(26),
      O => \s_frequency_V_1_reg_270[26]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(27),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(27),
      O => \s_frequency_V_1_reg_270[27]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(28),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(28),
      O => \s_frequency_V_1_reg_270[28]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(29),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(29),
      O => \s_frequency_V_1_reg_270[29]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(2),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(2),
      O => \s_frequency_V_1_reg_270[2]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(30),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(30),
      O => \s_frequency_V_1_reg_270[30]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => node_freq_V_reg_2901,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => sorted_copy1_1_chann_empty_n,
      I3 => sorted_copy1_0_chann_empty_n,
      O => s_value_V_1_reg_280
    );
\s_frequency_V_1_reg_270[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(31),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(31),
      O => \s_frequency_V_1_reg_270[31]_i_2_n_7\
    );
\s_frequency_V_1_reg_270[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(3),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(3),
      O => \s_frequency_V_1_reg_270[3]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(4),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(4),
      O => \s_frequency_V_1_reg_270[4]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(5),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(5),
      O => \s_frequency_V_1_reg_270[5]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(6),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(6),
      O => \s_frequency_V_1_reg_270[6]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(7),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(7),
      O => \s_frequency_V_1_reg_270[7]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(8),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(8),
      O => \s_frequency_V_1_reg_270[8]_i_1_n_7\
    );
\s_frequency_V_1_reg_270[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_1_2_i_i_reg_422(9),
      I1 => node_freq_V_reg_2901,
      I2 => \s_frequency_V_reg_742_reg[31]_0\(9),
      O => \s_frequency_V_1_reg_270[9]_i_1_n_7\
    );
\s_frequency_V_1_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[0]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(0),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[10]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(10),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[11]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(11),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[12]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(12),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[13]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(13),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[14]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(14),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[15]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(15),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[16]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(16),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[17]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(17),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[18]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(18),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[19]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(19),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[1]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(1),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[20]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(20),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[21]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(21),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[22]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(22),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[23]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(23),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[24]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(24),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[25]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(25),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[26]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(26),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[27]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(27),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[28]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(28),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[29]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(29),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[2]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(2),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[30]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(30),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[31]_i_2_n_7\,
      Q => s_frequency_V_1_reg_270(31),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[3]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(3),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[4]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(4),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[5]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(5),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[6]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(6),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[7]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(7),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[8]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(8),
      R => '0'
    );
\s_frequency_V_1_reg_270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_frequency_V_1_reg_270[9]_i_1_n_7\,
      Q => s_frequency_V_1_reg_270(9),
      R => '0'
    );
\s_frequency_V_reg_742[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \s_value_V_reg_737_reg[0]_0\,
      I1 => \ap_CS_fsm_reg_n_7_[0]\,
      I2 => extLd_loc_c20_full_n,
      I3 => create_tree_U0_ap_start,
      I4 => extLd_loc_c_empty_n,
      I5 => ap_done_reg,
      O => \^create_tree_u0_extld_loc_read\
    );
\s_frequency_V_reg_742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(0),
      Q => s_frequency_V_reg_742(0),
      R => '0'
    );
\s_frequency_V_reg_742_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(10),
      Q => s_frequency_V_reg_742(10),
      R => '0'
    );
\s_frequency_V_reg_742_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(11),
      Q => s_frequency_V_reg_742(11),
      R => '0'
    );
\s_frequency_V_reg_742_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(12),
      Q => s_frequency_V_reg_742(12),
      R => '0'
    );
\s_frequency_V_reg_742_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(13),
      Q => s_frequency_V_reg_742(13),
      R => '0'
    );
\s_frequency_V_reg_742_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(14),
      Q => s_frequency_V_reg_742(14),
      R => '0'
    );
\s_frequency_V_reg_742_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(15),
      Q => s_frequency_V_reg_742(15),
      R => '0'
    );
\s_frequency_V_reg_742_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(16),
      Q => s_frequency_V_reg_742(16),
      R => '0'
    );
\s_frequency_V_reg_742_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(17),
      Q => s_frequency_V_reg_742(17),
      R => '0'
    );
\s_frequency_V_reg_742_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(18),
      Q => s_frequency_V_reg_742(18),
      R => '0'
    );
\s_frequency_V_reg_742_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(19),
      Q => s_frequency_V_reg_742(19),
      R => '0'
    );
\s_frequency_V_reg_742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(1),
      Q => s_frequency_V_reg_742(1),
      R => '0'
    );
\s_frequency_V_reg_742_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(20),
      Q => s_frequency_V_reg_742(20),
      R => '0'
    );
\s_frequency_V_reg_742_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(21),
      Q => s_frequency_V_reg_742(21),
      R => '0'
    );
\s_frequency_V_reg_742_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(22),
      Q => s_frequency_V_reg_742(22),
      R => '0'
    );
\s_frequency_V_reg_742_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(23),
      Q => s_frequency_V_reg_742(23),
      R => '0'
    );
\s_frequency_V_reg_742_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(24),
      Q => s_frequency_V_reg_742(24),
      R => '0'
    );
\s_frequency_V_reg_742_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(25),
      Q => s_frequency_V_reg_742(25),
      R => '0'
    );
\s_frequency_V_reg_742_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(26),
      Q => s_frequency_V_reg_742(26),
      R => '0'
    );
\s_frequency_V_reg_742_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(27),
      Q => s_frequency_V_reg_742(27),
      R => '0'
    );
\s_frequency_V_reg_742_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(28),
      Q => s_frequency_V_reg_742(28),
      R => '0'
    );
\s_frequency_V_reg_742_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(29),
      Q => s_frequency_V_reg_742(29),
      R => '0'
    );
\s_frequency_V_reg_742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(2),
      Q => s_frequency_V_reg_742(2),
      R => '0'
    );
\s_frequency_V_reg_742_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(30),
      Q => s_frequency_V_reg_742(30),
      R => '0'
    );
\s_frequency_V_reg_742_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(31),
      Q => s_frequency_V_reg_742(31),
      R => '0'
    );
\s_frequency_V_reg_742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(3),
      Q => s_frequency_V_reg_742(3),
      R => '0'
    );
\s_frequency_V_reg_742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(4),
      Q => s_frequency_V_reg_742(4),
      R => '0'
    );
\s_frequency_V_reg_742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(5),
      Q => s_frequency_V_reg_742(5),
      R => '0'
    );
\s_frequency_V_reg_742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(6),
      Q => s_frequency_V_reg_742(6),
      R => '0'
    );
\s_frequency_V_reg_742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(7),
      Q => s_frequency_V_reg_742(7),
      R => '0'
    );
\s_frequency_V_reg_742_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(8),
      Q => s_frequency_V_reg_742(8),
      R => '0'
    );
\s_frequency_V_reg_742_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_742_reg[31]_0\(9),
      Q => s_frequency_V_reg_742(9),
      R => '0'
    );
\s_value_V_1_reg_280[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(0),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(0),
      O => \s_value_V_1_reg_280[0]_i_1_n_7\
    );
\s_value_V_1_reg_280[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(1),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(1),
      O => \s_value_V_1_reg_280[1]_i_1_n_7\
    );
\s_value_V_1_reg_280[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(2),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(2),
      O => \s_value_V_1_reg_280[2]_i_1_n_7\
    );
\s_value_V_1_reg_280[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(3),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(3),
      O => \s_value_V_1_reg_280[3]_i_1_n_7\
    );
\s_value_V_1_reg_280[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(4),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(4),
      O => \s_value_V_1_reg_280[4]_i_1_n_7\
    );
\s_value_V_1_reg_280[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(5),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(5),
      O => \s_value_V_1_reg_280[5]_i_1_n_7\
    );
\s_value_V_1_reg_280[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(6),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(6),
      O => \s_value_V_1_reg_280[6]_i_1_n_7\
    );
\s_value_V_1_reg_280[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(7),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(7),
      O => \s_value_V_1_reg_280[7]_i_1_n_7\
    );
\s_value_V_1_reg_280[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_s_next_0_2_i_i_reg_434(8),
      I1 => node_freq_V_reg_2901,
      I2 => \s_value_V_reg_737_reg[8]_0\(8),
      O => \s_value_V_1_reg_280[8]_i_1_n_7\
    );
\s_value_V_1_reg_280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[0]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[0]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[1]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[1]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[2]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[2]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[3]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[3]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[4]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[4]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[5]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[5]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[6]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[6]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[7]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[7]\,
      R => '0'
    );
\s_value_V_1_reg_280_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_280,
      D => \s_value_V_1_reg_280[8]_i_1_n_7\,
      Q => \s_value_V_1_reg_280_reg_n_7_[8]\,
      R => '0'
    );
\s_value_V_reg_737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(0),
      Q => s_value_V_reg_737(0),
      R => '0'
    );
\s_value_V_reg_737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(1),
      Q => s_value_V_reg_737(1),
      R => '0'
    );
\s_value_V_reg_737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(2),
      Q => s_value_V_reg_737(2),
      R => '0'
    );
\s_value_V_reg_737_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(3),
      Q => s_value_V_reg_737(3),
      R => '0'
    );
\s_value_V_reg_737_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(4),
      Q => s_value_V_reg_737(4),
      R => '0'
    );
\s_value_V_reg_737_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(5),
      Q => s_value_V_reg_737(5),
      R => '0'
    );
\s_value_V_reg_737_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(6),
      Q => s_value_V_reg_737(6),
      R => '0'
    );
\s_value_V_reg_737_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(7),
      Q => s_value_V_reg_737(7),
      R => '0'
    );
\s_value_V_reg_737_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_737_reg[8]_0\(8),
      Q => s_value_V_reg_737(8),
      R => '0'
    );
\t_V_2_reg_245[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => sorted_copy1_0_chann_empty_n,
      I3 => node_freq_V_reg_2901,
      O => op_assign_reg_257
    );
\t_V_2_reg_245[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln21_reg_762,
      O => node_freq_V_reg_2901
    );
\t_V_2_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(0),
      Q => \t_V_2_reg_245_reg_n_7_[0]\,
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(1),
      Q => lshr_ln_fu_542_p4(0),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(2),
      Q => lshr_ln_fu_542_p4(1),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(3),
      Q => lshr_ln_fu_542_p4(2),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(4),
      Q => lshr_ln_fu_542_p4(3),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(5),
      Q => lshr_ln_fu_542_p4(4),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(6),
      Q => lshr_ln_fu_542_p4(5),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(7),
      Q => lshr_ln_fu_542_p4(6),
      R => op_assign_reg_257
    );
\t_V_2_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => p_0217_2_i_i_reg_410(8),
      Q => \t_V_2_reg_245_reg_n_7_[8]\,
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(0),
      Q => t_V_reg_311(0),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(1),
      Q => t_V_reg_311(1),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(2),
      Q => t_V_reg_311(2),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(3),
      Q => t_V_reg_311(3),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(4),
      Q => t_V_reg_311(4),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(5),
      Q => t_V_reg_311(5),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(6),
      Q => t_V_reg_311(6),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(7),
      Q => t_V_reg_311(7),
      R => op_assign_reg_257
    );
\t_V_reg_311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2901,
      D => ap_phi_reg_pp0_iter1_p_0247_2_i_i_reg_472(8),
      Q => t_V_reg_311(8),
      R => op_assign_reg_257
    );
\trunc_ln321_1_reg_847[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => or_ln52_fu_669_p2,
      I2 => icmp_ln21_reg_762,
      O => add_ln209_1_reg_8410
    );
\trunc_ln321_1_reg_847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_1_reg_8410,
      D => \^q\(0),
      Q => \trunc_ln321_1_reg_847_reg_n_7_[0]\,
      R => '0'
    );
\trunc_ln321_reg_857[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00000000000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln21_reg_762,
      I4 => or_ln52_fu_669_p2,
      I5 => ap_CS_fsm_pp0_stage4,
      O => add_ln209_reg_8510
    );
\trunc_ln321_reg_857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln209_reg_8510,
      D => \^q\(0),
      Q => \trunc_ln321_reg_857_reg_n_7_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_filter is
  port (
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    filter_U0_ap_done : out STD_LOGIC;
    filter_U0_ap_ready : out STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    \t_V_fu_72_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V_reg_1 : out STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_for_Block_codeRepl810_pr_U0_full_n : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    n_c_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_rst_n : in STD_LOGIC;
    filtered_value_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg_0 : in STD_LOGIC;
    filtered_frequency_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_filter : entity is "filter";
end design_1_huffman_encoding_0_1_filter;

architecture STRUCTURE of design_1_huffman_encoding_0_1_filter is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_done_reg : STD_LOGIC;
  signal \^filter_u0_ap_done\ : STD_LOGIC;
  signal i_0_i_reg_127 : STD_LOGIC;
  signal \i_0_i_reg_127[8]_i_4_n_7\ : STD_LOGIC;
  signal i_0_i_reg_127_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_fu_153_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln13_fu_147_p2 : STD_LOGIC;
  signal j_V_fu_191_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_7 : STD_LOGIC;
  signal symbol_histogram_TREADY_int : STD_LOGIC;
  signal t_V_fu_72 : STD_LOGIC;
  signal \t_V_fu_72[8]_i_3_n_7\ : STD_LOGIC;
  signal \^t_v_fu_72_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair327";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \count[1]_i_2__4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[2]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[3]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[7]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \i_0_i_reg_127[8]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \t_V_fu_72[1]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \t_V_fu_72[2]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \t_V_fu_72[3]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \t_V_fu_72[4]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \t_V_fu_72[7]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \t_V_fu_72[8]_i_2\ : label is "soft_lutpair332";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  filter_U0_ap_done <= \^filter_u0_ap_done\;
  start_once_reg <= \^start_once_reg\;
  \t_V_fu_72_reg[8]_0\(8 downto 0) <= \^t_v_fu_72_reg[8]_0\(8 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBF000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \^q\(1),
      I3 => n_c_full_n,
      I4 => \^q\(0),
      I5 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F222222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => icmp_ln13_fu_147_p2,
      I2 => ap_done_reg,
      I3 => \^q\(0),
      I4 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA003F"
    )
        port map (
      I0 => icmp_ln13_fu_147_p2,
      I1 => \^q\(1),
      I2 => n_c_full_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SS(0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => n_c_full_n,
      I1 => \^q\(1),
      I2 => ap_done_reg,
      O => \^filter_u0_ap_done\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_channel_write_filtered_frequency_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444E4C00000000"
    )
        port map (
      I0 => \^filter_u0_ap_done\,
      I1 => ap_sync_reg_channel_write_filtered_frequency_V,
      I2 => ap_sync_reg_channel_write_filtered_value_V_reg_0,
      I3 => filtered_frequency_V_i_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_filtered_frequency_V_reg_0
    );
ap_sync_reg_channel_write_filtered_value_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5072507000000000"
    )
        port map (
      I0 => \^filter_u0_ap_done\,
      I1 => ap_sync_reg_channel_write_filtered_frequency_V,
      I2 => ap_sync_reg_channel_write_filtered_value_V_reg_0,
      I3 => filtered_frequency_V_i_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_filtered_frequency_V_reg
    );
\count[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => filtered_value_V_i_full_n,
      I1 => n_c_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_filtered_value_V_reg_0,
      O => full_n_reg
    );
\count[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => filtered_frequency_V_i_full_n,
      I1 => n_c_full_n,
      I2 => \^q\(1),
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_filtered_frequency_V,
      O => full_n_reg_0
    );
\i_0_i_reg_127[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_reg_127_reg(0),
      O => i_fu_153_p2(0)
    );
\i_0_i_reg_127[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_reg_127_reg(0),
      I1 => i_0_i_reg_127_reg(1),
      O => i_fu_153_p2(1)
    );
\i_0_i_reg_127[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_reg_127_reg(0),
      I1 => i_0_i_reg_127_reg(1),
      I2 => i_0_i_reg_127_reg(2),
      O => i_fu_153_p2(2)
    );
\i_0_i_reg_127[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_reg_127_reg(1),
      I1 => i_0_i_reg_127_reg(0),
      I2 => i_0_i_reg_127_reg(2),
      I3 => i_0_i_reg_127_reg(3),
      O => i_fu_153_p2(3)
    );
\i_0_i_reg_127[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_reg_127_reg(2),
      I1 => i_0_i_reg_127_reg(0),
      I2 => i_0_i_reg_127_reg(1),
      I3 => i_0_i_reg_127_reg(3),
      I4 => i_0_i_reg_127_reg(4),
      O => i_fu_153_p2(4)
    );
\i_0_i_reg_127[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_reg_127_reg(3),
      I1 => i_0_i_reg_127_reg(1),
      I2 => i_0_i_reg_127_reg(0),
      I3 => i_0_i_reg_127_reg(2),
      I4 => i_0_i_reg_127_reg(4),
      I5 => i_0_i_reg_127_reg(5),
      O => i_fu_153_p2(5)
    );
\i_0_i_reg_127[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_127[8]_i_4_n_7\,
      I1 => i_0_i_reg_127_reg(6),
      O => i_fu_153_p2(6)
    );
\i_0_i_reg_127[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_0_i_reg_127[8]_i_4_n_7\,
      I1 => i_0_i_reg_127_reg(6),
      I2 => i_0_i_reg_127_reg(7),
      O => i_fu_153_p2(7)
    );
\i_0_i_reg_127[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_reg_127_reg(6),
      I1 => \i_0_i_reg_127[8]_i_4_n_7\,
      I2 => i_0_i_reg_127_reg(7),
      I3 => i_0_i_reg_127_reg(8),
      O => i_fu_153_p2(8)
    );
\i_0_i_reg_127[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_0_i_reg_127_reg(5),
      I1 => i_0_i_reg_127_reg(3),
      I2 => i_0_i_reg_127_reg(1),
      I3 => i_0_i_reg_127_reg(0),
      I4 => i_0_i_reg_127_reg(2),
      I5 => i_0_i_reg_127_reg(4),
      O => \i_0_i_reg_127[8]_i_4_n_7\
    );
\i_0_i_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(0),
      Q => i_0_i_reg_127_reg(0),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(1),
      Q => i_0_i_reg_127_reg(1),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(2),
      Q => i_0_i_reg_127_reg(2),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(3),
      Q => i_0_i_reg_127_reg(3),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(4),
      Q => i_0_i_reg_127_reg(4),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(5),
      Q => i_0_i_reg_127_reg(5),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(6),
      Q => i_0_i_reg_127_reg(6),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(7),
      Q => i_0_i_reg_127_reg(7),
      R => i_0_i_reg_127
    );
\i_0_i_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => symbol_histogram_TREADY_int,
      D => i_fu_153_p2(8),
      Q => i_0_i_reg_127_reg(8),
      R => i_0_i_reg_127
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => n_c_full_n,
      O => filter_U0_ap_ready
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => n_c_full_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\iptr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBFFFF54440000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_value_V_reg_0,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => n_c_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ADDRARDADDR(0),
      O => ap_sync_reg_channel_write_filtered_value_V_reg
    );
\iptr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBFFFF54440000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => ap_done_reg,
      I2 => \^q\(1),
      I3 => n_c_full_n,
      I4 => filtered_frequency_V_i_full_n,
      I5 => ADDRBWRADDR(0),
      O => ap_sync_reg_channel_write_filtered_frequency_V_reg_1
    );
regslice_both_in_V_data_V_U: entity work.design_1_huffman_encoding_0_1_regslice_both
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => \^e\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SR(0) => i_0_i_reg_127,
      SS(0) => SS(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      filter_U0_ap_start => filter_U0_ap_start,
      \i_0_i_reg_127_reg[0]\ => \^start_once_reg\,
      icmp_ln13_fu_147_p2 => icmp_ln13_fu_147_p2,
      internal_full_n_reg(0) => t_V_fu_72,
      \odata_reg[40]\(40 downto 0) => \odata_reg[40]\(40 downto 0),
      \ram_reg_i_8__5\(8 downto 0) => i_0_i_reg_127_reg(8 downto 0),
      start_for_Block_codeRepl810_pr_U0_full_n => start_for_Block_codeRepl810_pr_U0_full_n,
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      symbol_histogram_TREADY_int => symbol_histogram_TREADY_int
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECECEC"
    )
        port map (
      I0 => filter_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Block_codeRepl810_pr_U0_full_n,
      I3 => n_c_full_n,
      I4 => \^q\(1),
      O => start_once_reg_i_1_n_7
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_7,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\t_V_fu_72[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(0),
      O => j_V_fu_191_p2(0)
    );
\t_V_fu_72[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(0),
      I1 => \^t_v_fu_72_reg[8]_0\(1),
      O => j_V_fu_191_p2(1)
    );
\t_V_fu_72[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(0),
      I1 => \^t_v_fu_72_reg[8]_0\(1),
      I2 => \^t_v_fu_72_reg[8]_0\(2),
      O => j_V_fu_191_p2(2)
    );
\t_V_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(1),
      I1 => \^t_v_fu_72_reg[8]_0\(0),
      I2 => \^t_v_fu_72_reg[8]_0\(2),
      I3 => \^t_v_fu_72_reg[8]_0\(3),
      O => j_V_fu_191_p2(3)
    );
\t_V_fu_72[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(2),
      I1 => \^t_v_fu_72_reg[8]_0\(0),
      I2 => \^t_v_fu_72_reg[8]_0\(1),
      I3 => \^t_v_fu_72_reg[8]_0\(3),
      I4 => \^t_v_fu_72_reg[8]_0\(4),
      O => j_V_fu_191_p2(4)
    );
\t_V_fu_72[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(3),
      I1 => \^t_v_fu_72_reg[8]_0\(1),
      I2 => \^t_v_fu_72_reg[8]_0\(0),
      I3 => \^t_v_fu_72_reg[8]_0\(2),
      I4 => \^t_v_fu_72_reg[8]_0\(4),
      I5 => \^t_v_fu_72_reg[8]_0\(5),
      O => j_V_fu_191_p2(5)
    );
\t_V_fu_72[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_fu_72[8]_i_3_n_7\,
      I1 => \^t_v_fu_72_reg[8]_0\(6),
      O => j_V_fu_191_p2(6)
    );
\t_V_fu_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_fu_72[8]_i_3_n_7\,
      I1 => \^t_v_fu_72_reg[8]_0\(6),
      I2 => \^t_v_fu_72_reg[8]_0\(7),
      O => j_V_fu_191_p2(7)
    );
\t_V_fu_72[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(6),
      I1 => \t_V_fu_72[8]_i_3_n_7\,
      I2 => \^t_v_fu_72_reg[8]_0\(7),
      I3 => \^t_v_fu_72_reg[8]_0\(8),
      O => j_V_fu_191_p2(8)
    );
\t_V_fu_72[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^t_v_fu_72_reg[8]_0\(5),
      I1 => \^t_v_fu_72_reg[8]_0\(3),
      I2 => \^t_v_fu_72_reg[8]_0\(1),
      I3 => \^t_v_fu_72_reg[8]_0\(0),
      I4 => \^t_v_fu_72_reg[8]_0\(2),
      I5 => \^t_v_fu_72_reg[8]_0\(4),
      O => \t_V_fu_72[8]_i_3_n_7\
    );
\t_V_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(0),
      Q => \^t_v_fu_72_reg[8]_0\(0),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(1),
      Q => \^t_v_fu_72_reg[8]_0\(1),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(2),
      Q => \^t_v_fu_72_reg[8]_0\(2),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(3),
      Q => \^t_v_fu_72_reg[8]_0\(3),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(4),
      Q => \^t_v_fu_72_reg[8]_0\(4),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(5),
      Q => \^t_v_fu_72_reg[8]_0\(5),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(6),
      Q => \^t_v_fu_72_reg[8]_0\(6),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(7),
      Q => \^t_v_fu_72_reg[8]_0\(7),
      R => t_V_fu_72
    );
\t_V_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => j_V_fu_191_p2(8),
      Q => \^t_v_fu_72_reg[8]_0\(8),
      R => t_V_fu_72
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_value_V_t_empty_n : out STD_LOGIC;
    filtered_value_V_i_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    \tptr_reg[0]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    filter_U0_ap_done : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_4 : in STD_LOGIC;
    int_ap_idle_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    extLd7_loc_channel_empty_n : in STD_LOGIC;
    truncated_length_his_t_empty_n : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg : entity is "huffman_encoding_ncg";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_7\ : STD_LOGIC;
  signal \^filtered_value_v_i_full_n\ : STD_LOGIC;
  signal \^filtered_value_v_t_empty_n\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__5_n_7\ : STD_LOGIC;
  signal \full_n_i_2__2_n_7\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_7 : STD_LOGIC;
  signal int_ap_idle_i_7_n_7 : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  filtered_value_V_i_full_n <= \^filtered_value_v_i_full_n\;
  filtered_value_V_t_empty_n <= \^filtered_value_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => empty_n_reg_0(0),
      I2 => empty_n_reg_1(1),
      I3 => \^filtered_value_v_t_empty_n\,
      I4 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^filtered_value_v_t_empty_n\,
      I2 => empty_n_reg_1(1),
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_2,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^filtered_value_v_t_empty_n\,
      I3 => empty_n_reg_1(1),
      I4 => empty_n_reg_0(0),
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__5_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_7\,
      Q => \^filtered_value_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \full_n_i_2__2_n_7\,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^filtered_value_v_i_full_n\,
      O => \full_n_i_1__5_n_7\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFBFBFBFBF"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_value_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(1),
      I5 => \^filtered_value_v_t_empty_n\,
      O => \full_n_i_2__2_n_7\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_value_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(1),
      I5 => \^filtered_value_v_t_empty_n\,
      O => full_n
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_7\,
      Q => \^filtered_value_v_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ncg_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_32
     port map (
      ADDRARDADDR(8 downto 1) => D(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => Q(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      E(0) => E(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_7,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => int_ap_idle_reg_2,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => int_ap_idle_i_7_n_7,
      I1 => int_ap_idle_reg_3(0),
      I2 => int_ap_idle_reg_4,
      I3 => int_ap_idle_reg_5(0),
      I4 => truncated_length_his_1_t_empty_n,
      I5 => symbol_bits_V_t_empty_n,
      O => int_ap_idle_i_2_n_7
    );
int_ap_idle_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => \^filtered_value_v_t_empty_n\,
      I1 => filtered_frequency_V_t_empty_n,
      I2 => extLd7_loc_channel_empty_n,
      I3 => empty_n_reg_1(0),
      I4 => truncated_length_his_t_empty_n,
      O => int_ap_idle_i_7_n_7
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_6 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_0_t_empty_n : out STD_LOGIC;
    sorted_0_i_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_out_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    sorted_1_t_empty_n : in STD_LOGIC;
    start_for_create_tree_U0_full_n : in STD_LOGIC;
    start_for_Block_proc_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sort_U0_ap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_6 : entity is "huffman_encoding_ncg";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_6;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_6 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_7\ : STD_LOGIC;
  signal \full_n_i_1__7_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_0_i_full_n\ : STD_LOGIC;
  signal \^sorted_0_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__5_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  sorted_0_i_full_n <= \^sorted_0_i_full_n\;
  sorted_0_t_empty_n <= \^sorted_0_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFBF404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => sort_U0_ap_done,
      I2 => \^sorted_0_i_full_n\,
      I3 => shiftReg_ce,
      I4 => \^sorted_0_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_0_t_empty_n\,
      I2 => CO(0),
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => empty_n_reg_2,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_0_t_empty_n\,
      I3 => CO(0),
      I4 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__7_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_7\,
      Q => \^sorted_0_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEF0000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_0_t_empty_n\,
      I3 => shiftReg_ce,
      I4 => empty_n_reg_2,
      I5 => \^sorted_0_i_full_n\,
      O => \full_n_i_1__7_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_7\,
      Q => \^sorted_0_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ncg_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_12
     port map (
      ADDRARDADDR(8 downto 1) => sort_U0_out_value_V_address0(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg => ram_reg,
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\n_read_reg_162[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => \^sorted_0_t_empty_n\,
      I1 => sorted_1_t_empty_n,
      I2 => start_for_create_tree_U0_full_n,
      I3 => start_for_Block_proc_U0_full_n,
      I4 => start_once_reg,
      O => empty_n_reg_0
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => \^sorted_0_t_empty_n\,
      I1 => sorted_1_t_empty_n,
      I2 => start_for_create_tree_U0_full_n,
      I3 => start_for_Block_proc_U0_full_n,
      I4 => start_once_reg,
      I5 => shiftReg_ce,
      O => empty_n_reg_1
    );
\tptr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I1 => CO(0),
      I2 => \^sorted_0_t_empty_n\,
      I3 => memcore_taddr(0),
      O => \tptr[0]_i_1__5_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__5_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_8 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy2_value_V_t_empty_n : out STD_LOGIC;
    Loop_copy_sorted_pro_U0_ap_continue : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    canonize_tree_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_8 : entity is "huffman_encoding_ncg";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_8;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_8 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_copy_sorted_pro_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_7\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__9_n_7\ : STD_LOGIC;
  signal \full_n_i_2__4_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_copy2_value_v_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__8_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  Loop_copy_sorted_pro_U0_ap_continue <= \^loop_copy_sorted_pro_u0_ap_continue\;
  sorted_copy2_value_V_t_empty_n <= \^sorted_copy2_value_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01F1F1F1FE0E0E0"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => ap_done_reg,
      I2 => \^loop_copy_sorted_pro_u0_ap_continue\,
      I3 => canonize_tree_U0_ap_ready,
      I4 => \^sorted_copy2_value_v_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_copy2_value_v_t_empty_n\,
      I2 => ram_reg(0),
      I3 => CO(0),
      I4 => empty_n_reg_0,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_copy2_value_v_t_empty_n\,
      I3 => ram_reg(0),
      I4 => CO(0),
      I5 => empty_n_reg_0,
      O => \empty_n_i_1__9_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_7\,
      Q => \^sorted_copy2_value_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \full_n_i_2__4_n_7\,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^loop_copy_sorted_pro_u0_ap_continue\,
      O => \full_n_i_1__9_n_7\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F1F1F1F1F1F1F"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => ap_done_reg,
      I2 => \^loop_copy_sorted_pro_u0_ap_continue\,
      I3 => CO(0),
      I4 => ram_reg(0),
      I5 => \^sorted_copy2_value_v_t_empty_n\,
      O => \full_n_i_2__4_n_7\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00000000000000"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => ap_done_reg,
      I2 => \^loop_copy_sorted_pro_u0_ap_continue\,
      I3 => CO(0),
      I4 => ram_reg(0),
      I5 => \^sorted_copy2_value_v_t_empty_n\,
      O => full_n
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_7\,
      Q => \^loop_copy_sorted_pro_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_ncg_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg(1 downto 0) => ram_reg(2 downto 1)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\tptr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => CO(0),
      I1 => ram_reg(0),
      I2 => \^sorted_copy2_value_v_t_empty_n\,
      I3 => memcore_taddr(0),
      O => \tptr[0]_i_1__8_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__8_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq is
  port (
    in_frequency_V_load_reg_6952 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_frequency_V_t_empty_n : out STD_LOGIC;
    filtered_frequency_V_i_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_frequency_V_load_reg_69520 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    \tptr_reg[0]_0\ : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V : in STD_LOGIC;
    filtered_value_V_i_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    filter_U0_ap_done : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq : entity is "huffman_encoding_ocq";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_7\ : STD_LOGIC;
  signal \^filtered_frequency_v_i_full_n\ : STD_LOGIC;
  signal \^filtered_frequency_v_t_empty_n\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__6_n_7\ : STD_LOGIC;
  signal \full_n_i_2__3_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  filtered_frequency_V_i_full_n <= \^filtered_frequency_v_i_full_n\;
  filtered_frequency_V_t_empty_n <= \^filtered_frequency_v_t_empty_n\;
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0357000000000000"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \^filtered_frequency_v_i_full_n\,
      I2 => ap_sync_reg_channel_write_filtered_frequency_V,
      I3 => filtered_value_V_i_full_n,
      I4 => ap_rst_n,
      I5 => filter_U0_ap_done,
      O => ap_sync_reg_channel_write_filtered_value_V_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => empty_n_reg_0(0),
      I2 => empty_n_reg_1(0),
      I3 => \^filtered_frequency_v_t_empty_n\,
      I4 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^filtered_frequency_v_t_empty_n\,
      I2 => empty_n_reg_1(0),
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_2,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^filtered_frequency_v_t_empty_n\,
      I3 => empty_n_reg_1(0),
      I4 => empty_n_reg_0(0),
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__6_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_7\,
      Q => \^filtered_frequency_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \full_n_i_2__3_n_7\,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^filtered_frequency_v_i_full_n\,
      O => \full_n_i_1__6_n_7\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFBFBFBFBF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_frequency_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_frequency_v_t_empty_n\,
      O => \full_n_i_2__3_n_7\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_frequency_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_frequency_v_t_empty_n\,
      O => full_n
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_7\,
      Q => \^filtered_frequency_v_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ocq_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore_34
     port map (
      ADDRARDADDR(8 downto 1) => Q(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => D(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      E(0) => E(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      ram_reg(31 downto 0) => ram_reg(31 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ocq_7 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_1_t_empty_n : out STD_LOGIC;
    sorted_1_i_full_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sort_U0_out_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sort_U0_ap_done : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    sorted_0_i_full_n : in STD_LOGIC;
    sorted_0_t_empty_n : in STD_LOGIC;
    truncate_tree_U0_ap_start : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    filtered_value_V_t_empty_n : in STD_LOGIC;
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ocq_7 : entity is "huffman_encoding_ocq";
end design_1_huffman_encoding_0_1_huffman_encoding_ocq_7;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ocq_7 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_7\ : STD_LOGIC;
  signal \full_n_i_1__8_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_1_i_full_n\ : STD_LOGIC;
  signal \^sorted_1_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__6_n_7\ : STD_LOGIC;
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  sorted_1_i_full_n <= \^sorted_1_i_full_n\;
  sorted_1_t_empty_n <= \^sorted_1_t_empty_n\;
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0022002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_channel_write_sorted_0,
      I2 => \^sorted_1_i_full_n\,
      I3 => sort_U0_ap_done,
      I4 => ap_done_reg_reg,
      I5 => sorted_0_i_full_n,
      O => ap_rst_n_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFBF404040"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => sort_U0_ap_done,
      I2 => \^sorted_1_i_full_n\,
      I3 => shiftReg_ce,
      I4 => \^sorted_1_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_1_t_empty_n\,
      I2 => CO(0),
      I3 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I4 => empty_n_reg_1,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_1_t_empty_n\,
      I3 => CO(0),
      I4 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I5 => empty_n_reg_1,
      O => \empty_n_i_1__8_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_7\,
      Q => \^sorted_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEF0000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_1_t_empty_n\,
      I3 => shiftReg_ce,
      I4 => empty_n_reg_1,
      I5 => \^sorted_1_i_full_n\,
      O => \full_n_i_1__8_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_7\,
      Q => \^sorted_1_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ocq_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => sort_U0_out_value_V_address0(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0),
      ram_reg => ram_reg,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sorted_1_t_empty_n\,
      I1 => sorted_0_t_empty_n,
      I2 => truncate_tree_U0_ap_start,
      I3 => sorted_copy2_value_V_t_empty_n,
      I4 => filtered_value_V_t_empty_n,
      I5 => filtered_frequency_V_t_empty_n,
      O => empty_n_reg_0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
\tptr[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      I1 => CO(0),
      I2 => \^sorted_1_t_empty_n\,
      I3 => memcore_taddr(0),
      O => \tptr[0]_i_1__6_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__6_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4 is
  port (
    left_V_t_empty_n : out STD_LOGIC;
    left_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    create_tree_U0_left_V_ce0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push_buf : in STD_LOGIC;
    create_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_left_V : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4 : entity is "huffman_encoding_sc4";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_7\ : STD_LOGIC;
  signal \full_n_i_1__0_n_7\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \^left_v_i_full_n\ : STD_LOGIC;
  signal \^left_v_t_empty_n\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__0_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair341";
begin
  iptr <= \^iptr\;
  left_V_i_full_n <= \^left_v_i_full_n\;
  left_V_t_empty_n <= \^left_v_t_empty_n\;
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(1),
      I1 => \^left_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => ap_sync_reg_channel_write_left_V,
      I4 => \^left_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1__0_n_7\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^left_v_t_empty_n\,
      I3 => Q(1),
      I4 => count(1),
      O => \count[1]_i_1__0_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__0_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => Q(1),
      I3 => \^left_v_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__0_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_7\,
      Q => \^left_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^left_v_t_empty_n\,
      I4 => Q(1),
      I5 => \^left_v_i_full_n\,
      O => \full_n_i_1__0_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_7\,
      Q => \^left_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_28
     port map (
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_2 => \^left_v_t_empty_n\,
      ram_reg_3 => ram_reg_7,
      ram_reg_4 => \^iptr\,
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_29
     port map (
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_3(8 downto 0) => ram_reg_6(8 downto 0),
      ram_reg_4 => \^left_v_t_empty_n\,
      ram_reg_5 => ram_reg_7,
      ram_reg_6 => \^iptr\,
      tptr => tptr
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^left_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1__0_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__0_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_4 is
  port (
    parent_V_t_empty_n : out STD_LOGIC;
    parent_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push_buf : in STD_LOGIC;
    create_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_parent_V : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_4 : entity is "huffman_encoding_sc4";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_4;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_4 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal empty_n_i_1_n_7 : STD_LOGIC;
  signal full_n_i_1_n_7 : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \^parent_v_i_full_n\ : STD_LOGIC;
  signal \^parent_v_t_empty_n\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair346";
begin
  iptr <= \^iptr\;
  parent_V_i_full_n <= \^parent_v_i_full_n\;
  parent_V_t_empty_n <= \^parent_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(1),
      I1 => \^parent_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => ap_sync_reg_channel_write_parent_V,
      I4 => \^parent_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^parent_v_t_empty_n\,
      I3 => Q(1),
      I4 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => Q(1),
      I3 => \^parent_v_t_empty_n\,
      I4 => push_buf,
      O => empty_n_i_1_n_7
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_7,
      Q => \^parent_v_t_empty_n\,
      R => SS(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^parent_v_t_empty_n\,
      I4 => Q(1),
      I5 => \^parent_v_i_full_n\,
      O => full_n_i_1_n_7
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_7,
      Q => \^parent_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_22
     port map (
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_2(0) => ram_reg_4(0),
      ram_reg_3 => \^parent_v_t_empty_n\,
      ram_reg_4 => ram_reg_7,
      ram_reg_5 => \^iptr\,
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_23
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_5(8 downto 0),
      ram_reg_2(0) => ram_reg_6(0),
      ram_reg_3 => \^parent_v_t_empty_n\,
      ram_reg_4 => ram_reg_7,
      ram_reg_5 => \^iptr\,
      tptr => tptr
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^parent_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_sc4_5 is
  port (
    right_V_t_empty_n : out STD_LOGIC;
    right_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    compute_bit_length_U0_ap_start : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    create_tree_U0_right_V_ce0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push_buf : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    create_tree_U0_ap_done : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_sc4_5 : entity is "huffman_encoding_sc4";
end design_1_huffman_encoding_0_1_huffman_encoding_sc4_5;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_sc4_5 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_7\ : STD_LOGIC;
  signal \full_n_i_1__1_n_7\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal \^right_v_i_full_n\ : STD_LOGIC;
  signal \^right_v_t_empty_n\ : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of int_ap_idle_i_8 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__1\ : label is "soft_lutpair348";
begin
  iptr <= \^iptr\;
  right_V_i_full_n <= \^right_v_i_full_n\;
  right_V_t_empty_n <= \^right_v_t_empty_n\;
\count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(1),
      I1 => \^right_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => \count_reg[0]_0\,
      I4 => \^right_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1__1_n_7\
    );
\count[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^right_v_t_empty_n\,
      I3 => Q(1),
      I4 => count(1),
      O => \count[1]_i_1__1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => Q(1),
      I3 => \^right_v_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__1_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_7\,
      Q => \^right_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^right_v_t_empty_n\,
      I4 => Q(1),
      I5 => \^right_v_i_full_n\,
      O => \full_n_i_1__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_7\,
      Q => \^right_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore
     port map (
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_1(0) => ram_reg_3(0),
      ram_reg_2 => \^right_v_t_empty_n\,
      ram_reg_3 => ram_reg_7,
      ram_reg_4 => \^iptr\,
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_sc4_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_memcore_20
     port map (
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      prev_tptr => prev_tptr,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_4(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_3(8 downto 0) => ram_reg_6(8 downto 0),
      ram_reg_4 => \^right_v_t_empty_n\,
      ram_reg_5 => ram_reg_7,
      ram_reg_6 => \^iptr\,
      tptr => tptr
    );
int_ap_idle_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^right_v_t_empty_n\,
      I1 => left_V_t_empty_n,
      I2 => parent_V_t_empty_n,
      O => compute_bit_length_U0_ap_start
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(1),
      I1 => \^right_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1__1_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__1_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_ap_start : out STD_LOGIC;
    compute_bit_length_U0_ap_continue : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : in STD_LOGIC;
    truncate_tree_U0_ap_ready : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy : entity is "huffman_encoding_vdy";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy is
  signal \^compute_bit_length_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_2__8_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_7\ : STD_LOGIC;
  signal \full_n_i_1__10_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \^truncate_tree_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__8\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__7\ : label is "soft_lutpair342";
begin
  compute_bit_length_U0_ap_continue <= \^compute_bit_length_u0_ap_continue\;
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  truncate_tree_U0_ap_start <= \^truncate_tree_u0_ap_start\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01F1F1F1FE0E0E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \count_reg[0]_0\(0),
      I2 => \^compute_bit_length_u0_ap_continue\,
      I3 => truncate_tree_U0_ap_ready,
      I4 => \^truncate_tree_u0_ap_start\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EEE81818111"
    )
        port map (
      I0 => count(0),
      I1 => \count[1]_i_2__8_n_7\,
      I2 => \^compute_bit_length_u0_ap_continue\,
      I3 => \count_reg[0]_0\(0),
      I4 => ap_done_reg,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count[1]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_start\,
      I1 => truncate_tree_U0_ap_ready,
      O => \count[1]_i_2__8_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^truncate_tree_u0_ap_start\,
      O => \empty_n_i_1__10_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_7\,
      Q => \^truncate_tree_u0_ap_start\,
      R => SS(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FEF0FEF0FFF0F"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \count[1]_i_2__8_n_7\,
      I3 => \^compute_bit_length_u0_ap_continue\,
      I4 => \count_reg[0]_0\(0),
      I5 => ap_done_reg,
      O => \full_n_i_1__10_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_7\,
      Q => \^compute_bit_length_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_vdy_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore_26
     port map (
      ADDRARDADDR(6 downto 1) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(0) => \^iptr_reg[0]_0\(0),
      ADDRBWRADDR(6 downto 1) => ram_reg(5 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => truncate_tree_U0_ap_ready,
      I1 => \^truncate_tree_u0_ap_start\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__7_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__7_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_vdy_9 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    truncated_length_his_1_t_empty_n : out STD_LOGIC;
    truncated_length_his_1_i_full_n : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    codeword_length_hist_1_reg_3780 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_1\ : in STD_LOGIC;
    truncate_tree_U0_ap_done : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_vdy_9 : entity is "huffman_encoding_vdy";
end design_1_huffman_encoding_0_1_huffman_encoding_vdy_9;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_vdy_9 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_7\ : STD_LOGIC;
  signal \full_n_i_1__11_n_7\ : STD_LOGIC;
  signal \iptr[0]_i_1__9_n_7\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^truncated_length_his_1_i_full_n\ : STD_LOGIC;
  signal \^truncated_length_his_1_t_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \count[1]_i_4__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \empty_n_i_1__11\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__9\ : label is "soft_lutpair588";
begin
  \tptr_reg[0]_0\(0) <= \^tptr_reg[0]_0\(0);
  truncated_length_his_1_i_full_n <= \^truncated_length_his_1_i_full_n\;
  truncated_length_his_1_t_empty_n <= \^truncated_length_his_1_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => full_n,
      I2 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^truncated_length_his_1_i_full_n\,
      I1 => truncate_tree_U0_ap_done,
      I2 => \iptr_reg[0]_0\,
      O => full_n_reg_0
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^truncated_length_his_1_t_empty_n\,
      O => \empty_n_i_1__11_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_7\,
      Q => \^truncated_length_his_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^truncated_length_his_1_i_full_n\,
      O => \full_n_i_1__11_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_7\,
      Q => \^truncated_length_his_1_i_full_n\,
      S => SS(0)
    );
huffman_encoding_vdy_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy_memcore
     port map (
      ADDRARDADDR(6 downto 1) => ram_reg_1(5 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => ram_reg_2(4 downto 0),
      ADDRBWRADDR(0) => \^tptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      codeword_length_hist_1_reg_3780 => codeword_length_hist_1_reg_3780,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(0) => ram_reg_0(0),
      ram_reg_1(8 downto 0) => ram_reg_3(8 downto 0)
    );
\iptr[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \iptr_reg[0]_0\,
      I1 => truncate_tree_U0_ap_done,
      I2 => \^truncated_length_his_1_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__9_n_7\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__9_n_7\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_1\,
      Q => \^tptr_reg[0]_0\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI is
  port (
    iptr : out STD_LOGIC;
    tptr : out STD_LOGIC;
    truncated_length_his_t_empty_n : out STD_LOGIC;
    truncated_length_his_i_full_n : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_197_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    \icmp_ln879_reg_272_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    truncate_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    count0 : in STD_LOGIC;
    reg_2061 : in STD_LOGIC;
    \reg_212_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    truncated_length_his_1_i_full_n : in STD_LOGIC;
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    icmp_ln879_reg_272 : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    compute_bit_length_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI : entity is "huffman_encoding_wdI";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI is
  signal \buf_q0[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q0[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \buf_q1[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count17_out : STD_LOGIC;
  signal \count[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__2_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_7\ : STD_LOGIC;
  signal \full_n_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1__2_n_7\ : STD_LOGIC;
  signal prev_iptr : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal push_buf : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^tptr\ : STD_LOGIC;
  signal \^truncated_length_his_i_full_n\ : STD_LOGIC;
  signal \^truncated_length_his_t_empty_n\ : STD_LOGIC;
  signal truncated_length_his_t_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__2\ : label is "soft_lutpair589";
begin
  iptr <= \^iptr\;
  ram_reg_0 <= \^ram_reg_0\;
  tptr <= \^tptr\;
  truncated_length_his_i_full_n <= \^truncated_length_his_i_full_n\;
  truncated_length_his_t_empty_n <= \^truncated_length_his_t_empty_n\;
\ap_done_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^truncated_length_his_i_full_n\,
      I2 => ap_sync_reg_channel_write_truncated_length_his,
      I3 => ap_done_reg_reg,
      I4 => truncated_length_his_1_i_full_n,
      I5 => truncate_tree_U0_ap_done,
      O => ap_rst_n_0
    );
\count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm_reg[5]\(1),
      I2 => \^truncated_length_his_t_empty_n\,
      I3 => push_buf,
      I4 => count(0),
      O => \count[0]_i_1__2_n_7\
    );
\count[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^truncated_length_his_t_empty_n\,
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => CO(0),
      I5 => count(1),
      O => \count[1]_i_1__2_n_7\
    );
\count[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^truncated_length_his_i_full_n\,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => truncate_tree_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__2_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__2_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF0000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => CO(0),
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => \^truncated_length_his_t_empty_n\,
      I5 => push_buf,
      O => \empty_n_i_1__2_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_7\,
      Q => \^truncated_length_his_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count17_out,
      I3 => count0,
      I4 => \^truncated_length_his_i_full_n\,
      O => \full_n_i_1__2_n_7\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => truncate_tree_U0_ap_done,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => \^truncated_length_his_i_full_n\,
      I3 => CO(0),
      I4 => \ap_CS_fsm_reg[5]\(1),
      I5 => \^truncated_length_his_t_empty_n\,
      O => count17_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_7\,
      Q => \^truncated_length_his_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_wdI_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      DIBDI(8 downto 0) => DIBDI(8 downto 0),
      DOADO(8 downto 0) => \buf_q1[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q0[0]_0\(8 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      \p_066_0_i_i_reg_127_reg[0]\(0) => \p_066_0_i_i_reg_127_reg[8]\(0),
      prev_tptr => prev_tptr,
      ram_reg => \^ram_reg_0\,
      ram_reg_0 => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27\,
      ram_reg_1 => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28\,
      ram_reg_2 => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29\,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(5 downto 0) => ram_reg_3(5 downto 0),
      ram_reg_5 => \^tptr\,
      ram_reg_6 => \^truncated_length_his_t_empty_n\,
      ram_reg_7(0) => \ap_CS_fsm_reg[5]\(2),
      ram_reg_8 => \^iptr\,
      ram_reg_9(0) => ram_reg_9(0),
      \t_V_5_reg_151_reg[0]\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[0]_0\(0) => \t_V_5_reg_151_reg[8]\(0),
      \t_V_5_reg_151_reg[0]_1\(7 downto 0) => \buf_q0[1]_2\(8 downto 1),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0),
      truncated_length_his_t_q0(0) => truncated_length_his_t_q0(0)
    );
\gen_buffer[1].huffman_encoding_wdI_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_10
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      D(8 downto 0) => D(8 downto 0),
      DOADO(8 downto 0) => \buf_q1[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q0[0]_0\(8 downto 0),
      E(0) => E(0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]\(3 downto 2),
      ap_clk => ap_clk,
      grp_fu_197_p2 => grp_fu_197_p2,
      icmp_ln879_reg_272 => icmp_ln879_reg_272,
      \icmp_ln879_reg_272_reg[0]\(0) => \icmp_ln879_reg_272_reg[0]\(0),
      \p_066_0_i_i_reg_127_reg[8]\(7 downto 0) => \p_066_0_i_i_reg_127_reg[8]\(8 downto 1),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg(7 downto 0) => \buf_q0[1]_2\(8 downto 1),
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(0) => truncated_length_his_t_q0(0),
      ram_reg_10 => \^iptr\,
      ram_reg_11(0) => ram_reg_9(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_4,
      ram_reg_4(5 downto 0) => ram_reg_5(5 downto 0),
      ram_reg_5(8 downto 0) => ram_reg_6(8 downto 0),
      ram_reg_6(0) => ram_reg_7(0),
      ram_reg_7(0) => ram_reg_8(0),
      ram_reg_8 => \^truncated_length_his_t_empty_n\,
      ram_reg_9 => \^tptr\,
      reg_2061 => reg_2061,
      \reg_212_reg[0]\(1 downto 0) => \reg_212_reg[0]\(1 downto 0),
      \t_V_5_reg_151_reg[1]\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[1]_0\ => \^ram_reg_0\,
      \t_V_5_reg_151_reg[4]\ => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_28\,
      \t_V_5_reg_151_reg[6]\ => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_29\,
      \t_V_5_reg_151_reg[7]\ => \gen_buffer[0].huffman_encoding_wdI_memcore_U_n_27\,
      \t_V_5_reg_151_reg[8]\(7 downto 0) => \t_V_5_reg_151_reg[8]\(8 downto 1),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0)
    );
int_ap_idle_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => \^truncated_length_his_t_empty_n\,
      I1 => sorted_copy2_value_V_t_empty_n,
      I2 => \ap_CS_fsm_reg[5]\(0),
      I3 => compute_bit_length_U0_ap_start,
      I4 => Q(0),
      O => empty_n_reg_0
    );
\iptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => truncate_tree_U0_ap_done,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => \^truncated_length_his_i_full_n\,
      I3 => \^iptr\,
      O => \iptr[0]_i_1__2_n_7\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__2_n_7\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^iptr\,
      Q => prev_iptr,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^tptr\,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^tptr\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_yd2 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_bits_V_t_empty_n : out STD_LOGIC;
    canonize_tree_U0_ap_continue : out STD_LOGIC;
    icmp_ln883_fu_265_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    length_V_reg_4020 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : in STD_LOGIC;
    \tptr_reg[0]_1\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_yd2 : entity is "huffman_encoding_yd2";
end design_1_huffman_encoding_0_1_huffman_encoding_yd2;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_yd2 is
  signal \^canonize_tree_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_7\ : STD_LOGIC;
  signal \full_n_i_1__12_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^symbol_bits_v_t_empty_n\ : STD_LOGIC;
  signal \^tptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \empty_n_i_1__12\ : label is "soft_lutpair563";
begin
  canonize_tree_U0_ap_continue <= \^canonize_tree_u0_ap_continue\;
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  symbol_bits_V_t_empty_n <= \^symbol_bits_v_t_empty_n\;
  \tptr_reg[0]_0\(0) <= \^tptr_reg[0]_0\(0);
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFF800F80007FF"
    )
        port map (
      I0 => \count_reg[0]_0\(0),
      I1 => CO(0),
      I2 => ap_done_reg,
      I3 => \^canonize_tree_u0_ap_continue\,
      I4 => \count_reg[0]_1\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^symbol_bits_v_t_empty_n\,
      O => \empty_n_i_1__12_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_7\,
      Q => \^symbol_bits_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^canonize_tree_u0_ap_continue\,
      O => \full_n_i_1__12_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_7\,
      Q => \^canonize_tree_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_yd2_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_yd2_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => \^iptr_reg[0]_0\(0),
      ADDRBWRADDR(8 downto 1) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(0) => \^tptr_reg[0]_0\(0),
      D(3 downto 0) => D(3 downto 0),
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      icmp_ln883_fu_265_p2 => icmp_ln883_fu_265_p2,
      length_V_reg_4020 => length_V_reg_4020,
      ram_reg => ram_reg,
      ram_reg_0(1 downto 0) => ram_reg_0(1 downto 0)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_1\,
      Q => \^tptr_reg[0]_0\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : out STD_LOGIC;
    sort_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sort_U0_in_value_V_ce0 : out STD_LOGIC;
    sort_U0_ap_done : out STD_LOGIC;
    \op2_assign_i_reg_676_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_out_value_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \j5_0_i_i_reg_1755_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \j7_0_i_i_reg_4718_reg[8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp4_iter3_reg_0 : out STD_LOGIC;
    in_frequency_V_load_reg_69520 : out STD_LOGIC;
    \j_0_i_i_reg_293_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_1 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_1_reg : out STD_LOGIC;
    \op2_assign_i_reg_676_reg[5]_1\ : out STD_LOGIC;
    \op2_assign_i_reg_676_reg[5]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_reg_6977_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    extLd7_loc_channel_empty_n : in STD_LOGIC;
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    filtered_value_V_t_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \zext_ln69_reg_7064_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln69_reg_7064_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    in_frequency_V_load_reg_6952 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_codeRepl810_pr_U0_ap_continue : in STD_LOGIC;
    sorted_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sorted_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort : entity is "sort";
end design_1_huffman_encoding_0_1_sort;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm154_out : STD_LOGIC;
  signal ap_NS_fsm158_out : STD_LOGIC;
  signal ap_condition_428 : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter5_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0_i_2_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter3_i_1_n_7 : STD_LOGIC;
  signal \^ap_enable_reg_pp4_iter3_reg_0\ : STD_LOGIC;
  signal ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_phi_reg_pp3_iter1_phi_ln215_reg_3902 : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal current_digit_V_we0 : STD_LOGIC;
  signal digit_V_1_reg_7075 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal digit_V_1_reg_7075_pp4_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal digit_V_reg_7014 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal digit_V_reg_70140 : STD_LOGIC;
  signal digit_V_reg_7014_pp2_iter4_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal digit_histogram_0_V_1_reg_664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_0_V_2_reg_853 : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_853_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_0_V_4_reg_1931 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_4_reg_1931[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1931[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_0_V_5_reg_2791 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_5_reg_2791[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_5_reg_2791[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_0_V_6_reg_3671 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_6_reg_3671[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_0_V_reg_1942 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_reg_1942[1]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[2]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[4]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[5]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[5]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1942[7]_i_4_n_7\ : STD_LOGIC;
  signal digit_histogram_10_1_reg_743 : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_743_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_10_3_reg_1821 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_10_3_reg_1821[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1821[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_10_4_reg_2241 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_10_4_reg_2241[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_4_reg_2241[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_10_5_reg_3121 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_10_5_reg_3121[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3121[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_10_s_reg_544 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_11_1_reg_732 : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_732_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_11_3_reg_1810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_11_3_reg_1810[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1810[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_11_4_reg_2186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_11_4_reg_2186[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_4_reg_2186[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_11_5_reg_3066 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_11_5_reg_3066[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3066[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_11_s_reg_532 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_12_1_reg_721 : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_721_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_12_3_reg_1799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_12_3_reg_1799[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1799[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_12_4_reg_2131 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_12_4_reg_2131[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_4_reg_2131[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_12_5_reg_3011 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_12_5_reg_3011[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3011[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_12_s_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_13_1_reg_710 : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_710_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_13_3_reg_1788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_13_3_reg_1788[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1788[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_13_4_reg_2076 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_13_4_reg_2076[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_4_reg_2076[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_13_5_reg_2956 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_13_5_reg_2956[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2956[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_13_s_reg_508 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_14_1_reg_699 : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_699_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_14_3_reg_1777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_14_3_reg_1777[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1777[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_14_4_reg_2021 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_14_4_reg_2021[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_4_reg_2021[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_14_5_reg_2901 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_14_5_reg_2901[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2901[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_14_s_reg_496 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_15_1_reg_688 : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_688_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_15_3_reg_1766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_15_3_reg_1766[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1766[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_15_4_reg_1966 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_15_4_reg_1966[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_4_reg_1966[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_15_5_reg_2846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_15_5_reg_2846[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2846[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_15_s_reg_484 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_1_V_1_reg_842 : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_842_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_1_V_3_reg_1920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_1_V_3_reg_1920[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1920[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_1_V_4_reg_2736 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_1_V_4_reg_2736[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_4_reg_2736[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_1_V_5_reg_3616 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_1_V_5_reg_3616[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_1_V_reg_652 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_2_V_1_reg_831 : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_831_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_2_V_3_reg_1909 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_2_V_3_reg_1909[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1909[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_2_V_4_reg_2681 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_2_V_4_reg_2681[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_4_reg_2681[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_2_V_5_reg_3561 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_2_V_5_reg_3561[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_2_V_reg_640 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_3_V_1_reg_820 : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_820_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_3_V_3_reg_1898 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_3_V_3_reg_1898[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1898[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_3_V_4_reg_2626 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_3_V_4_reg_2626[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_4_reg_2626[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_3_V_5_reg_3506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_3_V_5_reg_3506[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_3_V_reg_628 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_4_V_1_reg_809 : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_809_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_4_V_3_reg_1887 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_4_V_3_reg_1887[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1887[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_4_V_4_reg_2571 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_4_V_4_reg_2571[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_4_V_5_reg_3451 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_4_V_5_reg_3451[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_4_V_reg_616 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_5_V_1_reg_798 : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_798_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_5_V_3_reg_1876 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_5_V_3_reg_1876[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1876[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_5_V_4_reg_2516 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_5_V_4_reg_2516[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_5_V_5_reg_3396 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_5_V_5_reg_3396[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_5_V_reg_604 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_6_V_1_reg_787 : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_787_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_6_V_3_reg_1865 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_6_V_3_reg_1865[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1865[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_6_V_4_reg_2461 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_6_V_4_reg_2461[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_6_V_5_reg_3341 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_6_V_5_reg_3341[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_6_V_reg_592 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_7_V_1_reg_776 : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_776_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_7_V_3_reg_1854 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_7_V_3_reg_1854[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1854[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_7_V_4_reg_2406 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_7_V_4_reg_2406[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_7_V_5_reg_3286 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_7_V_5_reg_3286[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_7_V_reg_580 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_8_V_1_reg_765 : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_765_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_8_V_3_reg_1843 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_8_V_3_reg_1843[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1843[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_8_V_4_reg_2351 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_8_V_4_reg_2351[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_histogram_8_V_5_reg_3231 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_8_V_5_reg_3231[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_8_V_reg_568 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_9_V_1_reg_754 : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_754_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_9_V_3_reg_1832 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_9_V_3_reg_1832[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1832[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_histogram_9_V_4_reg_2296 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_9_V_4_reg_2296[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_9_V_5_reg_3176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_9_V_5_reg_3176[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_9_V_reg_556 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_location_0_V_1_reg_5753 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_1_reg_5753[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5753[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_0_V_reg_4905 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_reg_4905[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[0]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[1]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[2]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[4]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[4]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[4]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[5]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[5]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[6]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4905[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_0_V_s_reg_4894 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_s_reg_4894[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4894[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_10_V_1_reg_3770 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_1_reg_3770[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3770[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_10_V_3_reg_4784 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_3_reg_4784[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4784[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_10_V_4_reg_5203 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_4_reg_5203[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5203[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_10_V_reg_364 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_reg_364[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_11_V_1_reg_3759 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_1_reg_3759[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3759[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_11_V_3_reg_4773 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_3_reg_4773[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4773[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_11_V_4_reg_5148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_4_reg_5148[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5148[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_11_V_reg_352 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_reg_352[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_12_V_1_reg_3748 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_1_reg_3748[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3748[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_12_V_3_reg_4762 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_3_reg_4762[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4762[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_12_V_4_reg_5093 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_4_reg_5093[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5093[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_12_V_reg_340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_reg_340[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_13_V_1_reg_3737 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_1_reg_3737[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3737[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_13_V_3_reg_4751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_3_reg_4751[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4751[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_13_V_4_reg_5038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_4_reg_5038[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5038[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_13_V_reg_328 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_reg_328[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_14_V_2_reg_3726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_2_reg_3726[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[3]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_7_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_8_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726[7]_i_9_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_10\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_8\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_9\ : STD_LOGIC;
  signal digit_location_14_V_4_reg_4740 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_4_reg_4740[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4740[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_14_V_5_reg_4983 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_5_reg_4983[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4983[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_14_V_reg_316 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_reg_316[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_15_V_2_reg_4729 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_2_reg_4729[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4729[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_15_V_3_reg_4928 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_3_reg_4928[0]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_3_reg_4928[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_15_V_reg_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_reg_304[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_1_V_1_reg_3869 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_1_reg_3869[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3869[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_1_V_3_reg_4883 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_3_reg_4883[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4883[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_1_V_4_reg_5698 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_4_reg_5698[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5698[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_1_V_fu_6811_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_location_1_V_s_reg_472 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_s_reg_472[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_2_V_1_reg_3858 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_1_reg_3858[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3858[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_2_V_3_reg_4872 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_3_reg_4872[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4872[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_2_V_4_reg_5643 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_4_reg_5643[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5643[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_2_V_s_reg_460 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_s_reg_460[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_3_V_1_reg_3847 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_1_reg_3847[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3847[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_3_V_3_reg_4861 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_3_reg_4861[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4861[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_3_V_4_reg_5588 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_4_reg_5588[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5588[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_3_V_s_reg_448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_s_reg_448[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_4_V_1_reg_3836 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_1_reg_3836[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3836[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_4_V_3_reg_4850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_3_reg_4850[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4850[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_4_V_4_reg_5533 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_4_reg_5533[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5533[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_4_V_s_reg_436 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_s_reg_436[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_5_V_1_reg_3825 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_1_reg_3825[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3825[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_5_V_3_reg_4839 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_3_reg_4839[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4839[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_5_V_4_reg_5478 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_4_reg_5478[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5478[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_5_V_s_reg_424 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_s_reg_424[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_6_V_1_reg_3814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_1_reg_3814[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3814[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_6_V_3_reg_4828 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_3_reg_4828[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4828[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_6_V_4_reg_5423 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_4_reg_5423[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5423[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_6_V_s_reg_412 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_s_reg_412[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_7_V_1_reg_3803 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_1_reg_3803[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3803[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_7_V_3_reg_4817 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_3_reg_4817[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4817[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_7_V_4_reg_5368 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_4_reg_5368[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5368[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_7_V_s_reg_400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_s_reg_400[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_8_V_1_reg_3792 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_1_reg_3792[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3792[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_8_V_3_reg_4806 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_3_reg_4806[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4806[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_8_V_4_reg_5313 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_4_reg_5313[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5313[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_8_V_s_reg_388 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_s_reg_388[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_9_V_1_reg_3781 : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3781_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_location_9_V_3_reg_4795 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_3_reg_4795[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4795[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_9_V_4_reg_5258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_4_reg_5258[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5258[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_9_V_s_reg_376 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_s_reg_376[7]_i_2_n_7\ : STD_LOGIC;
  signal grp_fu_6695_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal huffman_encoding_g8j_U14_n_10 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_11 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_12 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_13 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_14 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_7 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_8 : STD_LOGIC;
  signal huffman_encoding_g8j_U14_n_9 : STD_LOGIC;
  signal i6_0_i_i_reg_3880 : STD_LOGIC;
  signal i6_0_i_i_reg_38800 : STD_LOGIC;
  signal i6_0_i_i_reg_3880_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \i6_0_i_i_reg_3880_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_0_i_i_reg_864 : STD_LOGIC;
  signal i_0_i_i_reg_864_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_3_fu_6805_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_6668_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln23_reg_6922 : STD_LOGIC;
  signal icmp_ln23_reg_6922_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln40_reg_6977 : STD_LOGIC;
  signal icmp_ln40_reg_6977_pp2_iter1_reg : STD_LOGIC;
  signal icmp_ln40_reg_6977_pp2_iter2_reg : STD_LOGIC;
  signal icmp_ln40_reg_6977_pp2_iter3_reg : STD_LOGIC;
  signal \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal icmp_ln40_reg_6977_pp2_iter4_reg : STD_LOGIC;
  signal \icmp_ln58_reg_7037[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln58_reg_7037[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln58_reg_7037_reg_n_7_[0]\ : STD_LOGIC;
  signal icmp_ln67_reg_7055 : STD_LOGIC;
  signal \icmp_ln67_reg_7055[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal icmp_ln879_2_fu_6847_p2 : STD_LOGIC;
  signal icmp_ln879_2_reg_7092 : STD_LOGIC;
  signal \icmp_ln879_2_reg_7092[0]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln879_fu_6703_p2 : STD_LOGIC;
  signal icmp_ln879_reg_7022 : STD_LOGIC;
  signal \icmp_ln879_reg_7022[0]_i_3_n_7\ : STD_LOGIC;
  signal j5_0_i_i_reg_17550 : STD_LOGIC;
  signal \j5_0_i_i_reg_1755[8]_i_3_n_7\ : STD_LOGIC;
  signal \^j5_0_i_i_reg_1755_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j7_0_i_i_reg_47180 : STD_LOGIC;
  signal \j7_0_i_i_reg_4718[8]_i_3_n_7\ : STD_LOGIC;
  signal j7_0_i_i_reg_4718_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^j7_0_i_i_reg_4718_reg[8]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal j_0_i_i_reg_2930 : STD_LOGIC;
  signal \j_0_i_i_reg_293[8]_i_4_n_7\ : STD_LOGIC;
  signal \^j_0_i_i_reg_293_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_1_fu_6683_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_2_fu_6836_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_fu_6638_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal op2_assign_i_reg_676_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^op2_assign_i_reg_676_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0149_0_i_i_reg_4916 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0149_0_i_i_reg_4916[3]_i_2_n_7\ : STD_LOGIC;
  signal p_091_0_i_i_reg_1954 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_091_0_i_i_reg_1954[3]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_ln215_1_i_fu_6767_p18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_ln215_1_i_reg_7045 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_ln215_1_i_reg_70450 : STD_LOGIC;
  signal previous_sorting_fre_3_reg_71080 : STD_LOGIC;
  signal previous_sorting_fre_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal previous_sorting_fre_ce0 : STD_LOGIC;
  signal previous_sorting_fre_we0 : STD_LOGIC;
  signal re_sort_location_las_reg_3891 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \re_sort_location_las_reg_3891[3]_i_2_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_7_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[3]_i_9_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_10_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_11_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_1_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_7_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891[7]_i_9_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3891_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal shift_fu_6909_p2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^sort_u0_ap_done\ : STD_LOGIC;
  signal \^sort_u0_ap_ready\ : STD_LOGIC;
  signal \^sort_u0_out_value_v_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sort_u0_out_value_v_ce0\ : STD_LOGIC;
  signal sort_U0_out_value_V_we0 : STD_LOGIC;
  signal sorting_frequency_V_2_reg_7003 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorting_frequency_V_2_reg_70030 : STD_LOGIC;
  signal sorting_frequency_V_U_n_59 : STD_LOGIC;
  signal sorting_frequency_V_U_n_60 : STD_LOGIC;
  signal sorting_frequency_V_U_n_61 : STD_LOGIC;
  signal sorting_frequency_V_U_n_62 : STD_LOGIC;
  signal sorting_frequency_V_U_n_63 : STD_LOGIC;
  signal sorting_frequency_V_U_n_64 : STD_LOGIC;
  signal sorting_frequency_V_U_n_65 : STD_LOGIC;
  signal sorting_frequency_V_U_n_66 : STD_LOGIC;
  signal sorting_frequency_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sorting_frequency_V_ce0 : STD_LOGIC;
  signal sorting_frequency_V_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorting_frequency_V_we0 : STD_LOGIC;
  signal sorting_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorting_value_V_load_reg_7009 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_1_i_fu_6852_p18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_1_i_reg_7097 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_i_fu_6708_p18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_i_reg_7027 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln60_reg_7041 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln25_reg_6931_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln25_reg_6931_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln25_reg_6931_reg0 : STD_LOGIC;
  signal zext_ln29_reg_6961 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \zext_ln29_reg_6961[5]_i_1_n_7\ : STD_LOGIC;
  signal zext_ln43_reg_6986_pp2_iter1_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6986_pp2_iter2_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6986_pp2_iter3_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6986_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6986_reg0 : STD_LOGIC;
  signal zext_ln69_reg_7064_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_reg_7064_reg0 : STD_LOGIC;
  signal \NLW_digit_location_14_V_2_reg_3726_reg[7]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_re_sort_location_las_reg_3891_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair402";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_2__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter0_i_2 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \count[1]_i_2__5\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \count[1]_i_2__6\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_5_reg_2791[7]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[0]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[1]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[2]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[3]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[4]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[5]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[6]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[7]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3671[7]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1942[2]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1942[3]_i_3\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1942[6]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1942[7]_i_3\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[2]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[3]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[4]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[5]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[7]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3121[7]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[1]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[4]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[5]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[6]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[7]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3066[7]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[0]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[2]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[3]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[4]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[5]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3011[7]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[0]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[2]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[3]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[4]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[5]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2956[7]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \digit_histogram_14_4_reg_2021[7]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[1]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[2]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[3]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[4]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[5]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[6]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[7]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2901[7]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[0]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[2]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[3]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[4]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[6]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[7]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2846[7]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_4_reg_2736[7]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[0]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[1]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[2]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[3]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[4]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[5]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[6]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[7]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3616[7]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_4_reg_2681[7]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[0]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[2]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[3]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[4]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[5]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[6]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[7]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3561[7]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_4_reg_2626[7]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[0]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[2]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[3]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[4]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[5]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[6]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[7]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3506[7]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_4_reg_2571[7]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[0]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[1]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[2]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[3]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[4]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[5]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[6]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[7]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3451[7]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[0]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[2]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[3]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[4]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[5]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[6]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[7]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3396[7]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[2]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[3]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[4]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[5]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[7]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3341[7]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[0]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[1]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[2]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[3]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[4]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[5]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[6]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[7]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3286[7]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_4_reg_2351[7]_i_3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[2]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[3]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[4]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[6]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[7]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3231[7]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[0]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[2]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[3]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[4]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[6]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[7]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3176[7]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[1]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[3]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[4]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[5]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[6]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4905[7]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[0]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[2]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[3]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[4]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[5]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[6]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4894[7]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \digit_location_10_V_1_reg_3770[7]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[0]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[3]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[4]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[5]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[6]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_364[7]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \digit_location_11_V_1_reg_3759[7]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[1]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[3]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[4]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[5]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[6]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[7]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_352[7]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \digit_location_12_V_1_reg_3748[7]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[1]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[3]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[4]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[5]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[6]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[7]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_340[7]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[1]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[4]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[5]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[6]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[7]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_328[7]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \digit_location_14_V_2_reg_3726[7]_i_4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[0]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[1]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[4]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[5]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[6]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[7]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_316[7]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[2]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[3]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[5]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[6]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_304[7]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \digit_location_1_V_1_reg_3869[7]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[1]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[3]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[4]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[5]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[6]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[7]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_472[7]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \digit_location_2_V_1_reg_3858[7]_i_2\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[4]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[5]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[6]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[7]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_460[7]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \digit_location_3_V_1_reg_3847[7]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[0]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[1]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[4]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[5]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[6]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[7]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_448[7]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \digit_location_4_V_1_reg_3836[7]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[1]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[3]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[4]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[5]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[6]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[7]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_436[7]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \digit_location_5_V_1_reg_3825[7]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[2]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[3]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[5]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[6]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[7]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_424[7]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \digit_location_6_V_1_reg_3814[7]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[4]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[5]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[6]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_412[7]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \digit_location_7_V_1_reg_3803[7]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[0]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[1]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[3]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[4]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[5]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[6]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[7]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_400[7]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \digit_location_8_V_1_reg_3792[7]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[1]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[3]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[4]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[5]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[6]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[7]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_388[7]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \digit_location_9_V_1_reg_3781[7]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[0]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[1]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[4]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[5]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[6]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[7]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_376[7]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3880[2]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3880[3]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3880[4]_i_3\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_864[1]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_864[2]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_864[3]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_864[4]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \icmp_ln58_reg_7037[0]_i_2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \icmp_ln67_reg_7055[0]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[1]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[2]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[7]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1755[8]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[1]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[2]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[3]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[7]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4718[8]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[1]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[2]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[7]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_293[8]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_676[2]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_676[3]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_676[4]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_676[5]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4916[0]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4916[1]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4916[2]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4916[3]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \p_091_0_i_i_reg_1954[0]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \p_091_0_i_i_reg_1954[1]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_091_0_i_i_reg_1954[3]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3891[7]_i_3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__4\ : label is "soft_lutpair399";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_enable_reg_pp4_iter3_reg_0 <= \^ap_enable_reg_pp4_iter3_reg_0\;
  \j5_0_i_i_reg_1755_reg[8]_0\(8 downto 0) <= \^j5_0_i_i_reg_1755_reg[8]_0\(8 downto 0);
  \j7_0_i_i_reg_4718_reg[8]_0\(5 downto 0) <= \^j7_0_i_i_reg_4718_reg[8]_0\(5 downto 0);
  \j_0_i_i_reg_293_reg[8]_0\(8 downto 0) <= \^j_0_i_i_reg_293_reg[8]_0\(8 downto 0);
  \op2_assign_i_reg_676_reg[5]_0\(0) <= \^op2_assign_i_reg_676_reg[5]_0\(0);
  sort_U0_ap_done <= \^sort_u0_ap_done\;
  sort_U0_ap_ready <= \^sort_u0_ap_ready\;
  sort_U0_out_value_V_address0(7 downto 0) <= \^sort_u0_out_value_v_address0\(7 downto 0);
  sort_U0_out_value_V_ce0 <= \^sort_u0_out_value_v_ce0\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFAAAAAAAA"
    )
        port map (
      I0 => \^sort_u0_ap_ready\,
      I1 => extLd7_loc_channel_empty_n,
      I2 => filtered_frequency_V_t_empty_n,
      I3 => filtered_value_V_t_empty_n,
      I4 => ap_done_reg_0,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I1 => \^q\(1),
      O => \^sort_u0_ap_ready\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => ap_enable_reg_pp4_iter2,
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ap_CS_fsm_pp4_stage0,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => ap_enable_reg_pp4_iter1,
      I2 => ap_enable_reg_pp4_iter2,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm158_out,
      I1 => ap_enable_reg_pp0_iter1_reg_n_7,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1_reg_n_7,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => clear,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm154_out,
      I1 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I2 => \^q\(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(1),
      I2 => i_0_i_i_reg_864_reg(0),
      I3 => i_0_i_i_reg_864_reg(4),
      I4 => i_0_i_i_reg_864_reg(2),
      I5 => i_0_i_i_reg_864_reg(3),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_enable_reg_pp2_iter4,
      I2 => ap_enable_reg_pp2_iter3,
      I3 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter3,
      I2 => ap_enable_reg_pp2_iter4,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_enable_reg_pp3_iter0,
      I2 => ap_enable_reg_pp3_iter1,
      I3 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp4_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state23,
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => clear,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state15,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp3_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state18,
      R => SS(0)
    );
\ap_done_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => \^q\(1),
      I2 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      O => \^sort_u0_ap_done\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg_0,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => CO(0),
      I2 => ap_NS_fsm158_out,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_7
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_7,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => CO(0),
      O => ap_enable_reg_pp0_iter1_i_1_n_7
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_7,
      Q => ap_enable_reg_pp0_iter1_reg_n_7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_n_7,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \icmp_ln40_reg_6977_reg[0]_0\(0),
      I2 => ap_CS_fsm_state8,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_i_1_n_7
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_7,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0,
      Q => ap_enable_reg_pp2_iter1,
      R => SS(0)
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => SS(0)
    );
ap_enable_reg_pp2_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter2,
      Q => ap_enable_reg_pp2_iter3,
      R => SS(0)
    );
ap_enable_reg_pp2_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter3,
      Q => ap_enable_reg_pp2_iter4,
      R => SS(0)
    );
ap_enable_reg_pp2_iter5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter3,
      I1 => ap_enable_reg_pp2_iter4,
      O => ap_enable_reg_pp2_iter5_i_1_n_7
    );
ap_enable_reg_pp2_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter5_i_1_n_7,
      Q => ap_enable_reg_pp2_iter5,
      R => SS(0)
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0_i_2_n_7,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => ap_CS_fsm_state15,
      I3 => ap_enable_reg_pp3_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp3_iter0_i_1_n_7
    );
ap_enable_reg_pp3_iter0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(3),
      I4 => i6_0_i_i_reg_3880_reg(4),
      O => ap_enable_reg_pp3_iter0_i_2_n_7
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0_i_1_n_7,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp3_iter0,
      Q => ap_enable_reg_pp3_iter1,
      R => SS(0)
    );
ap_enable_reg_pp4_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => \zext_ln69_reg_7064_reg[0]_0\(0),
      I2 => ap_CS_fsm_state18,
      I3 => ap_enable_reg_pp4_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp4_iter0_i_1_n_7
    );
ap_enable_reg_pp4_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter0_i_1_n_7,
      Q => ap_enable_reg_pp4_iter0,
      R => '0'
    );
ap_enable_reg_pp4_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter0,
      Q => ap_enable_reg_pp4_iter1,
      R => SS(0)
    );
ap_enable_reg_pp4_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter1,
      Q => ap_enable_reg_pp4_iter2,
      R => SS(0)
    );
ap_enable_reg_pp4_iter3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_enable_reg_pp4_iter2,
      O => ap_enable_reg_pp4_iter3_i_1_n_7
    );
ap_enable_reg_pp4_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter3_i_1_n_7,
      Q => \^sort_u0_out_value_v_ce0\,
      R => SS(0)
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(0),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(0),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(0),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(0),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(0),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(0),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(0),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(0),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(0),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(0),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_8_V_1_reg_3792(0),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(0),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[0]\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(0),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(0),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(1),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(1),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(1),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(1),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(1),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(1),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(1),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(1),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(1),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(1),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_9_V_1_reg_3781_reg_n_7_[1]\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(1),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_8_V_1_reg_3792(1),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(1),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(1),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(2),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(2),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(2),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(2),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(2),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(2),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(2),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(2),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(2),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(2),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_8_V_1_reg_3792(2),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(2),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[2]\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(2),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(2),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(3),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(3),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(3),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(3),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(3),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(3),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(3),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(3),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(3),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(3),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_8_V_1_reg_3792(3),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(3),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[3]\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(3),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(3),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(4),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(4),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(4),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(4),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(4),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(4),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(4),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(4),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(4),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(4),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(4),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(4),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(4),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_8_V_1_reg_3792(4),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(4),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[4]\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(4),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(4),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(4),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(5),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(5),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(5),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(5),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(5),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(5),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(5),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(5),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(5),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(5),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(5),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(5),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_17_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(5),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(5),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(5),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_8_V_1_reg_3792(5),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_10_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_11_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(5),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[5]\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(5),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBF80"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_1_V_1_reg_3869(6),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_4_V_1_reg_3836(6),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(6),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(6),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(6),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(6),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(6),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(6),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(6),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(6),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(6),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(6),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_2_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(6),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_9_V_1_reg_3781_reg_n_7_[6]\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_10_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(6),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_12_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_8_V_1_reg_3792(6),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(6),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(6),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(6),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_CS_fsm_pp3_stage0,
      I2 => \i6_0_i_i_reg_3880_reg__0\(0),
      I3 => \i6_0_i_i_reg_3880_reg__0\(1),
      I4 => \i6_0_i_i_reg_3880_reg__0\(2),
      I5 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_12_V_1_reg_3748(7),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(3),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(0),
      I3 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF800000"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_8_V_1_reg_3792(7),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_7_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_6_V_1_reg_3814(7),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(7),
      I3 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I4 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I5 => digit_location_7_V_1_reg_3803(7),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\,
      I1 => digit_location_4_V_1_reg_3836(7),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(7),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF800000FFFFFFFF"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => digit_location_3_V_1_reg_3847(7),
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFABAFA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_1_reg_3869(7),
      I3 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(7),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => ap_enable_reg_pp3_iter0,
      O => ap_condition_428
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(3),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(1),
      I3 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_20_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\,
      I1 => digit_location_11_V_1_reg_3759(7),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(7),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_21_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45554000FFFFFFFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_10_V_1_reg_3770(7),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_22_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_23_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101000101010"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => digit_location_5_V_1_reg_3825(7),
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I5 => digit_location_1_V_fu_6811_p2(7),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_24_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(2),
      I1 => \i6_0_i_i_reg_3880_reg__0\(3),
      I2 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_25_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(3),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(1),
      I3 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_26_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_27_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_28_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3F"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_29_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(3),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(1),
      I3 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1030B030FFFFFFFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I1 => digit_location_2_V_1_reg_3858(7),
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_30_n_7\,
      I3 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I4 => digit_location_1_V_fu_6811_p2(7),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_31_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_32_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_33_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(1),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_34_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA20080"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(7),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I4 => digit_location_14_V_2_reg_3726(7),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_4_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_10_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => digit_location_13_V_1_reg_3737(7),
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_11_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_5_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C0C0C1"
    )
        port map (
      I0 => i6_0_i_i_reg_3880_reg(4),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(0),
      I4 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_6_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557FFF"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_12_n_7\,
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I4 => \digit_location_9_V_1_reg_3781_reg_n_7_[7]\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_13_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_7_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBAA"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_14_n_7\,
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_15_n_7\,
      I2 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_16_n_7\,
      I3 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_17_n_7\,
      I4 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_18_n_7\,
      I5 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_19_n_7\,
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_8_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0000001"
    )
        port map (
      I0 => i6_0_i_i_reg_3880_reg(4),
      I1 => \i6_0_i_i_reg_3880_reg__0\(3),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      I3 => \i6_0_i_i_reg_3880_reg__0\(1),
      I4 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_9_n_7\
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[0]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[1]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[2]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[3]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[4]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[5]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[6]_i_1_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
\ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_428,
      D => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902[7]_i_3_n_7\,
      Q => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7]\,
      R => ap_phi_reg_pp3_iter1_phi_ln215_reg_3902
    );
ap_sync_reg_channel_write_sorted_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222A00000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^sort_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I3 => sorted_1_i_full_n,
      I4 => sorted_0_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_sorted_0_reg
    );
ap_sync_reg_channel_write_sorted_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030747000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^sort_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I3 => sorted_1_i_full_n,
      I4 => sorted_0_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_sorted_0_reg_0
    );
\count[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5777"
    )
        port map (
      I0 => sorted_0_i_full_n,
      I1 => ap_done_reg_0,
      I2 => \^q\(1),
      I3 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I4 => ap_sync_reg_channel_write_sorted_0,
      O => full_n_reg
    );
\count[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5777"
    )
        port map (
      I0 => sorted_1_i_full_n,
      I1 => ap_done_reg_0,
      I2 => \^q\(1),
      I3 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I4 => ap_sync_reg_channel_write_sorted_0_reg_2,
      O => full_n_reg_0
    );
current_digit_V_U: entity work.design_1_huffman_encoding_0_1_sort_current_digifYi
     port map (
      D(2 downto 0) => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(2 downto 0),
      DOADO(3 downto 0) => digit_V_1_reg_7075(3 downto 0),
      Q(3 downto 0) => digit_V_reg_7014(3 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter4 => ap_enable_reg_pp2_iter4,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      current_digit_V_we0 => current_digit_V_we0,
      icmp_ln67_reg_7055 => icmp_ln67_reg_7055,
      icmp_ln879_2_fu_6847_p2 => icmp_ln879_2_fu_6847_p2,
      \icmp_ln879_2_reg_7092_reg[0]\(0) => digit_V_1_reg_7075_pp4_iter2_reg(3),
      \icmp_ln879_2_reg_7092_reg[0]_0\ => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      \icmp_ln879_2_reg_7092_reg[0]_1\(0) => p_0149_0_i_i_reg_4916(3),
      ram_reg(7 downto 3) => \^j7_0_i_i_reg_4718_reg[8]_0\(4 downto 0),
      ram_reg(2 downto 0) => j7_0_i_i_reg_4718_reg(2 downto 0),
      ram_reg_0(0) => ap_CS_fsm_pp4_stage0,
      ram_reg_1(7 downto 0) => zext_ln43_reg_6986_pp2_iter3_reg_reg(7 downto 0),
      ram_reg_2 => \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0]\
    );
\digit_V_1_reg_7075_pp4_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_1_reg_7075(0),
      Q => digit_V_1_reg_7075_pp4_iter2_reg(0),
      R => '0'
    );
\digit_V_1_reg_7075_pp4_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_1_reg_7075(1),
      Q => digit_V_1_reg_7075_pp4_iter2_reg(1),
      R => '0'
    );
\digit_V_1_reg_7075_pp4_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_1_reg_7075(2),
      Q => digit_V_1_reg_7075_pp4_iter2_reg(2),
      R => '0'
    );
\digit_V_1_reg_7075_pp4_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_1_reg_7075(3),
      Q => digit_V_1_reg_7075_pp4_iter2_reg(3),
      R => '0'
    );
\digit_V_reg_7014[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter3,
      I1 => icmp_ln40_reg_6977_pp2_iter2_reg,
      O => digit_V_reg_70140
    );
\digit_V_reg_7014_pp2_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_reg_7014(0),
      Q => digit_V_reg_7014_pp2_iter4_reg(0),
      R => '0'
    );
\digit_V_reg_7014_pp2_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_reg_7014(1),
      Q => digit_V_reg_7014_pp2_iter4_reg(1),
      R => '0'
    );
\digit_V_reg_7014_pp2_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_reg_7014(2),
      Q => digit_V_reg_7014_pp2_iter4_reg(2),
      R => '0'
    );
\digit_V_reg_7014_pp2_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => digit_V_reg_7014(3),
      Q => digit_V_reg_7014_pp2_iter4_reg(3),
      R => '0'
    );
\digit_V_reg_7014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_reg_70140,
      D => grp_fu_6695_p2(0),
      Q => digit_V_reg_7014(0),
      R => '0'
    );
\digit_V_reg_7014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_reg_70140,
      D => grp_fu_6695_p2(1),
      Q => digit_V_reg_7014(1),
      R => '0'
    );
\digit_V_reg_7014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_reg_70140,
      D => grp_fu_6695_p2(2),
      Q => digit_V_reg_7014(2),
      R => '0'
    );
\digit_V_reg_7014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_reg_70140,
      D => grp_fu_6695_p2(3),
      Q => digit_V_reg_7014(3),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(0),
      Q => digit_histogram_0_V_1_reg_664(0),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(1),
      Q => digit_histogram_0_V_1_reg_664(1),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(2),
      Q => digit_histogram_0_V_1_reg_664(2),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(3),
      Q => digit_histogram_0_V_1_reg_664(3),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(4),
      Q => digit_histogram_0_V_1_reg_664(4),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(5),
      Q => digit_histogram_0_V_1_reg_664(5),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(6),
      Q => digit_histogram_0_V_1_reg_664(6),
      R => '0'
    );
\digit_histogram_0_V_1_reg_664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_0_V_6_reg_3671(7),
      Q => digit_histogram_0_V_1_reg_664(7),
      R => '0'
    );
\digit_histogram_0_V_2_reg_853[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(4),
      I2 => i_0_i_i_reg_864_reg(0),
      I3 => i_0_i_i_reg_864_reg(1),
      I4 => i_0_i_i_reg_864_reg(3),
      I5 => i_0_i_i_reg_864_reg(2),
      O => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(0),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[0]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(1),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[1]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(2),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[2]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(3),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[3]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(4),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[4]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(5),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[5]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(6),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[6]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_2_reg_853_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_0_V_1_reg_664(7),
      Q => \digit_histogram_0_V_2_reg_853_reg_n_7_[7]\,
      R => digit_histogram_0_V_2_reg_853
    );
\digit_histogram_0_V_4_reg_1931[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(0),
      O => \digit_histogram_0_V_4_reg_1931[0]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(1),
      O => \digit_histogram_0_V_4_reg_1931[1]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(2),
      O => \digit_histogram_0_V_4_reg_1931[2]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(3),
      O => \digit_histogram_0_V_4_reg_1931[3]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(4),
      O => \digit_histogram_0_V_4_reg_1931[4]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(5),
      O => \digit_histogram_0_V_4_reg_1931[5]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(6),
      O => \digit_histogram_0_V_4_reg_1931[6]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_853_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_0_V_4_reg_1931(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(7),
      O => \digit_histogram_0_V_4_reg_1931[7]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[0]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(0),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[1]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(1),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[2]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(2),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[3]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(3),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[4]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(4),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[5]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(5),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[6]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(6),
      R => '0'
    );
\digit_histogram_0_V_4_reg_1931_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_0_V_4_reg_1931[7]_i_1_n_7\,
      Q => digit_histogram_0_V_4_reg_1931(7),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(0),
      O => \digit_histogram_0_V_5_reg_2791[0]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(1),
      O => \digit_histogram_0_V_5_reg_2791[1]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(2),
      O => \digit_histogram_0_V_5_reg_2791[2]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(3),
      O => \digit_histogram_0_V_5_reg_2791[3]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(4),
      O => \digit_histogram_0_V_5_reg_2791[4]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(5),
      O => \digit_histogram_0_V_5_reg_2791[5]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(6),
      O => \digit_histogram_0_V_5_reg_2791[6]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_0_V_5_reg_2791(7),
      O => \digit_histogram_0_V_5_reg_2791[7]_i_1_n_7\
    );
\digit_histogram_0_V_5_reg_2791[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_0_V_5_reg_2791[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(3),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(3),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2),
      O => \digit_histogram_0_V_5_reg_2791[7]_i_2_n_7\
    );
\digit_histogram_0_V_5_reg_2791[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(1),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      O => \digit_histogram_0_V_5_reg_2791[7]_i_3_n_7\
    );
\digit_histogram_0_V_5_reg_2791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[0]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(0),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[1]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(1),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[2]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(2),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[3]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(3),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[4]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(4),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[5]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(5),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[6]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(6),
      R => '0'
    );
\digit_histogram_0_V_5_reg_2791_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_0_V_5_reg_2791[7]_i_1_n_7\,
      Q => digit_histogram_0_V_5_reg_2791(7),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(0),
      O => \digit_histogram_0_V_6_reg_3671[0]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(1),
      O => \digit_histogram_0_V_6_reg_3671[1]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(2),
      O => \digit_histogram_0_V_6_reg_3671[2]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(3),
      O => \digit_histogram_0_V_6_reg_3671[3]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(4),
      O => \digit_histogram_0_V_6_reg_3671[4]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(5),
      O => \digit_histogram_0_V_6_reg_3671[5]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(6),
      O => \digit_histogram_0_V_6_reg_3671[6]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\,
      I2 => digit_histogram_0_V_4_reg_1931(7),
      O => \digit_histogram_0_V_6_reg_3671[7]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3671[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(2),
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_0_V_6_reg_3671[7]_i_2_n_7\
    );
\digit_histogram_0_V_6_reg_3671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[0]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(0),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[1]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(1),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[2]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(2),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[3]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(3),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[4]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(4),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[5]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(5),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[6]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(6),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_0_V_6_reg_3671[7]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3671(7),
      R => '0'
    );
\digit_histogram_0_V_reg_1942[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA47"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => icmp_ln879_reg_7022,
      I2 => tmp_i_reg_7027(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0)
    );
\digit_histogram_0_V_reg_1942[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBBEE50501144"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I1 => tmp_i_reg_7027(0),
      I2 => digit_histogram_0_V_reg_1942(0),
      I3 => tmp_i_reg_7027(1),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(1),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1)
    );
\digit_histogram_0_V_reg_1942[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln40_reg_6977_pp2_iter4_reg,
      I1 => ap_enable_reg_pp2_iter5,
      O => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[2]_i_2_n_7\,
      I2 => tmp_i_reg_7027(2),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(2),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2)
    );
\digit_histogram_0_V_reg_1942[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => tmp_i_reg_7027(0),
      I1 => digit_histogram_0_V_reg_1942(0),
      I2 => tmp_i_reg_7027(1),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(1),
      O => \digit_histogram_0_V_reg_1942[2]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[3]_i_2_n_7\,
      I2 => tmp_i_reg_7027(3),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(3),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3)
    );
\digit_histogram_0_V_reg_1942[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => tmp_i_reg_7027(1),
      I2 => \digit_histogram_0_V_reg_1942[3]_i_3_n_7\,
      I3 => tmp_i_reg_7027(2),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(2),
      O => \digit_histogram_0_V_reg_1942[3]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => icmp_ln879_reg_7022,
      I2 => tmp_i_reg_7027(0),
      O => \digit_histogram_0_V_reg_1942[3]_i_3_n_7\
    );
\digit_histogram_0_V_reg_1942[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[4]_i_2_n_7\,
      I2 => tmp_i_reg_7027(4),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(4),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4)
    );
\digit_histogram_0_V_reg_1942[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => tmp_i_reg_7027(2),
      I2 => \digit_histogram_0_V_reg_1942[2]_i_2_n_7\,
      I3 => tmp_i_reg_7027(3),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(3),
      O => \digit_histogram_0_V_reg_1942[4]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[5]_i_3_n_7\,
      I2 => tmp_i_reg_7027(5),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(5),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5)
    );
\digit_histogram_0_V_reg_1942[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln40_reg_6977_pp2_iter4_reg,
      I1 => ap_enable_reg_pp2_iter5,
      O => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => tmp_i_reg_7027(3),
      I2 => \digit_histogram_0_V_reg_1942[3]_i_2_n_7\,
      I3 => tmp_i_reg_7027(4),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(4),
      O => \digit_histogram_0_V_reg_1942[5]_i_3_n_7\
    );
\digit_histogram_0_V_reg_1942[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBE4414"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[7]_i_4_n_7\,
      I2 => tmp_i_reg_7027(6),
      I3 => icmp_ln879_reg_7022,
      I4 => digit_histogram_0_V_reg_1942(6),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6)
    );
\digit_histogram_0_V_reg_1942[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFEA40401540"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1942[7]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1942[7]_i_4_n_7\,
      I3 => tmp_i_reg_7027(7),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(7),
      O => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7)
    );
\digit_histogram_0_V_reg_1942[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln40_reg_6977_pp2_iter4_reg,
      I1 => ap_enable_reg_pp2_iter5,
      O => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1942[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => icmp_ln879_reg_7022,
      I2 => tmp_i_reg_7027(6),
      O => \digit_histogram_0_V_reg_1942[7]_i_3_n_7\
    );
\digit_histogram_0_V_reg_1942[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0000000C000"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => tmp_i_reg_7027(4),
      I2 => \digit_histogram_0_V_reg_1942[4]_i_2_n_7\,
      I3 => tmp_i_reg_7027(5),
      I4 => icmp_ln879_reg_7022,
      I5 => digit_histogram_0_V_reg_1942(5),
      O => \digit_histogram_0_V_reg_1942[7]_i_4_n_7\
    );
\digit_histogram_0_V_reg_1942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      Q => digit_histogram_0_V_reg_1942(0),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      Q => digit_histogram_0_V_reg_1942(1),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      Q => digit_histogram_0_V_reg_1942(2),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      Q => digit_histogram_0_V_reg_1942(3),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      Q => digit_histogram_0_V_reg_1942(4),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      Q => digit_histogram_0_V_reg_1942(5),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      Q => digit_histogram_0_V_reg_1942(6),
      R => ap_CS_fsm_state8
    );
\digit_histogram_0_V_reg_1942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      Q => digit_histogram_0_V_reg_1942(7),
      R => ap_CS_fsm_state8
    );
\digit_histogram_10_1_reg_743[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(1),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(0),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(2),
      O => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(0),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[0]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(1),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[1]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(2),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[2]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(3),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[3]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(4),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[4]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(5),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[5]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(6),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[6]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_1_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_10_s_reg_544(7),
      Q => \digit_histogram_10_1_reg_743_reg_n_7_[7]\,
      R => digit_histogram_10_1_reg_743
    );
\digit_histogram_10_3_reg_1821[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(0),
      O => \digit_histogram_10_3_reg_1821[0]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(1),
      O => \digit_histogram_10_3_reg_1821[1]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(2),
      O => \digit_histogram_10_3_reg_1821[2]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(3),
      O => \digit_histogram_10_3_reg_1821[3]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(4),
      O => \digit_histogram_10_3_reg_1821[4]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(5),
      O => \digit_histogram_10_3_reg_1821[5]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(6),
      O => \digit_histogram_10_3_reg_1821[6]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_743_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_10_3_reg_1821(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(7),
      O => \digit_histogram_10_3_reg_1821[7]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[0]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(0),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[1]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(1),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[2]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(2),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[3]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(3),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[4]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(4),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[5]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(5),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[6]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(6),
      R => '0'
    );
\digit_histogram_10_3_reg_1821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_10_3_reg_1821[7]_i_1_n_7\,
      Q => digit_histogram_10_3_reg_1821(7),
      R => '0'
    );
\digit_histogram_10_4_reg_2241[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(0),
      O => \digit_histogram_10_4_reg_2241[0]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(1),
      O => \digit_histogram_10_4_reg_2241[1]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(2),
      O => \digit_histogram_10_4_reg_2241[2]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(3),
      O => \digit_histogram_10_4_reg_2241[3]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(4),
      O => \digit_histogram_10_4_reg_2241[4]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(5),
      O => \digit_histogram_10_4_reg_2241[5]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(6),
      O => \digit_histogram_10_4_reg_2241[6]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_10_4_reg_2241(7),
      O => \digit_histogram_10_4_reg_2241[7]_i_1_n_7\
    );
\digit_histogram_10_4_reg_2241[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      O => \digit_histogram_10_4_reg_2241[7]_i_2_n_7\
    );
\digit_histogram_10_4_reg_2241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[0]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(0),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[1]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(1),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[2]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(2),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[3]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(3),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[4]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(4),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[5]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(5),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[6]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(6),
      R => '0'
    );
\digit_histogram_10_4_reg_2241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_10_4_reg_2241[7]_i_1_n_7\,
      Q => digit_histogram_10_4_reg_2241(7),
      R => '0'
    );
\digit_histogram_10_5_reg_3121[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(0),
      O => \digit_histogram_10_5_reg_3121[0]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(1),
      O => \digit_histogram_10_5_reg_3121[1]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(2),
      O => \digit_histogram_10_5_reg_3121[2]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(3),
      O => \digit_histogram_10_5_reg_3121[3]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(4),
      O => \digit_histogram_10_5_reg_3121[4]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(5),
      O => \digit_histogram_10_5_reg_3121[5]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(6),
      O => \digit_histogram_10_5_reg_3121[6]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\,
      I2 => digit_histogram_10_3_reg_1821(7),
      O => \digit_histogram_10_5_reg_3121[7]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3121[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(3),
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_10_5_reg_3121[7]_i_2_n_7\
    );
\digit_histogram_10_5_reg_3121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[0]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(0),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[1]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(1),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[2]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(2),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[3]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(3),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[4]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(4),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[5]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(5),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[6]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(6),
      R => '0'
    );
\digit_histogram_10_5_reg_3121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_10_5_reg_3121[7]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3121(7),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(0),
      Q => digit_histogram_10_s_reg_544(0),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(1),
      Q => digit_histogram_10_s_reg_544(1),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(2),
      Q => digit_histogram_10_s_reg_544(2),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(3),
      Q => digit_histogram_10_s_reg_544(3),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(4),
      Q => digit_histogram_10_s_reg_544(4),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(5),
      Q => digit_histogram_10_s_reg_544(5),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(6),
      Q => digit_histogram_10_s_reg_544(6),
      R => '0'
    );
\digit_histogram_10_s_reg_544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_10_5_reg_3121(7),
      Q => digit_histogram_10_s_reg_544(7),
      R => '0'
    );
\digit_histogram_11_1_reg_732[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(1),
      I3 => i_0_i_i_reg_864_reg(2),
      I4 => i_0_i_i_reg_864_reg(3),
      O => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(0),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[0]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(1),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[1]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(2),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[2]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(3),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[3]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(4),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[4]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(5),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[5]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(6),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[6]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_1_reg_732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_11_s_reg_532(7),
      Q => \digit_histogram_11_1_reg_732_reg_n_7_[7]\,
      R => digit_histogram_11_1_reg_732
    );
\digit_histogram_11_3_reg_1810[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(0),
      O => \digit_histogram_11_3_reg_1810[0]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(1),
      O => \digit_histogram_11_3_reg_1810[1]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(2),
      O => \digit_histogram_11_3_reg_1810[2]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(3),
      O => \digit_histogram_11_3_reg_1810[3]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(4),
      O => \digit_histogram_11_3_reg_1810[4]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(5),
      O => \digit_histogram_11_3_reg_1810[5]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(6),
      O => \digit_histogram_11_3_reg_1810[6]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_732_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_11_3_reg_1810(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(7),
      O => \digit_histogram_11_3_reg_1810[7]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[0]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(0),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[1]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(1),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[2]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(2),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[3]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(3),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[4]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(4),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[5]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(5),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[6]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(6),
      R => '0'
    );
\digit_histogram_11_3_reg_1810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_11_3_reg_1810[7]_i_1_n_7\,
      Q => digit_histogram_11_3_reg_1810(7),
      R => '0'
    );
\digit_histogram_11_4_reg_2186[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(0),
      O => \digit_histogram_11_4_reg_2186[0]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(1),
      O => \digit_histogram_11_4_reg_2186[1]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(2),
      O => \digit_histogram_11_4_reg_2186[2]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(3),
      O => \digit_histogram_11_4_reg_2186[3]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(4),
      O => \digit_histogram_11_4_reg_2186[4]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(5),
      O => \digit_histogram_11_4_reg_2186[5]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(6),
      O => \digit_histogram_11_4_reg_2186[6]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_11_4_reg_2186(7),
      O => \digit_histogram_11_4_reg_2186[7]_i_1_n_7\
    );
\digit_histogram_11_4_reg_2186[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_11_4_reg_2186[7]_i_2_n_7\
    );
\digit_histogram_11_4_reg_2186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[0]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(0),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[1]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(1),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[2]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(2),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[3]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(3),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[4]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(4),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[5]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(5),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[6]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(6),
      R => '0'
    );
\digit_histogram_11_4_reg_2186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_11_4_reg_2186[7]_i_1_n_7\,
      Q => digit_histogram_11_4_reg_2186(7),
      R => '0'
    );
\digit_histogram_11_5_reg_3066[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(0),
      O => \digit_histogram_11_5_reg_3066[0]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(1),
      O => \digit_histogram_11_5_reg_3066[1]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(2),
      O => \digit_histogram_11_5_reg_3066[2]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(3),
      O => \digit_histogram_11_5_reg_3066[3]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(4),
      O => \digit_histogram_11_5_reg_3066[4]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(5),
      O => \digit_histogram_11_5_reg_3066[5]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(6),
      O => \digit_histogram_11_5_reg_3066[6]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\,
      I2 => digit_histogram_11_3_reg_1810(7),
      O => \digit_histogram_11_5_reg_3066[7]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3066[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(1),
      I1 => p_091_0_i_i_reg_1954(0),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(3),
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_11_5_reg_3066[7]_i_2_n_7\
    );
\digit_histogram_11_5_reg_3066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[0]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(0),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[1]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(1),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[2]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(2),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[3]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(3),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[4]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(4),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[5]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(5),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[6]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(6),
      R => '0'
    );
\digit_histogram_11_5_reg_3066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_11_5_reg_3066[7]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3066(7),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(0),
      Q => digit_histogram_11_s_reg_532(0),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(1),
      Q => digit_histogram_11_s_reg_532(1),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(2),
      Q => digit_histogram_11_s_reg_532(2),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(3),
      Q => digit_histogram_11_s_reg_532(3),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(4),
      Q => digit_histogram_11_s_reg_532(4),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(5),
      Q => digit_histogram_11_s_reg_532(5),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(6),
      Q => digit_histogram_11_s_reg_532(6),
      R => '0'
    );
\digit_histogram_11_s_reg_532_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_11_5_reg_3066(7),
      Q => digit_histogram_11_s_reg_532(7),
      R => '0'
    );
\digit_histogram_12_1_reg_721[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(0),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[0]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(1),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[1]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(2),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[2]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(3),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[3]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(4),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[4]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(5),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[5]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(6),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[6]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_1_reg_721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_12_s_reg_520(7),
      Q => \digit_histogram_12_1_reg_721_reg_n_7_[7]\,
      R => digit_histogram_12_1_reg_721
    );
\digit_histogram_12_3_reg_1799[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(0),
      O => \digit_histogram_12_3_reg_1799[0]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(1),
      O => \digit_histogram_12_3_reg_1799[1]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(2),
      O => \digit_histogram_12_3_reg_1799[2]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(3),
      O => \digit_histogram_12_3_reg_1799[3]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(4),
      O => \digit_histogram_12_3_reg_1799[4]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(5),
      O => \digit_histogram_12_3_reg_1799[5]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(6),
      O => \digit_histogram_12_3_reg_1799[6]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_721_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_12_3_reg_1799(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(7),
      O => \digit_histogram_12_3_reg_1799[7]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[0]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(0),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[1]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(1),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[2]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(2),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[3]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(3),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[4]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(4),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[5]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(5),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[6]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(6),
      R => '0'
    );
\digit_histogram_12_3_reg_1799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_12_3_reg_1799[7]_i_1_n_7\,
      Q => digit_histogram_12_3_reg_1799(7),
      R => '0'
    );
\digit_histogram_12_4_reg_2131[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(0),
      O => \digit_histogram_12_4_reg_2131[0]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(1),
      O => \digit_histogram_12_4_reg_2131[1]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(2),
      O => \digit_histogram_12_4_reg_2131[2]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(3),
      O => \digit_histogram_12_4_reg_2131[3]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(4),
      O => \digit_histogram_12_4_reg_2131[4]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(5),
      O => \digit_histogram_12_4_reg_2131[5]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(6),
      O => \digit_histogram_12_4_reg_2131[6]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_12_4_reg_2131(7),
      O => \digit_histogram_12_4_reg_2131[7]_i_1_n_7\
    );
\digit_histogram_12_4_reg_2131[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000088808"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_14_4_reg_2021[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_12_4_reg_2131[7]_i_2_n_7\
    );
\digit_histogram_12_4_reg_2131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[0]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(0),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[1]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(1),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[2]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(2),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[3]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(3),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[4]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(4),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[5]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(5),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[6]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(6),
      R => '0'
    );
\digit_histogram_12_4_reg_2131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_12_4_reg_2131[7]_i_1_n_7\,
      Q => digit_histogram_12_4_reg_2131(7),
      R => '0'
    );
\digit_histogram_12_5_reg_3011[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(0),
      O => \digit_histogram_12_5_reg_3011[0]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(1),
      O => \digit_histogram_12_5_reg_3011[1]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(2),
      O => \digit_histogram_12_5_reg_3011[2]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(3),
      O => \digit_histogram_12_5_reg_3011[3]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(4),
      O => \digit_histogram_12_5_reg_3011[4]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(5),
      O => \digit_histogram_12_5_reg_3011[5]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(6),
      O => \digit_histogram_12_5_reg_3011[6]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\,
      I2 => digit_histogram_12_3_reg_1799(7),
      O => \digit_histogram_12_5_reg_3011[7]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3011[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_12_5_reg_3011[7]_i_2_n_7\
    );
\digit_histogram_12_5_reg_3011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[0]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(0),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[1]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(1),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[2]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(2),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[3]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(3),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[4]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(4),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[5]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(5),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[6]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(6),
      R => '0'
    );
\digit_histogram_12_5_reg_3011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_12_5_reg_3011[7]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3011(7),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(0),
      Q => digit_histogram_12_s_reg_520(0),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(1),
      Q => digit_histogram_12_s_reg_520(1),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(2),
      Q => digit_histogram_12_s_reg_520(2),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(3),
      Q => digit_histogram_12_s_reg_520(3),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(4),
      Q => digit_histogram_12_s_reg_520(4),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(5),
      Q => digit_histogram_12_s_reg_520(5),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(6),
      Q => digit_histogram_12_s_reg_520(6),
      R => '0'
    );
\digit_histogram_12_s_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_12_5_reg_3011(7),
      Q => digit_histogram_12_s_reg_520(7),
      R => '0'
    );
\digit_histogram_13_1_reg_710[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(0),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[0]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(1),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[1]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(2),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[2]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(3),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[3]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(4),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[4]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(5),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[5]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(6),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[6]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_1_reg_710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_13_s_reg_508(7),
      Q => \digit_histogram_13_1_reg_710_reg_n_7_[7]\,
      R => digit_histogram_13_1_reg_710
    );
\digit_histogram_13_3_reg_1788[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(0),
      O => \digit_histogram_13_3_reg_1788[0]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(1),
      O => \digit_histogram_13_3_reg_1788[1]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(2),
      O => \digit_histogram_13_3_reg_1788[2]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(3),
      O => \digit_histogram_13_3_reg_1788[3]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(4),
      O => \digit_histogram_13_3_reg_1788[4]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(5),
      O => \digit_histogram_13_3_reg_1788[5]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(6),
      O => \digit_histogram_13_3_reg_1788[6]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_710_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_13_3_reg_1788(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(7),
      O => \digit_histogram_13_3_reg_1788[7]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[0]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(0),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[1]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(1),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[2]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(2),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[3]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(3),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[4]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(4),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[5]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(5),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[6]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(6),
      R => '0'
    );
\digit_histogram_13_3_reg_1788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_13_3_reg_1788[7]_i_1_n_7\,
      Q => digit_histogram_13_3_reg_1788(7),
      R => '0'
    );
\digit_histogram_13_4_reg_2076[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(0),
      O => \digit_histogram_13_4_reg_2076[0]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(1),
      O => \digit_histogram_13_4_reg_2076[1]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(2),
      O => \digit_histogram_13_4_reg_2076[2]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(3),
      O => \digit_histogram_13_4_reg_2076[3]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(4),
      O => \digit_histogram_13_4_reg_2076[4]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(5),
      O => \digit_histogram_13_4_reg_2076[5]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(6),
      O => \digit_histogram_13_4_reg_2076[6]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_13_4_reg_2076(7),
      O => \digit_histogram_13_4_reg_2076[7]_i_1_n_7\
    );
\digit_histogram_13_4_reg_2076[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880800000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_14_4_reg_2021[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_13_4_reg_2076[7]_i_2_n_7\
    );
\digit_histogram_13_4_reg_2076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[0]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(0),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[1]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(1),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[2]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(2),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[3]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(3),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[4]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(4),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[5]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(5),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[6]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(6),
      R => '0'
    );
\digit_histogram_13_4_reg_2076_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_13_4_reg_2076[7]_i_1_n_7\,
      Q => digit_histogram_13_4_reg_2076(7),
      R => '0'
    );
\digit_histogram_13_5_reg_2956[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(0),
      O => \digit_histogram_13_5_reg_2956[0]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(1),
      O => \digit_histogram_13_5_reg_2956[1]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(2),
      O => \digit_histogram_13_5_reg_2956[2]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(3),
      O => \digit_histogram_13_5_reg_2956[3]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(4),
      O => \digit_histogram_13_5_reg_2956[4]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(5),
      O => \digit_histogram_13_5_reg_2956[5]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(6),
      O => \digit_histogram_13_5_reg_2956[6]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\,
      I2 => digit_histogram_13_3_reg_1788(7),
      O => \digit_histogram_13_5_reg_2956[7]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2956[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_13_5_reg_2956[7]_i_2_n_7\
    );
\digit_histogram_13_5_reg_2956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[0]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(0),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[1]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(1),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[2]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(2),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[3]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(3),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[4]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(4),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[5]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(5),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[6]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(6),
      R => '0'
    );
\digit_histogram_13_5_reg_2956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_13_5_reg_2956[7]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2956(7),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(0),
      Q => digit_histogram_13_s_reg_508(0),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(1),
      Q => digit_histogram_13_s_reg_508(1),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(2),
      Q => digit_histogram_13_s_reg_508(2),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(3),
      Q => digit_histogram_13_s_reg_508(3),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(4),
      Q => digit_histogram_13_s_reg_508(4),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(5),
      Q => digit_histogram_13_s_reg_508(5),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(6),
      Q => digit_histogram_13_s_reg_508(6),
      R => '0'
    );
\digit_histogram_13_s_reg_508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_13_5_reg_2956(7),
      Q => digit_histogram_13_s_reg_508(7),
      R => '0'
    );
\digit_histogram_14_1_reg_699[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(1),
      I1 => i_0_i_i_reg_864_reg(3),
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => ap_CS_fsm_state7,
      I4 => i_0_i_i_reg_864_reg(0),
      O => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => ap_NS_fsm154_out,
      O => i_0_i_i_reg_864
    );
\digit_histogram_14_1_reg_699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(0),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[0]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(1),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[1]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(2),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[2]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(3),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[3]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(4),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[4]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(5),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[5]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(6),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[6]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_1_reg_699_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_14_s_reg_496(7),
      Q => \digit_histogram_14_1_reg_699_reg_n_7_[7]\,
      R => digit_histogram_14_1_reg_699
    );
\digit_histogram_14_3_reg_1777[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(0),
      O => \digit_histogram_14_3_reg_1777[0]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(1),
      O => \digit_histogram_14_3_reg_1777[1]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(2),
      O => \digit_histogram_14_3_reg_1777[2]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(3),
      O => \digit_histogram_14_3_reg_1777[3]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(4),
      O => \digit_histogram_14_3_reg_1777[4]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(5),
      O => \digit_histogram_14_3_reg_1777[5]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(6),
      O => \digit_histogram_14_3_reg_1777[6]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_699_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_14_3_reg_1777(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(7),
      O => \digit_histogram_14_3_reg_1777[7]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[0]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(0),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[1]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(1),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[2]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(2),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[3]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(3),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[4]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(4),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[5]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(5),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[6]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(6),
      R => '0'
    );
\digit_histogram_14_3_reg_1777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_14_3_reg_1777[7]_i_1_n_7\,
      Q => digit_histogram_14_3_reg_1777(7),
      R => '0'
    );
\digit_histogram_14_4_reg_2021[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(0),
      O => \digit_histogram_14_4_reg_2021[0]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(1),
      O => \digit_histogram_14_4_reg_2021[1]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(2),
      O => \digit_histogram_14_4_reg_2021[2]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(3),
      O => \digit_histogram_14_4_reg_2021[3]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(4),
      O => \digit_histogram_14_4_reg_2021[4]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(5),
      O => \digit_histogram_14_4_reg_2021[5]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(6),
      O => \digit_histogram_14_4_reg_2021[6]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_14_4_reg_2021(7),
      O => \digit_histogram_14_4_reg_2021[7]_i_1_n_7\
    );
\digit_histogram_14_4_reg_2021[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008880800000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_14_4_reg_2021[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      O => \digit_histogram_14_4_reg_2021[7]_i_2_n_7\
    );
\digit_histogram_14_4_reg_2021[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(3),
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => digit_V_reg_7014_pp2_iter4_reg(2),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_14_4_reg_2021[7]_i_3_n_7\
    );
\digit_histogram_14_4_reg_2021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[0]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(0),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[1]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(1),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[2]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(2),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[3]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(3),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[4]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(4),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[5]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(5),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[6]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(6),
      R => '0'
    );
\digit_histogram_14_4_reg_2021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_14_4_reg_2021[7]_i_1_n_7\,
      Q => digit_histogram_14_4_reg_2021(7),
      R => '0'
    );
\digit_histogram_14_5_reg_2901[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(0),
      O => \digit_histogram_14_5_reg_2901[0]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(1),
      O => \digit_histogram_14_5_reg_2901[1]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(2),
      O => \digit_histogram_14_5_reg_2901[2]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(3),
      O => \digit_histogram_14_5_reg_2901[3]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(4),
      O => \digit_histogram_14_5_reg_2901[4]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(5),
      O => \digit_histogram_14_5_reg_2901[5]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(6),
      O => \digit_histogram_14_5_reg_2901[6]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\,
      I2 => digit_histogram_14_3_reg_1777(7),
      O => \digit_histogram_14_5_reg_2901[7]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2901[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => p_091_0_i_i_reg_1954(2),
      I3 => p_091_0_i_i_reg_1954(0),
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_14_5_reg_2901[7]_i_2_n_7\
    );
\digit_histogram_14_5_reg_2901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[0]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(0),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[1]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(1),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[2]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(2),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[3]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(3),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[4]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(4),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[5]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(5),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[6]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(6),
      R => '0'
    );
\digit_histogram_14_5_reg_2901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_14_5_reg_2901[7]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2901(7),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(0),
      Q => digit_histogram_14_s_reg_496(0),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(1),
      Q => digit_histogram_14_s_reg_496(1),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(2),
      Q => digit_histogram_14_s_reg_496(2),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(3),
      Q => digit_histogram_14_s_reg_496(3),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(4),
      Q => digit_histogram_14_s_reg_496(4),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(5),
      Q => digit_histogram_14_s_reg_496(5),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(6),
      Q => digit_histogram_14_s_reg_496(6),
      R => '0'
    );
\digit_histogram_14_s_reg_496_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_14_5_reg_2901(7),
      Q => digit_histogram_14_s_reg_496(7),
      R => '0'
    );
\digit_histogram_15_1_reg_688[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(3),
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(1),
      I4 => i_0_i_i_reg_864_reg(0),
      O => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_0_i_i_reg_864,
      I1 => i_0_i_i_reg_864_reg(0),
      I2 => i_0_i_i_reg_864_reg(1),
      I3 => i_0_i_i_reg_864_reg(2),
      I4 => i_0_i_i_reg_864_reg(3),
      I5 => ap_CS_fsm_state7,
      O => \digit_histogram_15_1_reg_688[7]_i_2_n_7\
    );
\digit_histogram_15_1_reg_688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(0),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[0]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(1),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[1]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(2),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[2]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(3),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[3]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(4),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[4]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(5),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[5]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(6),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[6]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_1_reg_688_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_688[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_484(7),
      Q => \digit_histogram_15_1_reg_688_reg_n_7_[7]\,
      R => digit_histogram_15_1_reg_688
    );
\digit_histogram_15_3_reg_1766[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(0),
      O => \digit_histogram_15_3_reg_1766[0]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(1),
      O => \digit_histogram_15_3_reg_1766[1]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(2),
      O => \digit_histogram_15_3_reg_1766[2]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(3),
      O => \digit_histogram_15_3_reg_1766[3]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(4),
      O => \digit_histogram_15_3_reg_1766[4]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(5),
      O => \digit_histogram_15_3_reg_1766[5]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(6),
      O => \digit_histogram_15_3_reg_1766[6]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_688_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_15_3_reg_1766(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(7),
      O => \digit_histogram_15_3_reg_1766[7]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[0]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(0),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[1]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(1),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[2]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(2),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[3]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(3),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[4]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(4),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[5]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(5),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[6]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(6),
      R => '0'
    );
\digit_histogram_15_3_reg_1766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_15_3_reg_1766[7]_i_1_n_7\,
      Q => digit_histogram_15_3_reg_1766(7),
      R => '0'
    );
\digit_histogram_15_4_reg_1966[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(0),
      O => \digit_histogram_15_4_reg_1966[0]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(1),
      O => \digit_histogram_15_4_reg_1966[1]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(2),
      O => \digit_histogram_15_4_reg_1966[2]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(3),
      O => \digit_histogram_15_4_reg_1966[3]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(4),
      O => \digit_histogram_15_4_reg_1966[4]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(5),
      O => \digit_histogram_15_4_reg_1966[5]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(6),
      O => \digit_histogram_15_4_reg_1966[6]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_15_4_reg_1966(7),
      O => \digit_histogram_15_4_reg_1966[7]_i_1_n_7\
    );
\digit_histogram_15_4_reg_1966[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54040000FFFFFFFF"
    )
        port map (
      I0 => \digit_histogram_3_V_4_reg_2626[7]_i_3_n_7\,
      I1 => digit_V_reg_7014_pp2_iter4_reg(3),
      I2 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I3 => p_091_0_i_i_reg_1954(3),
      I4 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2),
      I5 => current_digit_V_we0,
      O => \digit_histogram_15_4_reg_1966[7]_i_2_n_7\
    );
\digit_histogram_15_4_reg_1966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[0]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(0),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[1]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(1),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[2]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(2),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[3]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(3),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[4]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(4),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[5]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(5),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[6]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(6),
      R => '0'
    );
\digit_histogram_15_4_reg_1966_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_15_4_reg_1966[7]_i_1_n_7\,
      Q => digit_histogram_15_4_reg_1966(7),
      R => '0'
    );
\digit_histogram_15_5_reg_2846[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(0),
      O => \digit_histogram_15_5_reg_2846[0]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(1),
      O => \digit_histogram_15_5_reg_2846[1]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(2),
      O => \digit_histogram_15_5_reg_2846[2]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(3),
      O => \digit_histogram_15_5_reg_2846[3]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(4),
      O => \digit_histogram_15_5_reg_2846[4]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(5),
      O => \digit_histogram_15_5_reg_2846[5]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(6),
      O => \digit_histogram_15_5_reg_2846[6]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\,
      I2 => digit_histogram_15_3_reg_1766(7),
      O => \digit_histogram_15_5_reg_2846[7]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2846[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555555"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => p_091_0_i_i_reg_1954(2),
      I3 => p_091_0_i_i_reg_1954(0),
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_15_5_reg_2846[7]_i_2_n_7\
    );
\digit_histogram_15_5_reg_2846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[0]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(0),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[1]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(1),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[2]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(2),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[3]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(3),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[4]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(4),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[5]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(5),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[6]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(6),
      R => '0'
    );
\digit_histogram_15_5_reg_2846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_15_5_reg_2846[7]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2846(7),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(0),
      Q => digit_histogram_15_s_reg_484(0),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(1),
      Q => digit_histogram_15_s_reg_484(1),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(2),
      Q => digit_histogram_15_s_reg_484(2),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(3),
      Q => digit_histogram_15_s_reg_484(3),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(4),
      Q => digit_histogram_15_s_reg_484(4),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(5),
      Q => digit_histogram_15_s_reg_484(5),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(6),
      Q => digit_histogram_15_s_reg_484(6),
      R => '0'
    );
\digit_histogram_15_s_reg_484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_15_5_reg_2846(7),
      Q => digit_histogram_15_s_reg_484(7),
      R => '0'
    );
\digit_histogram_1_V_1_reg_842[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(1),
      I1 => i_0_i_i_reg_864_reg(3),
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(0),
      I4 => ap_CS_fsm_state7,
      O => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(0),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[0]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(1),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[1]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(2),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[2]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(3),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[3]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(4),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[4]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(5),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[5]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(6),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[6]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_1_reg_842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_1_V_reg_652(7),
      Q => \digit_histogram_1_V_1_reg_842_reg_n_7_[7]\,
      R => digit_histogram_1_V_1_reg_842
    );
\digit_histogram_1_V_3_reg_1920[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(0),
      O => \digit_histogram_1_V_3_reg_1920[0]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(1),
      O => \digit_histogram_1_V_3_reg_1920[1]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(2),
      O => \digit_histogram_1_V_3_reg_1920[2]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(3),
      O => \digit_histogram_1_V_3_reg_1920[3]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(4),
      O => \digit_histogram_1_V_3_reg_1920[4]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(5),
      O => \digit_histogram_1_V_3_reg_1920[5]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(6),
      O => \digit_histogram_1_V_3_reg_1920[6]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_842_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_1_V_3_reg_1920(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(7),
      O => \digit_histogram_1_V_3_reg_1920[7]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[0]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(0),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[1]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(1),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[2]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(2),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[3]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(3),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[4]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(4),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[5]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(5),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[6]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(6),
      R => '0'
    );
\digit_histogram_1_V_3_reg_1920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_1_V_3_reg_1920[7]_i_1_n_7\,
      Q => digit_histogram_1_V_3_reg_1920(7),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(0),
      O => \digit_histogram_1_V_4_reg_2736[0]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(1),
      O => \digit_histogram_1_V_4_reg_2736[1]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(2),
      O => \digit_histogram_1_V_4_reg_2736[2]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(3),
      O => \digit_histogram_1_V_4_reg_2736[3]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(4),
      O => \digit_histogram_1_V_4_reg_2736[4]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(5),
      O => \digit_histogram_1_V_4_reg_2736[5]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(6),
      O => \digit_histogram_1_V_4_reg_2736[6]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_1_V_4_reg_2736(7),
      O => \digit_histogram_1_V_4_reg_2736[7]_i_1_n_7\
    );
\digit_histogram_1_V_4_reg_2736[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_1_V_4_reg_2736[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(3),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(3),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2),
      O => \digit_histogram_1_V_4_reg_2736[7]_i_2_n_7\
    );
\digit_histogram_1_V_4_reg_2736[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(1),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      O => \digit_histogram_1_V_4_reg_2736[7]_i_3_n_7\
    );
\digit_histogram_1_V_4_reg_2736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[0]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(0),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[1]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(1),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[2]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(2),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[3]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(3),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[4]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(4),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[5]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(5),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[6]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(6),
      R => '0'
    );
\digit_histogram_1_V_4_reg_2736_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_1_V_4_reg_2736[7]_i_1_n_7\,
      Q => digit_histogram_1_V_4_reg_2736(7),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(0),
      O => \digit_histogram_1_V_5_reg_3616[0]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(1),
      O => \digit_histogram_1_V_5_reg_3616[1]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(2),
      O => \digit_histogram_1_V_5_reg_3616[2]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(3),
      O => \digit_histogram_1_V_5_reg_3616[3]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(4),
      O => \digit_histogram_1_V_5_reg_3616[4]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(5),
      O => \digit_histogram_1_V_5_reg_3616[5]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(6),
      O => \digit_histogram_1_V_5_reg_3616[6]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\,
      I2 => digit_histogram_1_V_3_reg_1920(7),
      O => \digit_histogram_1_V_5_reg_3616[7]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3616[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(2),
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_1_V_5_reg_3616[7]_i_2_n_7\
    );
\digit_histogram_1_V_5_reg_3616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[0]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(0),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[1]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(1),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[2]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(2),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[3]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(3),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[4]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(4),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[5]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(5),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[6]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(6),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_1_V_5_reg_3616[7]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3616(7),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(0),
      Q => digit_histogram_1_V_reg_652(0),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(1),
      Q => digit_histogram_1_V_reg_652(1),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(2),
      Q => digit_histogram_1_V_reg_652(2),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(3),
      Q => digit_histogram_1_V_reg_652(3),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(4),
      Q => digit_histogram_1_V_reg_652(4),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(5),
      Q => digit_histogram_1_V_reg_652(5),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(6),
      Q => digit_histogram_1_V_reg_652(6),
      R => '0'
    );
\digit_histogram_1_V_reg_652_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_1_V_5_reg_3616(7),
      Q => digit_histogram_1_V_reg_652(7),
      R => '0'
    );
\digit_histogram_2_V_1_reg_831[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(2),
      I2 => i_0_i_i_reg_864_reg(3),
      I3 => i_0_i_i_reg_864_reg(1),
      I4 => i_0_i_i_reg_864_reg(0),
      O => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(0),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[0]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(1),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[1]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(2),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[2]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(3),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[3]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(4),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[4]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(5),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[5]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(6),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[6]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_1_reg_831_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_2_V_reg_640(7),
      Q => \digit_histogram_2_V_1_reg_831_reg_n_7_[7]\,
      R => digit_histogram_2_V_1_reg_831
    );
\digit_histogram_2_V_3_reg_1909[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(0),
      O => \digit_histogram_2_V_3_reg_1909[0]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(1),
      O => \digit_histogram_2_V_3_reg_1909[1]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(2),
      O => \digit_histogram_2_V_3_reg_1909[2]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(3),
      O => \digit_histogram_2_V_3_reg_1909[3]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(4),
      O => \digit_histogram_2_V_3_reg_1909[4]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(5),
      O => \digit_histogram_2_V_3_reg_1909[5]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(6),
      O => \digit_histogram_2_V_3_reg_1909[6]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_831_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_2_V_3_reg_1909(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(7),
      O => \digit_histogram_2_V_3_reg_1909[7]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[0]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(0),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[1]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(1),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[2]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(2),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[3]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(3),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[4]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(4),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[5]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(5),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[6]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(6),
      R => '0'
    );
\digit_histogram_2_V_3_reg_1909_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_2_V_3_reg_1909[7]_i_1_n_7\,
      Q => digit_histogram_2_V_3_reg_1909(7),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(0),
      O => \digit_histogram_2_V_4_reg_2681[0]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(1),
      O => \digit_histogram_2_V_4_reg_2681[1]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(2),
      O => \digit_histogram_2_V_4_reg_2681[2]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(3),
      O => \digit_histogram_2_V_4_reg_2681[3]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(4),
      O => \digit_histogram_2_V_4_reg_2681[4]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(5),
      O => \digit_histogram_2_V_4_reg_2681[5]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(6),
      O => \digit_histogram_2_V_4_reg_2681[6]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_2_V_4_reg_2681(7),
      O => \digit_histogram_2_V_4_reg_2681[7]_i_1_n_7\
    );
\digit_histogram_2_V_4_reg_2681[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_2_V_4_reg_2681[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      O => \digit_histogram_2_V_4_reg_2681[7]_i_2_n_7\
    );
\digit_histogram_2_V_4_reg_2681[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(3),
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => digit_V_reg_7014_pp2_iter4_reg(2),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_2_V_4_reg_2681[7]_i_3_n_7\
    );
\digit_histogram_2_V_4_reg_2681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[0]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(0),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[1]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(1),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[2]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(2),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[3]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(3),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[4]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(4),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[5]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(5),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[6]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(6),
      R => '0'
    );
\digit_histogram_2_V_4_reg_2681_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_2_V_4_reg_2681[7]_i_1_n_7\,
      Q => digit_histogram_2_V_4_reg_2681(7),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(0),
      O => \digit_histogram_2_V_5_reg_3561[0]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(1),
      O => \digit_histogram_2_V_5_reg_3561[1]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(2),
      O => \digit_histogram_2_V_5_reg_3561[2]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(3),
      O => \digit_histogram_2_V_5_reg_3561[3]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(4),
      O => \digit_histogram_2_V_5_reg_3561[4]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(5),
      O => \digit_histogram_2_V_5_reg_3561[5]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(6),
      O => \digit_histogram_2_V_5_reg_3561[6]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\,
      I2 => digit_histogram_2_V_3_reg_1909(7),
      O => \digit_histogram_2_V_5_reg_3561[7]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3561[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => p_091_0_i_i_reg_1954(2),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(3),
      O => \digit_histogram_2_V_5_reg_3561[7]_i_2_n_7\
    );
\digit_histogram_2_V_5_reg_3561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[0]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(0),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[1]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(1),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[2]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(2),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[3]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(3),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[4]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(4),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[5]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(5),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[6]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(6),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3561_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_2_V_5_reg_3561[7]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3561(7),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(0),
      Q => digit_histogram_2_V_reg_640(0),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(1),
      Q => digit_histogram_2_V_reg_640(1),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(2),
      Q => digit_histogram_2_V_reg_640(2),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(3),
      Q => digit_histogram_2_V_reg_640(3),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(4),
      Q => digit_histogram_2_V_reg_640(4),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(5),
      Q => digit_histogram_2_V_reg_640(5),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(6),
      Q => digit_histogram_2_V_reg_640(6),
      R => '0'
    );
\digit_histogram_2_V_reg_640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_2_V_5_reg_3561(7),
      Q => digit_histogram_2_V_reg_640(7),
      R => '0'
    );
\digit_histogram_3_V_1_reg_820[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(0),
      I2 => i_0_i_i_reg_864_reg(1),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(2),
      O => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(0),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[0]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(1),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[1]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(2),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[2]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(3),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[3]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(4),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[4]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(5),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[5]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(6),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[6]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_1_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_3_V_reg_628(7),
      Q => \digit_histogram_3_V_1_reg_820_reg_n_7_[7]\,
      R => digit_histogram_3_V_1_reg_820
    );
\digit_histogram_3_V_3_reg_1898[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(0),
      O => \digit_histogram_3_V_3_reg_1898[0]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(1),
      O => \digit_histogram_3_V_3_reg_1898[1]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(2),
      O => \digit_histogram_3_V_3_reg_1898[2]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(3),
      O => \digit_histogram_3_V_3_reg_1898[3]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(4),
      O => \digit_histogram_3_V_3_reg_1898[4]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(5),
      O => \digit_histogram_3_V_3_reg_1898[5]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(6),
      O => \digit_histogram_3_V_3_reg_1898[6]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_820_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_3_V_3_reg_1898(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(7),
      O => \digit_histogram_3_V_3_reg_1898[7]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[0]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(0),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[1]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(1),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[2]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(2),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[3]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(3),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[4]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(4),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[5]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(5),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[6]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(6),
      R => '0'
    );
\digit_histogram_3_V_3_reg_1898_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_3_V_3_reg_1898[7]_i_1_n_7\,
      Q => digit_histogram_3_V_3_reg_1898(7),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(0),
      O => \digit_histogram_3_V_4_reg_2626[0]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(1),
      O => \digit_histogram_3_V_4_reg_2626[1]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(2),
      O => \digit_histogram_3_V_4_reg_2626[2]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(3),
      O => \digit_histogram_3_V_4_reg_2626[3]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(4),
      O => \digit_histogram_3_V_4_reg_2626[4]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(5),
      O => \digit_histogram_3_V_4_reg_2626[5]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(6),
      O => \digit_histogram_3_V_4_reg_2626[6]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_3_V_4_reg_2626(7),
      O => \digit_histogram_3_V_4_reg_2626[7]_i_1_n_7\
    );
\digit_histogram_3_V_4_reg_2626[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_3_V_4_reg_2626[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(3),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(3),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2),
      O => \digit_histogram_3_V_4_reg_2626[7]_i_2_n_7\
    );
\digit_histogram_3_V_4_reg_2626[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(1),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      O => \digit_histogram_3_V_4_reg_2626[7]_i_3_n_7\
    );
\digit_histogram_3_V_4_reg_2626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[0]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(0),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[1]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(1),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[2]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(2),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[3]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(3),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[4]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(4),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[5]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(5),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[6]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(6),
      R => '0'
    );
\digit_histogram_3_V_4_reg_2626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_3_V_4_reg_2626[7]_i_1_n_7\,
      Q => digit_histogram_3_V_4_reg_2626(7),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(0),
      O => \digit_histogram_3_V_5_reg_3506[0]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(1),
      O => \digit_histogram_3_V_5_reg_3506[1]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(2),
      O => \digit_histogram_3_V_5_reg_3506[2]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(3),
      O => \digit_histogram_3_V_5_reg_3506[3]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(4),
      O => \digit_histogram_3_V_5_reg_3506[4]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(5),
      O => \digit_histogram_3_V_5_reg_3506[5]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(6),
      O => \digit_histogram_3_V_5_reg_3506[6]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\,
      I2 => digit_histogram_3_V_3_reg_1898(7),
      O => \digit_histogram_3_V_5_reg_3506[7]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3506[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(2),
      I1 => ap_CS_fsm_state15,
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => p_091_0_i_i_reg_1954(1),
      I4 => p_091_0_i_i_reg_1954(0),
      O => \digit_histogram_3_V_5_reg_3506[7]_i_2_n_7\
    );
\digit_histogram_3_V_5_reg_3506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[0]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(0),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[1]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(1),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[2]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(2),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[3]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(3),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[4]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(4),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[5]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(5),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[6]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(6),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_3_V_5_reg_3506[7]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3506(7),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(0),
      Q => digit_histogram_3_V_reg_628(0),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(1),
      Q => digit_histogram_3_V_reg_628(1),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(2),
      Q => digit_histogram_3_V_reg_628(2),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(3),
      Q => digit_histogram_3_V_reg_628(3),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(4),
      Q => digit_histogram_3_V_reg_628(4),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(5),
      Q => digit_histogram_3_V_reg_628(5),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(6),
      Q => digit_histogram_3_V_reg_628(6),
      R => '0'
    );
\digit_histogram_3_V_reg_628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_3_V_5_reg_3506(7),
      Q => digit_histogram_3_V_reg_628(7),
      R => '0'
    );
\digit_histogram_4_V_1_reg_809[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(3),
      I3 => i_0_i_i_reg_864_reg(2),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(0),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[0]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(1),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[1]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(2),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[2]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(3),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[3]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(4),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[4]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(5),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[5]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(6),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[6]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_1_reg_809_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_4_V_reg_616(7),
      Q => \digit_histogram_4_V_1_reg_809_reg_n_7_[7]\,
      R => digit_histogram_4_V_1_reg_809
    );
\digit_histogram_4_V_3_reg_1887[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(0),
      O => \digit_histogram_4_V_3_reg_1887[0]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(1),
      O => \digit_histogram_4_V_3_reg_1887[1]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(2),
      O => \digit_histogram_4_V_3_reg_1887[2]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(3),
      O => \digit_histogram_4_V_3_reg_1887[3]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(4),
      O => \digit_histogram_4_V_3_reg_1887[4]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(5),
      O => \digit_histogram_4_V_3_reg_1887[5]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(6),
      O => \digit_histogram_4_V_3_reg_1887[6]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_809_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_4_V_3_reg_1887(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(7),
      O => \digit_histogram_4_V_3_reg_1887[7]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[0]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(0),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[1]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(1),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[2]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(2),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[3]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(3),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[4]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(4),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[5]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(5),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[6]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(6),
      R => '0'
    );
\digit_histogram_4_V_3_reg_1887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_4_V_3_reg_1887[7]_i_1_n_7\,
      Q => digit_histogram_4_V_3_reg_1887(7),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(0),
      O => \digit_histogram_4_V_4_reg_2571[0]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(1),
      O => \digit_histogram_4_V_4_reg_2571[1]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(2),
      O => \digit_histogram_4_V_4_reg_2571[2]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(3),
      O => \digit_histogram_4_V_4_reg_2571[3]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(4),
      O => \digit_histogram_4_V_4_reg_2571[4]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(5),
      O => \digit_histogram_4_V_4_reg_2571[5]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(6),
      O => \digit_histogram_4_V_4_reg_2571[6]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_4_V_4_reg_2571(7),
      O => \digit_histogram_4_V_4_reg_2571[7]_i_1_n_7\
    );
\digit_histogram_4_V_4_reg_2571[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_4_V_4_reg_2571[7]_i_2_n_7\
    );
\digit_histogram_4_V_4_reg_2571[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(3),
      I1 => p_091_0_i_i_reg_1954(3),
      I2 => digit_V_reg_7014_pp2_iter4_reg(2),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\
    );
\digit_histogram_4_V_4_reg_2571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[0]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(0),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[1]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(1),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[2]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(2),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[3]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(3),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[4]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(4),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[5]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(5),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[6]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(6),
      R => '0'
    );
\digit_histogram_4_V_4_reg_2571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_4_V_4_reg_2571[7]_i_1_n_7\,
      Q => digit_histogram_4_V_4_reg_2571(7),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(0),
      O => \digit_histogram_4_V_5_reg_3451[0]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(1),
      O => \digit_histogram_4_V_5_reg_3451[1]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(2),
      O => \digit_histogram_4_V_5_reg_3451[2]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(3),
      O => \digit_histogram_4_V_5_reg_3451[3]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(4),
      O => \digit_histogram_4_V_5_reg_3451[4]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(5),
      O => \digit_histogram_4_V_5_reg_3451[5]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(6),
      O => \digit_histogram_4_V_5_reg_3451[6]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\,
      I2 => digit_histogram_4_V_3_reg_1887(7),
      O => \digit_histogram_4_V_5_reg_3451[7]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3451[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_4_V_5_reg_3451[7]_i_2_n_7\
    );
\digit_histogram_4_V_5_reg_3451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[0]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(0),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[1]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(1),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[2]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(2),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[3]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(3),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[4]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(4),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[5]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(5),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[6]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(6),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_4_V_5_reg_3451[7]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3451(7),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(0),
      Q => digit_histogram_4_V_reg_616(0),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(1),
      Q => digit_histogram_4_V_reg_616(1),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(2),
      Q => digit_histogram_4_V_reg_616(2),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(3),
      Q => digit_histogram_4_V_reg_616(3),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(4),
      Q => digit_histogram_4_V_reg_616(4),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(5),
      Q => digit_histogram_4_V_reg_616(5),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(6),
      Q => digit_histogram_4_V_reg_616(6),
      R => '0'
    );
\digit_histogram_4_V_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_4_V_5_reg_3451(7),
      Q => digit_histogram_4_V_reg_616(7),
      R => '0'
    );
\digit_histogram_5_V_1_reg_798[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(3),
      I3 => i_0_i_i_reg_864_reg(2),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(0),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[0]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(1),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[1]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(2),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[2]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(3),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[3]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(4),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[4]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(5),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[5]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(6),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[6]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_1_reg_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_5_V_reg_604(7),
      Q => \digit_histogram_5_V_1_reg_798_reg_n_7_[7]\,
      R => digit_histogram_5_V_1_reg_798
    );
\digit_histogram_5_V_3_reg_1876[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(0),
      O => \digit_histogram_5_V_3_reg_1876[0]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(1),
      O => \digit_histogram_5_V_3_reg_1876[1]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(2),
      O => \digit_histogram_5_V_3_reg_1876[2]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(3),
      O => \digit_histogram_5_V_3_reg_1876[3]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(4),
      O => \digit_histogram_5_V_3_reg_1876[4]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(5),
      O => \digit_histogram_5_V_3_reg_1876[5]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(6),
      O => \digit_histogram_5_V_3_reg_1876[6]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_798_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_5_V_3_reg_1876(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(7),
      O => \digit_histogram_5_V_3_reg_1876[7]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[0]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(0),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[1]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(1),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[2]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(2),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[3]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(3),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[4]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(4),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[5]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(5),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[6]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(6),
      R => '0'
    );
\digit_histogram_5_V_3_reg_1876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_5_V_3_reg_1876[7]_i_1_n_7\,
      Q => digit_histogram_5_V_3_reg_1876(7),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(0),
      O => \digit_histogram_5_V_4_reg_2516[0]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(1),
      O => \digit_histogram_5_V_4_reg_2516[1]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(2),
      O => \digit_histogram_5_V_4_reg_2516[2]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(3),
      O => \digit_histogram_5_V_4_reg_2516[3]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(4),
      O => \digit_histogram_5_V_4_reg_2516[4]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(5),
      O => \digit_histogram_5_V_4_reg_2516[5]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(6),
      O => \digit_histogram_5_V_4_reg_2516[6]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_5_V_4_reg_2516(7),
      O => \digit_histogram_5_V_4_reg_2516[7]_i_1_n_7\
    );
\digit_histogram_5_V_4_reg_2516[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_5_V_4_reg_2516[7]_i_2_n_7\
    );
\digit_histogram_5_V_4_reg_2516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[0]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(0),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[1]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(1),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[2]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(2),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[3]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(3),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[4]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(4),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[5]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(5),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[6]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(6),
      R => '0'
    );
\digit_histogram_5_V_4_reg_2516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_5_V_4_reg_2516[7]_i_1_n_7\,
      Q => digit_histogram_5_V_4_reg_2516(7),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(0),
      O => \digit_histogram_5_V_5_reg_3396[0]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(1),
      O => \digit_histogram_5_V_5_reg_3396[1]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(2),
      O => \digit_histogram_5_V_5_reg_3396[2]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(3),
      O => \digit_histogram_5_V_5_reg_3396[3]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(4),
      O => \digit_histogram_5_V_5_reg_3396[4]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(5),
      O => \digit_histogram_5_V_5_reg_3396[5]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(6),
      O => \digit_histogram_5_V_5_reg_3396[6]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\,
      I2 => digit_histogram_5_V_3_reg_1876(7),
      O => \digit_histogram_5_V_5_reg_3396[7]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3396[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_5_V_5_reg_3396[7]_i_2_n_7\
    );
\digit_histogram_5_V_5_reg_3396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[0]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(0),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[1]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(1),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[2]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(2),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[3]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(3),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[4]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(4),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[5]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(5),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[6]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(6),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_5_V_5_reg_3396[7]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3396(7),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(0),
      Q => digit_histogram_5_V_reg_604(0),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(1),
      Q => digit_histogram_5_V_reg_604(1),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(2),
      Q => digit_histogram_5_V_reg_604(2),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(3),
      Q => digit_histogram_5_V_reg_604(3),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(4),
      Q => digit_histogram_5_V_reg_604(4),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(5),
      Q => digit_histogram_5_V_reg_604(5),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(6),
      Q => digit_histogram_5_V_reg_604(6),
      R => '0'
    );
\digit_histogram_5_V_reg_604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_5_V_5_reg_3396(7),
      Q => digit_histogram_5_V_reg_604(7),
      R => '0'
    );
\digit_histogram_6_V_1_reg_787[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(1),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(0),
      I3 => i_0_i_i_reg_864_reg(2),
      I4 => i_0_i_i_reg_864_reg(3),
      O => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(0),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[0]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(1),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[1]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(2),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[2]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(3),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[3]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(4),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[4]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(5),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[5]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(6),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[6]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_1_reg_787_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_6_V_reg_592(7),
      Q => \digit_histogram_6_V_1_reg_787_reg_n_7_[7]\,
      R => digit_histogram_6_V_1_reg_787
    );
\digit_histogram_6_V_3_reg_1865[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(0),
      O => \digit_histogram_6_V_3_reg_1865[0]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(1),
      O => \digit_histogram_6_V_3_reg_1865[1]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(2),
      O => \digit_histogram_6_V_3_reg_1865[2]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(3),
      O => \digit_histogram_6_V_3_reg_1865[3]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(4),
      O => \digit_histogram_6_V_3_reg_1865[4]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(5),
      O => \digit_histogram_6_V_3_reg_1865[5]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(6),
      O => \digit_histogram_6_V_3_reg_1865[6]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_787_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_6_V_3_reg_1865(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(7),
      O => \digit_histogram_6_V_3_reg_1865[7]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1865_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[0]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(0),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[1]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(1),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[2]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(2),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[3]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(3),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[4]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(4),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[5]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(5),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[6]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(6),
      R => '0'
    );
\digit_histogram_6_V_3_reg_1865_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_6_V_3_reg_1865[7]_i_1_n_7\,
      Q => digit_histogram_6_V_3_reg_1865(7),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(0),
      O => \digit_histogram_6_V_4_reg_2461[0]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(1),
      O => \digit_histogram_6_V_4_reg_2461[1]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(2),
      O => \digit_histogram_6_V_4_reg_2461[2]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(3),
      O => \digit_histogram_6_V_4_reg_2461[3]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(4),
      O => \digit_histogram_6_V_4_reg_2461[4]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(5),
      O => \digit_histogram_6_V_4_reg_2461[5]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(6),
      O => \digit_histogram_6_V_4_reg_2461[6]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_6_V_4_reg_2461(7),
      O => \digit_histogram_6_V_4_reg_2461[7]_i_1_n_7\
    );
\digit_histogram_6_V_4_reg_2461[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(0),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      O => \digit_histogram_6_V_4_reg_2461[7]_i_2_n_7\
    );
\digit_histogram_6_V_4_reg_2461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[0]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(0),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[1]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(1),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[2]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(2),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[3]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(3),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[4]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(4),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[5]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(5),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[6]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(6),
      R => '0'
    );
\digit_histogram_6_V_4_reg_2461_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_6_V_4_reg_2461[7]_i_1_n_7\,
      Q => digit_histogram_6_V_4_reg_2461(7),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(0),
      O => \digit_histogram_6_V_5_reg_3341[0]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(1),
      O => \digit_histogram_6_V_5_reg_3341[1]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(2),
      O => \digit_histogram_6_V_5_reg_3341[2]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(3),
      O => \digit_histogram_6_V_5_reg_3341[3]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(4),
      O => \digit_histogram_6_V_5_reg_3341[4]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(5),
      O => \digit_histogram_6_V_5_reg_3341[5]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(6),
      O => \digit_histogram_6_V_5_reg_3341[6]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\,
      I2 => digit_histogram_6_V_3_reg_1865(7),
      O => \digit_histogram_6_V_5_reg_3341[7]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3341[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(1),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(3),
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_6_V_5_reg_3341[7]_i_2_n_7\
    );
\digit_histogram_6_V_5_reg_3341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[0]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(0),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[1]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(1),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[2]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(2),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[3]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(3),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[4]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(4),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[5]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(5),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[6]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(6),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_6_V_5_reg_3341[7]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3341(7),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(0),
      Q => digit_histogram_6_V_reg_592(0),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(1),
      Q => digit_histogram_6_V_reg_592(1),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(2),
      Q => digit_histogram_6_V_reg_592(2),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(3),
      Q => digit_histogram_6_V_reg_592(3),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(4),
      Q => digit_histogram_6_V_reg_592(4),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(5),
      Q => digit_histogram_6_V_reg_592(5),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(6),
      Q => digit_histogram_6_V_reg_592(6),
      R => '0'
    );
\digit_histogram_6_V_reg_592_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_6_V_5_reg_3341(7),
      Q => digit_histogram_6_V_reg_592(7),
      R => '0'
    );
\digit_histogram_7_V_1_reg_776[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(0),
      I2 => i_0_i_i_reg_864_reg(1),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(2),
      O => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(0),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[0]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(1),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[1]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(2),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[2]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(3),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[3]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(4),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[4]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(5),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[5]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(6),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[6]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_1_reg_776_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_7_V_reg_580(7),
      Q => \digit_histogram_7_V_1_reg_776_reg_n_7_[7]\,
      R => digit_histogram_7_V_1_reg_776
    );
\digit_histogram_7_V_3_reg_1854[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(0),
      O => \digit_histogram_7_V_3_reg_1854[0]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(1),
      O => \digit_histogram_7_V_3_reg_1854[1]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(2),
      O => \digit_histogram_7_V_3_reg_1854[2]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(3),
      O => \digit_histogram_7_V_3_reg_1854[3]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(4),
      O => \digit_histogram_7_V_3_reg_1854[4]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(5),
      O => \digit_histogram_7_V_3_reg_1854[5]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(6),
      O => \digit_histogram_7_V_3_reg_1854[6]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_776_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_7_V_3_reg_1854(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(7),
      O => \digit_histogram_7_V_3_reg_1854[7]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[0]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(0),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[1]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(1),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[2]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(2),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[3]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(3),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[4]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(4),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[5]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(5),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[6]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(6),
      R => '0'
    );
\digit_histogram_7_V_3_reg_1854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_7_V_3_reg_1854[7]_i_1_n_7\,
      Q => digit_histogram_7_V_3_reg_1854(7),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(0),
      O => \digit_histogram_7_V_4_reg_2406[0]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(1),
      O => \digit_histogram_7_V_4_reg_2406[1]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(2),
      O => \digit_histogram_7_V_4_reg_2406[2]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(3),
      O => \digit_histogram_7_V_4_reg_2406[3]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(4),
      O => \digit_histogram_7_V_4_reg_2406[4]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(5),
      O => \digit_histogram_7_V_4_reg_2406[5]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(6),
      O => \digit_histogram_7_V_4_reg_2406[6]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_7_V_4_reg_2406(7),
      O => \digit_histogram_7_V_4_reg_2406[7]_i_1_n_7\
    );
\digit_histogram_7_V_4_reg_2406[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_4_V_4_reg_2571[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_7_V_4_reg_2406[7]_i_2_n_7\
    );
\digit_histogram_7_V_4_reg_2406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[0]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(0),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[1]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(1),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[2]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(2),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[3]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(3),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[4]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(4),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[5]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(5),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[6]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(6),
      R => '0'
    );
\digit_histogram_7_V_4_reg_2406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_7_V_4_reg_2406[7]_i_1_n_7\,
      Q => digit_histogram_7_V_4_reg_2406(7),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(0),
      O => \digit_histogram_7_V_5_reg_3286[0]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(1),
      O => \digit_histogram_7_V_5_reg_3286[1]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(2),
      O => \digit_histogram_7_V_5_reg_3286[2]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(3),
      O => \digit_histogram_7_V_5_reg_3286[3]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(4),
      O => \digit_histogram_7_V_5_reg_3286[4]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(5),
      O => \digit_histogram_7_V_5_reg_3286[5]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(6),
      O => \digit_histogram_7_V_5_reg_3286[6]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\,
      I2 => digit_histogram_7_V_3_reg_1854(7),
      O => \digit_histogram_7_V_5_reg_3286[7]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3286[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(1),
      I1 => p_091_0_i_i_reg_1954(0),
      I2 => ap_CS_fsm_state15,
      I3 => p_091_0_i_i_reg_1954(3),
      I4 => p_091_0_i_i_reg_1954(2),
      O => \digit_histogram_7_V_5_reg_3286[7]_i_2_n_7\
    );
\digit_histogram_7_V_5_reg_3286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[0]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(0),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[1]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(1),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[2]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(2),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[3]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(3),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[4]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(4),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[5]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(5),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[6]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(6),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_7_V_5_reg_3286[7]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3286(7),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(0),
      Q => digit_histogram_7_V_reg_580(0),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(1),
      Q => digit_histogram_7_V_reg_580(1),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(2),
      Q => digit_histogram_7_V_reg_580(2),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(3),
      Q => digit_histogram_7_V_reg_580(3),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(4),
      Q => digit_histogram_7_V_reg_580(4),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(5),
      Q => digit_histogram_7_V_reg_580(5),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(6),
      Q => digit_histogram_7_V_reg_580(6),
      R => '0'
    );
\digit_histogram_7_V_reg_580_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_7_V_5_reg_3286(7),
      Q => digit_histogram_7_V_reg_580(7),
      R => '0'
    );
\digit_histogram_8_V_1_reg_765[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(0),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[0]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(1),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[1]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(2),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[2]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(3),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[3]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(4),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[4]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(5),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[5]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(6),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[6]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_1_reg_765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_8_V_reg_568(7),
      Q => \digit_histogram_8_V_1_reg_765_reg_n_7_[7]\,
      R => digit_histogram_8_V_1_reg_765
    );
\digit_histogram_8_V_3_reg_1843[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(0),
      O => \digit_histogram_8_V_3_reg_1843[0]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(1),
      O => \digit_histogram_8_V_3_reg_1843[1]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(2),
      O => \digit_histogram_8_V_3_reg_1843[2]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(3),
      O => \digit_histogram_8_V_3_reg_1843[3]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(4),
      O => \digit_histogram_8_V_3_reg_1843[4]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(5),
      O => \digit_histogram_8_V_3_reg_1843[5]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(6),
      O => \digit_histogram_8_V_3_reg_1843[6]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_765_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_8_V_3_reg_1843(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(7),
      O => \digit_histogram_8_V_3_reg_1843[7]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[0]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(0),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[1]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(1),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[2]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(2),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[3]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(3),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[4]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(4),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[5]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(5),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[6]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(6),
      R => '0'
    );
\digit_histogram_8_V_3_reg_1843_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_8_V_3_reg_1843[7]_i_1_n_7\,
      Q => digit_histogram_8_V_3_reg_1843(7),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(0),
      O => \digit_histogram_8_V_4_reg_2351[0]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(1),
      O => \digit_histogram_8_V_4_reg_2351[1]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(2),
      O => \digit_histogram_8_V_4_reg_2351[2]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(3),
      O => \digit_histogram_8_V_4_reg_2351[3]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(4),
      O => \digit_histogram_8_V_4_reg_2351[4]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(5),
      O => \digit_histogram_8_V_4_reg_2351[5]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(6),
      O => \digit_histogram_8_V_4_reg_2351[6]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_8_V_4_reg_2351(7),
      O => \digit_histogram_8_V_4_reg_2351[7]_i_1_n_7\
    );
\digit_histogram_8_V_4_reg_2351[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_8_V_4_reg_2351[7]_i_2_n_7\
    );
\digit_histogram_8_V_4_reg_2351[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_reg_7014_pp2_iter4_reg(2),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => digit_V_reg_7014_pp2_iter4_reg(3),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(3),
      O => \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\
    );
\digit_histogram_8_V_4_reg_2351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[0]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(0),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[1]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(1),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[2]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(2),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[3]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(3),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[4]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(4),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[5]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(5),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[6]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(6),
      R => '0'
    );
\digit_histogram_8_V_4_reg_2351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_8_V_4_reg_2351[7]_i_1_n_7\,
      Q => digit_histogram_8_V_4_reg_2351(7),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(0),
      O => \digit_histogram_8_V_5_reg_3231[0]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(1),
      O => \digit_histogram_8_V_5_reg_3231[1]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(2),
      O => \digit_histogram_8_V_5_reg_3231[2]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(3),
      O => \digit_histogram_8_V_5_reg_3231[3]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(4),
      O => \digit_histogram_8_V_5_reg_3231[4]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(5),
      O => \digit_histogram_8_V_5_reg_3231[5]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(6),
      O => \digit_histogram_8_V_5_reg_3231[6]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\,
      I2 => digit_histogram_8_V_3_reg_1843(7),
      O => \digit_histogram_8_V_5_reg_3231[7]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3231[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_8_V_5_reg_3231[7]_i_2_n_7\
    );
\digit_histogram_8_V_5_reg_3231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[0]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(0),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[1]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(1),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[2]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(2),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[3]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(3),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[4]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(4),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[5]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(5),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[6]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(6),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_8_V_5_reg_3231[7]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3231(7),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(0),
      Q => digit_histogram_8_V_reg_568(0),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(1),
      Q => digit_histogram_8_V_reg_568(1),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(2),
      Q => digit_histogram_8_V_reg_568(2),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(3),
      Q => digit_histogram_8_V_reg_568(3),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(4),
      Q => digit_histogram_8_V_reg_568(4),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(5),
      Q => digit_histogram_8_V_reg_568(5),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(6),
      Q => digit_histogram_8_V_reg_568(6),
      R => '0'
    );
\digit_histogram_8_V_reg_568_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_8_V_5_reg_3231(7),
      Q => digit_histogram_8_V_reg_568(7),
      R => '0'
    );
\digit_histogram_9_V_1_reg_754[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => ap_CS_fsm_state7,
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(3),
      I4 => i_0_i_i_reg_864_reg(1),
      O => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(0),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[0]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(1),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[1]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(2),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[2]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(3),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[3]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(4),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[4]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(5),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[5]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(6),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[6]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_1_reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_864,
      D => digit_histogram_9_V_reg_556(7),
      Q => \digit_histogram_9_V_1_reg_754_reg_n_7_[7]\,
      R => digit_histogram_9_V_1_reg_754
    );
\digit_histogram_9_V_3_reg_1832[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(0),
      O => \digit_histogram_9_V_3_reg_1832[0]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(1),
      O => \digit_histogram_9_V_3_reg_1832[1]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(2),
      O => \digit_histogram_9_V_3_reg_1832[2]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(3),
      O => \digit_histogram_9_V_3_reg_1832[3]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(4),
      O => \digit_histogram_9_V_3_reg_1832[4]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(5),
      O => \digit_histogram_9_V_3_reg_1832[5]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(6),
      O => \digit_histogram_9_V_3_reg_1832[6]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_754_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state8,
      I2 => digit_histogram_9_V_3_reg_1832(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(7),
      O => \digit_histogram_9_V_3_reg_1832[7]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[0]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(0),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[1]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(1),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[2]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(2),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[3]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(3),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[4]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(4),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[5]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(5),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[6]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(6),
      R => '0'
    );
\digit_histogram_9_V_3_reg_1832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_histogram_9_V_3_reg_1832[7]_i_1_n_7\,
      Q => digit_histogram_9_V_3_reg_1832(7),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(0),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(0),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(0),
      O => \digit_histogram_9_V_4_reg_2296[0]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(1),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(1),
      I3 => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(1),
      O => \digit_histogram_9_V_4_reg_2296[1]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(2),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(2),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(2),
      O => \digit_histogram_9_V_4_reg_2296[2]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(3),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(3),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(3),
      O => \digit_histogram_9_V_4_reg_2296[3]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(4),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(4),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(4),
      O => \digit_histogram_9_V_4_reg_2296[4]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(5),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(5),
      I3 => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(5),
      O => \digit_histogram_9_V_4_reg_2296[5]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(6),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(6),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(6),
      O => \digit_histogram_9_V_4_reg_2296[6]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ap_phi_mux_digit_histogram_0_V_phi_fu_1946_p4(7),
      I1 => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(7),
      I3 => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      I4 => digit_histogram_9_V_4_reg_2296(7),
      O => \digit_histogram_9_V_4_reg_2296[7]_i_1_n_7\
    );
\digit_histogram_9_V_4_reg_2296[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => current_digit_V_we0,
      I1 => \digit_histogram_8_V_4_reg_2351[7]_i_3_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      I3 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I4 => p_091_0_i_i_reg_1954(1),
      I5 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      O => \digit_histogram_9_V_4_reg_2296[7]_i_2_n_7\
    );
\digit_histogram_9_V_4_reg_2296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[0]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(0),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[1]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(1),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[2]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(2),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[3]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(3),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[4]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(4),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[5]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(5),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[6]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(6),
      R => '0'
    );
\digit_histogram_9_V_4_reg_2296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => \digit_histogram_9_V_4_reg_2296[7]_i_1_n_7\,
      Q => digit_histogram_9_V_4_reg_2296(7),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(0),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(0),
      O => \digit_histogram_9_V_5_reg_3176[0]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(1),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(1),
      O => \digit_histogram_9_V_5_reg_3176[1]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(2),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(2),
      O => \digit_histogram_9_V_5_reg_3176[2]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(3),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(3),
      O => \digit_histogram_9_V_5_reg_3176[3]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(4),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(4),
      O => \digit_histogram_9_V_5_reg_3176[4]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(5),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(5),
      O => \digit_histogram_9_V_5_reg_3176[5]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(6),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(6),
      O => \digit_histogram_9_V_5_reg_3176[6]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1942(7),
      I1 => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\,
      I2 => digit_histogram_9_V_3_reg_1832(7),
      O => \digit_histogram_9_V_5_reg_3176[7]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3176[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => p_091_0_i_i_reg_1954(2),
      I2 => p_091_0_i_i_reg_1954(3),
      I3 => ap_CS_fsm_state15,
      I4 => p_091_0_i_i_reg_1954(1),
      O => \digit_histogram_9_V_5_reg_3176[7]_i_2_n_7\
    );
\digit_histogram_9_V_5_reg_3176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[0]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(0),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[1]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(1),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[2]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(2),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[3]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(3),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[4]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(4),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[5]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(5),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[6]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(6),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state15,
      D => \digit_histogram_9_V_5_reg_3176[7]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3176(7),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(0),
      Q => digit_histogram_9_V_reg_556(0),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(1),
      Q => digit_histogram_9_V_reg_556(1),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(2),
      Q => digit_histogram_9_V_reg_556(2),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(3),
      Q => digit_histogram_9_V_reg_556(3),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(4),
      Q => digit_histogram_9_V_reg_556(4),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(5),
      Q => digit_histogram_9_V_reg_556(5),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(6),
      Q => digit_histogram_9_V_reg_556(6),
      R => '0'
    );
\digit_histogram_9_V_reg_556_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => digit_histogram_9_V_5_reg_3176(7),
      Q => digit_histogram_9_V_reg_556(7),
      R => '0'
    );
\digit_location_0_V_1_reg_5753[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_0_V_s_reg_4894(0),
      O => \digit_location_0_V_1_reg_5753[0]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_0_V_s_reg_4894(1),
      O => \digit_location_0_V_1_reg_5753[1]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_s_reg_4894(2),
      O => \digit_location_0_V_1_reg_5753[2]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_s_reg_4894(3),
      O => \digit_location_0_V_1_reg_5753[3]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_s_reg_4894(4),
      O => \digit_location_0_V_1_reg_5753[4]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_s_reg_4894(5),
      O => \digit_location_0_V_1_reg_5753[5]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_0_V_s_reg_4894(6),
      O => \digit_location_0_V_1_reg_5753[6]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5753(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_0_V_s_reg_4894(7),
      O => \digit_location_0_V_1_reg_5753[7]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5753[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_3_V_4_reg_5588[7]_i_3_n_7\,
      O => \digit_location_0_V_1_reg_5753[7]_i_2_n_7\
    );
\digit_location_0_V_1_reg_5753_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[0]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(0),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[1]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(1),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[2]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(2),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[3]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(3),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[4]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(4),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[5]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(5),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[6]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(6),
      R => '0'
    );
\digit_location_0_V_1_reg_5753_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_0_V_1_reg_5753[7]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5753(7),
      R => '0'
    );
\digit_location_0_V_reg_4905[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBBB8BB8888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(0),
      I1 => ap_CS_fsm_state18,
      I2 => icmp_ln879_2_reg_7092,
      I3 => tmp_1_i_reg_7097(0),
      I4 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I5 => digit_location_0_V_reg_4905(0),
      O => \digit_location_0_V_reg_4905[0]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sort_u0_out_value_v_ce0\,
      I1 => p_0_in(0),
      O => \digit_location_0_V_reg_4905[0]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(1),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[1]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335AFFFFCC5A0000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(0),
      I1 => digit_location_0_V_reg_4905(0),
      I2 => tmp_1_i_reg_7097(1),
      I3 => icmp_ln879_2_reg_7092,
      I4 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I5 => digit_location_0_V_reg_4905(1),
      O => \digit_location_0_V_reg_4905[1]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(2),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[2]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEEFFFFD2220000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(2),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \^sort_u0_out_value_v_address0\(1),
      I3 => \^sort_u0_out_value_v_address0\(0),
      I4 => sort_U0_out_value_V_we0,
      I5 => digit_location_0_V_reg_4905(2),
      O => \digit_location_0_V_reg_4905[2]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(3),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[3]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFFD200"
    )
        port map (
      I0 => tmp_1_i_reg_7097(3),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \digit_location_0_V_reg_4905[3]_i_3_n_7\,
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_reg_4905(3),
      O => \digit_location_0_V_reg_4905[3]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAC00000000000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(2),
      I1 => digit_location_0_V_reg_4905(2),
      I2 => digit_location_0_V_reg_4905(1),
      I3 => icmp_ln879_2_reg_7092,
      I4 => tmp_1_i_reg_7097(1),
      I5 => \^sort_u0_out_value_v_address0\(0),
      O => \digit_location_0_V_reg_4905[3]_i_3_n_7\
    );
\digit_location_0_V_reg_4905[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(4),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[4]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFFD200"
    )
        port map (
      I0 => tmp_1_i_reg_7097(4),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \digit_location_0_V_reg_4905[4]_i_3_n_7\,
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_reg_4905(4),
      O => \digit_location_0_V_reg_4905[4]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(3),
      I1 => digit_location_0_V_reg_4905(3),
      I2 => \digit_location_0_V_reg_4905[4]_i_4_n_7\,
      I3 => digit_location_0_V_reg_4905(2),
      I4 => icmp_ln879_2_reg_7092,
      I5 => tmp_1_i_reg_7097(2),
      O => \digit_location_0_V_reg_4905[4]_i_3_n_7\
    );
\digit_location_0_V_reg_4905[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => tmp_1_i_reg_7097(0),
      I1 => digit_location_0_V_reg_4905(0),
      I2 => tmp_1_i_reg_7097(1),
      I3 => icmp_ln879_2_reg_7092,
      I4 => digit_location_0_V_reg_4905(1),
      O => \digit_location_0_V_reg_4905[4]_i_4_n_7\
    );
\digit_location_0_V_reg_4905[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(5),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[5]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFFD200"
    )
        port map (
      I0 => tmp_1_i_reg_7097(5),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \digit_location_0_V_reg_4905[5]_i_3_n_7\,
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_0_V_reg_4905(5),
      O => \digit_location_0_V_reg_4905[5]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(4),
      I1 => digit_location_0_V_reg_4905(4),
      I2 => \digit_location_0_V_reg_4905[3]_i_3_n_7\,
      I3 => digit_location_0_V_reg_4905(3),
      I4 => icmp_ln879_2_reg_7092,
      I5 => tmp_1_i_reg_7097(3),
      O => \digit_location_0_V_reg_4905[5]_i_3_n_7\
    );
\digit_location_0_V_reg_4905[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(6),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[6]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EFFD200"
    )
        port map (
      I0 => tmp_1_i_reg_7097(6),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \digit_location_0_V_reg_4905[7]_i_3_n_7\,
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_0_V_reg_4905(6),
      O => \digit_location_0_V_reg_4905[6]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(7),
      I1 => ap_CS_fsm_state18,
      I2 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      O => \digit_location_0_V_reg_4905[7]_i_1_n_7\
    );
\digit_location_0_V_reg_4905[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EEEFFFFD2220000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(7),
      I1 => icmp_ln879_2_reg_7092,
      I2 => \digit_location_0_V_reg_4905[7]_i_3_n_7\,
      I3 => \^sort_u0_out_value_v_address0\(6),
      I4 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I5 => digit_location_0_V_reg_4905(7),
      O => \digit_location_0_V_reg_4905[7]_i_2_n_7\
    );
\digit_location_0_V_reg_4905[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => tmp_1_i_reg_7097(5),
      I1 => digit_location_0_V_reg_4905(5),
      I2 => \digit_location_0_V_reg_4905[4]_i_3_n_7\,
      I3 => digit_location_0_V_reg_4905(4),
      I4 => icmp_ln879_2_reg_7092,
      I5 => tmp_1_i_reg_7097(4),
      O => \digit_location_0_V_reg_4905[7]_i_3_n_7\
    );
\digit_location_0_V_reg_4905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[0]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(0),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[1]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(1),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[2]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(2),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[3]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(3),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[4]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(4),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[5]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(5),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[6]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(6),
      R => '0'
    );
\digit_location_0_V_reg_4905_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4905[7]_i_1_n_7\,
      Q => digit_location_0_V_reg_4905(7),
      R => '0'
    );
\digit_location_0_V_s_reg_4894[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(0),
      I1 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4894(0),
      O => \digit_location_0_V_s_reg_4894[0]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(1),
      I1 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4894(1),
      O => \digit_location_0_V_s_reg_4894[1]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(2),
      I1 => sort_U0_out_value_V_we0,
      I2 => digit_location_0_V_s_reg_4894(2),
      O => \digit_location_0_V_s_reg_4894[2]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(3),
      I1 => sort_U0_out_value_V_we0,
      I2 => digit_location_0_V_s_reg_4894(3),
      O => \digit_location_0_V_s_reg_4894[3]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(4),
      I1 => sort_U0_out_value_V_we0,
      I2 => digit_location_0_V_s_reg_4894(4),
      O => \digit_location_0_V_s_reg_4894[4]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(5),
      I1 => sort_U0_out_value_V_we0,
      I2 => digit_location_0_V_s_reg_4894(5),
      O => \digit_location_0_V_s_reg_4894[5]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(6),
      I1 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I2 => digit_location_0_V_s_reg_4894(6),
      O => \digit_location_0_V_s_reg_4894[6]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5753(7),
      I1 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I2 => digit_location_0_V_s_reg_4894(7),
      O => \digit_location_0_V_s_reg_4894[7]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[0]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(0),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[1]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(1),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[2]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(2),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[3]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(3),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[4]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(4),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[5]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(5),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[6]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(6),
      R => ap_CS_fsm_state18
    );
\digit_location_0_V_s_reg_4894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4894[7]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4894(7),
      R => ap_CS_fsm_state18
    );
\digit_location_10_V_1_reg_3770[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(0),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(0),
      O => \digit_location_10_V_1_reg_3770[0]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(1),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(1),
      O => \digit_location_10_V_1_reg_3770[1]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(2),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(2),
      O => \digit_location_10_V_1_reg_3770[2]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(3),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(3),
      O => \digit_location_10_V_1_reg_3770[3]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(4),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(4),
      O => \digit_location_10_V_1_reg_3770[4]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(5),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(5),
      O => \digit_location_10_V_1_reg_3770[5]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(6),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(6),
      O => \digit_location_10_V_1_reg_3770[6]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\,
      I2 => digit_location_10_V_1_reg_3770(7),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_10_V_reg_364(7),
      O => \digit_location_10_V_1_reg_3770[7]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3770[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I1 => trunc_ln60_reg_7041(3),
      I2 => trunc_ln60_reg_7041(2),
      I3 => trunc_ln60_reg_7041(1),
      I4 => trunc_ln60_reg_7041(0),
      O => \digit_location_10_V_1_reg_3770[7]_i_2_n_7\
    );
\digit_location_10_V_1_reg_3770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[0]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(0),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[1]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(1),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[2]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(2),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[3]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(3),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[4]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(4),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[5]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(5),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[6]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(6),
      R => '0'
    );
\digit_location_10_V_1_reg_3770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_10_V_1_reg_3770[7]_i_1_n_7\,
      Q => digit_location_10_V_1_reg_3770(7),
      R => '0'
    );
\digit_location_10_V_3_reg_4784[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4784(0),
      O => \digit_location_10_V_3_reg_4784[0]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4784(1),
      O => \digit_location_10_V_3_reg_4784[1]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(2),
      O => \digit_location_10_V_3_reg_4784[2]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(3),
      O => \digit_location_10_V_3_reg_4784[3]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(4),
      O => \digit_location_10_V_3_reg_4784[4]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(5),
      O => \digit_location_10_V_3_reg_4784[5]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_10_V_3_reg_4784(6),
      O => \digit_location_10_V_3_reg_4784[6]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3770(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_10_V_4_reg_5203(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_10_V_3_reg_4784(7),
      O => \digit_location_10_V_3_reg_4784[7]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[0]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(0),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[1]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(1),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[2]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(2),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[3]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(3),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[4]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(4),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[5]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(5),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[6]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(6),
      R => '0'
    );
\digit_location_10_V_3_reg_4784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4784[7]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4784(7),
      R => '0'
    );
\digit_location_10_V_4_reg_5203[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4784(0),
      O => \digit_location_10_V_4_reg_5203[0]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4784(1),
      O => \digit_location_10_V_4_reg_5203[1]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(2),
      O => \digit_location_10_V_4_reg_5203[2]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(3),
      O => \digit_location_10_V_4_reg_5203[3]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(4),
      O => \digit_location_10_V_4_reg_5203[4]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_10_V_3_reg_4784(5),
      O => \digit_location_10_V_4_reg_5203[5]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_10_V_3_reg_4784(6),
      O => \digit_location_10_V_4_reg_5203[6]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5203(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_10_V_3_reg_4784(7),
      O => \digit_location_10_V_4_reg_5203[7]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5203[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_11_V_4_reg_5148[7]_i_3_n_7\,
      O => \digit_location_10_V_4_reg_5203[7]_i_2_n_7\
    );
\digit_location_10_V_4_reg_5203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[0]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(0),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[1]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(1),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[2]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(2),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[3]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(3),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[4]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(4),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[5]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(5),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[6]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(6),
      R => '0'
    );
\digit_location_10_V_4_reg_5203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_10_V_4_reg_5203[7]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5203(7),
      R => '0'
    );
\digit_location_10_V_reg_364[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(0),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(0)
    );
\digit_location_10_V_reg_364[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(1),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(1)
    );
\digit_location_10_V_reg_364[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(2),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(2)
    );
\digit_location_10_V_reg_364[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(3),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(3)
    );
\digit_location_10_V_reg_364[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(4),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(4)
    );
\digit_location_10_V_reg_364[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(5),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(5)
    );
\digit_location_10_V_reg_364[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(6),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(6)
    );
\digit_location_10_V_reg_364[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_10_V_reg_364[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4784(7),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(7)
    );
\digit_location_10_V_reg_364[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(1),
      I2 => p_0149_0_i_i_reg_4916(3),
      I3 => ap_CS_fsm_state23,
      I4 => p_0149_0_i_i_reg_4916(2),
      O => \digit_location_10_V_reg_364[7]_i_2_n_7\
    );
\digit_location_10_V_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(0),
      Q => digit_location_10_V_reg_364(0),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(1),
      Q => digit_location_10_V_reg_364(1),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(2),
      Q => digit_location_10_V_reg_364(2),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(3),
      Q => digit_location_10_V_reg_364(3),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(4),
      Q => digit_location_10_V_reg_364(4),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(5),
      Q => digit_location_10_V_reg_364(5),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(6),
      Q => digit_location_10_V_reg_364(6),
      R => '0'
    );
\digit_location_10_V_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6087_p32(7),
      Q => digit_location_10_V_reg_364(7),
      R => '0'
    );
\digit_location_11_V_1_reg_3759[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[0]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[1]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[2]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[3]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[4]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[5]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[6]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_11_V_reg_352(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\,
      I3 => digit_location_11_V_1_reg_3759(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_11_V_1_reg_3759[7]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3759[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(1),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(3),
      I4 => trunc_ln60_reg_7041(2),
      O => \digit_location_11_V_1_reg_3759[7]_i_2_n_7\
    );
\digit_location_11_V_1_reg_3759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[0]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(0),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[1]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(1),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[2]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(2),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[3]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(3),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[4]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(4),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[5]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(5),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[6]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(6),
      R => '0'
    );
\digit_location_11_V_1_reg_3759_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_11_V_1_reg_3759[7]_i_1_n_7\,
      Q => digit_location_11_V_1_reg_3759(7),
      R => '0'
    );
\digit_location_11_V_3_reg_4773[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4773(0),
      O => \digit_location_11_V_3_reg_4773[0]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4773(1),
      O => \digit_location_11_V_3_reg_4773[1]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(2),
      O => \digit_location_11_V_3_reg_4773[2]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(3),
      O => \digit_location_11_V_3_reg_4773[3]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(4),
      O => \digit_location_11_V_3_reg_4773[4]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(5),
      O => \digit_location_11_V_3_reg_4773[5]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_11_V_3_reg_4773(6),
      O => \digit_location_11_V_3_reg_4773[6]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3759(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_11_V_4_reg_5148(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_11_V_3_reg_4773(7),
      O => \digit_location_11_V_3_reg_4773[7]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[0]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(0),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[1]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(1),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[2]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(2),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[3]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(3),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[4]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(4),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[5]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(5),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[6]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(6),
      R => '0'
    );
\digit_location_11_V_3_reg_4773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4773[7]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4773(7),
      R => '0'
    );
\digit_location_11_V_4_reg_5148[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4773(0),
      O => \digit_location_11_V_4_reg_5148[0]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4773(1),
      O => \digit_location_11_V_4_reg_5148[1]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(2),
      O => \digit_location_11_V_4_reg_5148[2]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(3),
      O => \digit_location_11_V_4_reg_5148[3]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(4),
      O => \digit_location_11_V_4_reg_5148[4]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_11_V_3_reg_4773(5),
      O => \digit_location_11_V_4_reg_5148[5]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_11_V_3_reg_4773(6),
      O => \digit_location_11_V_4_reg_5148[6]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5148(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_11_V_3_reg_4773(7),
      O => \digit_location_11_V_4_reg_5148[7]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5148[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \digit_location_11_V_4_reg_5148[7]_i_3_n_7\,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(0),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I5 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_11_V_4_reg_5148[7]_i_2_n_7\
    );
\digit_location_11_V_4_reg_5148[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000CAA00000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(3),
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(3),
      I2 => digit_V_1_reg_7075_pp4_iter2_reg(2),
      I3 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I4 => p_0149_0_i_i_reg_4916(2),
      I5 => previous_sorting_fre_3_reg_71080,
      O => \digit_location_11_V_4_reg_5148[7]_i_3_n_7\
    );
\digit_location_11_V_4_reg_5148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[0]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(0),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[1]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(1),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[2]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(2),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[3]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(3),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[4]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(4),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[5]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(5),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[6]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(6),
      R => '0'
    );
\digit_location_11_V_4_reg_5148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_11_V_4_reg_5148[7]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5148(7),
      R => '0'
    );
\digit_location_11_V_reg_352[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(0),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(0)
    );
\digit_location_11_V_reg_352[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(1),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(1)
    );
\digit_location_11_V_reg_352[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(2),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(2)
    );
\digit_location_11_V_reg_352[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(3),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(3)
    );
\digit_location_11_V_reg_352[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(4),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(4)
    );
\digit_location_11_V_reg_352[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(5),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(5)
    );
\digit_location_11_V_reg_352[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(6),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(6)
    );
\digit_location_11_V_reg_352[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_11_V_reg_352[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4773(7),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(7)
    );
\digit_location_11_V_reg_352[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(1),
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => ap_CS_fsm_state23,
      I4 => p_0149_0_i_i_reg_4916(3),
      O => \digit_location_11_V_reg_352[7]_i_2_n_7\
    );
\digit_location_11_V_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(0),
      Q => digit_location_11_V_reg_352(0),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(1),
      Q => digit_location_11_V_reg_352(1),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(2),
      Q => digit_location_11_V_reg_352(2),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(3),
      Q => digit_location_11_V_reg_352(3),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(4),
      Q => digit_location_11_V_reg_352(4),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(5),
      Q => digit_location_11_V_reg_352(5),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(6),
      Q => digit_location_11_V_reg_352(6),
      R => '0'
    );
\digit_location_11_V_reg_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6032_p32(7),
      Q => digit_location_11_V_reg_352(7),
      R => '0'
    );
\digit_location_12_V_1_reg_3748[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[0]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[1]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[2]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[3]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[4]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[5]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[6]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_12_V_reg_340(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\,
      I3 => digit_location_12_V_1_reg_3748(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_12_V_1_reg_3748[7]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3748[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(3),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(2),
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_12_V_1_reg_3748[7]_i_2_n_7\
    );
\digit_location_12_V_1_reg_3748_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[0]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(0),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[1]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(1),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[2]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(2),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[3]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(3),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[4]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(4),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[5]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(5),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[6]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(6),
      R => '0'
    );
\digit_location_12_V_1_reg_3748_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_12_V_1_reg_3748[7]_i_1_n_7\,
      Q => digit_location_12_V_1_reg_3748(7),
      R => '0'
    );
\digit_location_12_V_3_reg_4762[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4762(0),
      O => \digit_location_12_V_3_reg_4762[0]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4762(1),
      O => \digit_location_12_V_3_reg_4762[1]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(2),
      O => \digit_location_12_V_3_reg_4762[2]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(3),
      O => \digit_location_12_V_3_reg_4762[3]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(4),
      O => \digit_location_12_V_3_reg_4762[4]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(5),
      O => \digit_location_12_V_3_reg_4762[5]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_12_V_3_reg_4762(6),
      O => \digit_location_12_V_3_reg_4762[6]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3748(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_12_V_4_reg_5093(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_12_V_3_reg_4762(7),
      O => \digit_location_12_V_3_reg_4762[7]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[0]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(0),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[1]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(1),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[2]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(2),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[3]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(3),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[4]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(4),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[5]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(5),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[6]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(6),
      R => '0'
    );
\digit_location_12_V_3_reg_4762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4762[7]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4762(7),
      R => '0'
    );
\digit_location_12_V_4_reg_5093[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4762(0),
      O => \digit_location_12_V_4_reg_5093[0]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4762(1),
      O => \digit_location_12_V_4_reg_5093[1]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(2),
      O => \digit_location_12_V_4_reg_5093[2]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(3),
      O => \digit_location_12_V_4_reg_5093[3]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(4),
      O => \digit_location_12_V_4_reg_5093[4]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_12_V_3_reg_4762(5),
      O => \digit_location_12_V_4_reg_5093[5]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_12_V_3_reg_4762(6),
      O => \digit_location_12_V_4_reg_5093[6]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5093(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_12_V_3_reg_4762(7),
      O => \digit_location_12_V_4_reg_5093[7]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5093[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \digit_location_14_V_5_reg_4983[7]_i_3_n_7\,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(0),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I5 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_12_V_4_reg_5093[7]_i_2_n_7\
    );
\digit_location_12_V_4_reg_5093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[0]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(0),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[1]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(1),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[2]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(2),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[3]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(3),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[4]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(4),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[5]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(5),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[6]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(6),
      R => '0'
    );
\digit_location_12_V_4_reg_5093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_12_V_4_reg_5093[7]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5093(7),
      R => '0'
    );
\digit_location_12_V_reg_340[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(0),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(0)
    );
\digit_location_12_V_reg_340[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(1),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(1)
    );
\digit_location_12_V_reg_340[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(2),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(2)
    );
\digit_location_12_V_reg_340[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(3),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(3)
    );
\digit_location_12_V_reg_340[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(4),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(4)
    );
\digit_location_12_V_reg_340[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(5),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(5)
    );
\digit_location_12_V_reg_340[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(6),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(6)
    );
\digit_location_12_V_reg_340[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_12_V_reg_340[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4762(7),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(7)
    );
\digit_location_12_V_reg_340[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => p_0149_0_i_i_reg_4916(3),
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_12_V_reg_340[7]_i_2_n_7\
    );
\digit_location_12_V_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(0),
      Q => digit_location_12_V_reg_340(0),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(1),
      Q => digit_location_12_V_reg_340(1),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(2),
      Q => digit_location_12_V_reg_340(2),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(3),
      Q => digit_location_12_V_reg_340(3),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(4),
      Q => digit_location_12_V_reg_340(4),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(5),
      Q => digit_location_12_V_reg_340(5),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(6),
      Q => digit_location_12_V_reg_340(6),
      R => '0'
    );
\digit_location_12_V_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5977_p32(7),
      Q => digit_location_12_V_reg_340(7),
      R => '0'
    );
\digit_location_13_V_1_reg_3737[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(0),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(0),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(0),
      O => \digit_location_13_V_1_reg_3737[0]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(1),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(1),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(1),
      O => \digit_location_13_V_1_reg_3737[1]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(2),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(2),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(2),
      O => \digit_location_13_V_1_reg_3737[2]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(3),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(3),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(3),
      O => \digit_location_13_V_1_reg_3737[3]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(4),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(4),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(4),
      O => \digit_location_13_V_1_reg_3737[4]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(5),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(5),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(5),
      O => \digit_location_13_V_1_reg_3737[5]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(6),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(6),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(6),
      O => \digit_location_13_V_1_reg_3737[6]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => digit_location_13_V_reg_328(7),
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I2 => digit_location_1_V_fu_6811_p2(7),
      I3 => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\,
      I4 => digit_location_13_V_1_reg_3737(7),
      O => \digit_location_13_V_1_reg_3737[7]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3737[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(3),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(2),
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_13_V_1_reg_3737[7]_i_2_n_7\
    );
\digit_location_13_V_1_reg_3737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[0]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(0),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[1]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(1),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[2]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(2),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[3]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(3),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[4]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(4),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[5]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(5),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[6]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(6),
      R => '0'
    );
\digit_location_13_V_1_reg_3737_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_13_V_1_reg_3737[7]_i_1_n_7\,
      Q => digit_location_13_V_1_reg_3737(7),
      R => '0'
    );
\digit_location_13_V_3_reg_4751[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4751(0),
      O => \digit_location_13_V_3_reg_4751[0]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4751(1),
      O => \digit_location_13_V_3_reg_4751[1]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(2),
      O => \digit_location_13_V_3_reg_4751[2]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(3),
      O => \digit_location_13_V_3_reg_4751[3]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(4),
      O => \digit_location_13_V_3_reg_4751[4]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(5),
      O => \digit_location_13_V_3_reg_4751[5]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_13_V_3_reg_4751(6),
      O => \digit_location_13_V_3_reg_4751[6]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3737(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_13_V_4_reg_5038(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_13_V_3_reg_4751(7),
      O => \digit_location_13_V_3_reg_4751[7]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[0]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(0),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[1]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(1),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[2]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(2),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[3]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(3),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[4]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(4),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[5]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(5),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[6]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(6),
      R => '0'
    );
\digit_location_13_V_3_reg_4751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4751[7]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4751(7),
      R => '0'
    );
\digit_location_13_V_4_reg_5038[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4751(0),
      O => \digit_location_13_V_4_reg_5038[0]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4751(1),
      O => \digit_location_13_V_4_reg_5038[1]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(2),
      O => \digit_location_13_V_4_reg_5038[2]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(3),
      O => \digit_location_13_V_4_reg_5038[3]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(4),
      O => \digit_location_13_V_4_reg_5038[4]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_13_V_3_reg_4751(5),
      O => \digit_location_13_V_4_reg_5038[5]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_13_V_3_reg_4751(6),
      O => \digit_location_13_V_4_reg_5038[6]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5038(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_13_V_3_reg_4751(7),
      O => \digit_location_13_V_4_reg_5038[7]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5038[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \digit_location_14_V_5_reg_4983[7]_i_3_n_7\,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I5 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_13_V_4_reg_5038[7]_i_2_n_7\
    );
\digit_location_13_V_4_reg_5038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[0]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(0),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[1]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(1),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[2]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(2),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[3]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(3),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[4]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(4),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[5]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(5),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[6]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(6),
      R => '0'
    );
\digit_location_13_V_4_reg_5038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_13_V_4_reg_5038[7]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5038(7),
      R => '0'
    );
\digit_location_13_V_reg_328[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(0),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(0)
    );
\digit_location_13_V_reg_328[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(1),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(1)
    );
\digit_location_13_V_reg_328[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(2),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(2)
    );
\digit_location_13_V_reg_328[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(3),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(3)
    );
\digit_location_13_V_reg_328[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(4),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(4)
    );
\digit_location_13_V_reg_328[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(5),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(5)
    );
\digit_location_13_V_reg_328[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(6),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(6)
    );
\digit_location_13_V_reg_328[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_13_V_reg_328[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4751(7),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(7)
    );
\digit_location_13_V_reg_328[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => p_0149_0_i_i_reg_4916(3),
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_13_V_reg_328[7]_i_2_n_7\
    );
\digit_location_13_V_reg_328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(0),
      Q => digit_location_13_V_reg_328(0),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(1),
      Q => digit_location_13_V_reg_328(1),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(2),
      Q => digit_location_13_V_reg_328(2),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(3),
      Q => digit_location_13_V_reg_328(3),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(4),
      Q => digit_location_13_V_reg_328(4),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(5),
      Q => digit_location_13_V_reg_328(5),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(6),
      Q => digit_location_13_V_reg_328(6),
      R => '0'
    );
\digit_location_13_V_reg_328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5922_p32(7),
      Q => digit_location_13_V_reg_328(7),
      R => '0'
    );
\digit_location_14_V_2_reg_3726[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(0),
      I1 => digit_location_14_V_2_reg_3726(0),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[0]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(1),
      I1 => digit_location_14_V_2_reg_3726(1),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[1]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(2),
      I1 => digit_location_14_V_2_reg_3726(2),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[2]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(3),
      I1 => digit_location_14_V_2_reg_3726(3),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[3]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(3),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3]\,
      O => \digit_location_14_V_2_reg_3726[3]_i_3_n_7\
    );
\digit_location_14_V_2_reg_3726[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(2),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2]\,
      O => \digit_location_14_V_2_reg_3726[3]_i_4_n_7\
    );
\digit_location_14_V_2_reg_3726[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(1),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1]\,
      O => \digit_location_14_V_2_reg_3726[3]_i_5_n_7\
    );
\digit_location_14_V_2_reg_3726[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(0),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0]\,
      O => \digit_location_14_V_2_reg_3726[3]_i_6_n_7\
    );
\digit_location_14_V_2_reg_3726[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(4),
      I1 => digit_location_14_V_2_reg_3726(4),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[4]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(5),
      I1 => digit_location_14_V_2_reg_3726(5),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[5]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(6),
      I1 => digit_location_14_V_2_reg_3726(6),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[6]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => digit_location_9_V_1_reg_3781
    );
\digit_location_14_V_2_reg_3726[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_14_V_reg_316(7),
      I1 => digit_location_14_V_2_reg_3726(7),
      I2 => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\,
      I3 => digit_location_1_V_fu_6811_p2(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_14_V_2_reg_3726[7]_i_2_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      O => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => trunc_ln60_reg_7041(2),
      I1 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I2 => trunc_ln60_reg_7041(3),
      I3 => trunc_ln60_reg_7041(1),
      I4 => trunc_ln60_reg_7041(0),
      O => \digit_location_14_V_2_reg_3726[7]_i_4_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7]\,
      I1 => phi_ln215_1_i_reg_7045(7),
      O => \digit_location_14_V_2_reg_3726[7]_i_6_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(6),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6]\,
      O => \digit_location_14_V_2_reg_3726[7]_i_7_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(5),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5]\,
      O => \digit_location_14_V_2_reg_3726[7]_i_8_n_7\
    );
\digit_location_14_V_2_reg_3726[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln215_1_i_reg_7045(4),
      I1 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4]\,
      O => \digit_location_14_V_2_reg_3726[7]_i_9_n_7\
    );
\digit_location_14_V_2_reg_3726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[0]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(0),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[1]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(1),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[2]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(2),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[3]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(3),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7\,
      CO(2) => \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_8\,
      CO(1) => \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_9\,
      CO(0) => \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => phi_ln215_1_i_reg_7045(3 downto 0),
      O(3 downto 0) => digit_location_1_V_fu_6811_p2(3 downto 0),
      S(3) => \digit_location_14_V_2_reg_3726[3]_i_3_n_7\,
      S(2) => \digit_location_14_V_2_reg_3726[3]_i_4_n_7\,
      S(1) => \digit_location_14_V_2_reg_3726[3]_i_5_n_7\,
      S(0) => \digit_location_14_V_2_reg_3726[3]_i_6_n_7\
    );
\digit_location_14_V_2_reg_3726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[4]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(4),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[5]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(5),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[6]_i_1_n_7\,
      Q => digit_location_14_V_2_reg_3726(6),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_14_V_2_reg_3726[7]_i_2_n_7\,
      Q => digit_location_14_V_2_reg_3726(7),
      R => '0'
    );
\digit_location_14_V_2_reg_3726_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_14_V_2_reg_3726_reg[3]_i_2_n_7\,
      CO(3) => \NLW_digit_location_14_V_2_reg_3726_reg[7]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_8\,
      CO(1) => \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_9\,
      CO(0) => \digit_location_14_V_2_reg_3726_reg[7]_i_5_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => phi_ln215_1_i_reg_7045(6 downto 4),
      O(3 downto 0) => digit_location_1_V_fu_6811_p2(7 downto 4),
      S(3) => \digit_location_14_V_2_reg_3726[7]_i_6_n_7\,
      S(2) => \digit_location_14_V_2_reg_3726[7]_i_7_n_7\,
      S(1) => \digit_location_14_V_2_reg_3726[7]_i_8_n_7\,
      S(0) => \digit_location_14_V_2_reg_3726[7]_i_9_n_7\
    );
\digit_location_14_V_4_reg_4740[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4740(0),
      O => \digit_location_14_V_4_reg_4740[0]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4740(1),
      O => \digit_location_14_V_4_reg_4740[1]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(2),
      O => \digit_location_14_V_4_reg_4740[2]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(3),
      O => \digit_location_14_V_4_reg_4740[3]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(4),
      O => \digit_location_14_V_4_reg_4740[4]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(5),
      O => \digit_location_14_V_4_reg_4740[5]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_14_V_4_reg_4740(6),
      O => \digit_location_14_V_4_reg_4740[6]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3726(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_14_V_5_reg_4983(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_14_V_4_reg_4740(7),
      O => \digit_location_14_V_4_reg_4740[7]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[0]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(0),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[1]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(1),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[2]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(2),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[3]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(3),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[4]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(4),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[5]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(5),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[6]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(6),
      R => '0'
    );
\digit_location_14_V_4_reg_4740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4740[7]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4740(7),
      R => '0'
    );
\digit_location_14_V_5_reg_4983[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4740(0),
      O => \digit_location_14_V_5_reg_4983[0]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4740(1),
      O => \digit_location_14_V_5_reg_4983[1]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(2),
      O => \digit_location_14_V_5_reg_4983[2]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(3),
      O => \digit_location_14_V_5_reg_4983[3]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(4),
      O => \digit_location_14_V_5_reg_4983[4]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_14_V_4_reg_4740(5),
      O => \digit_location_14_V_5_reg_4983[5]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_14_V_4_reg_4740(6),
      O => \digit_location_14_V_5_reg_4983[6]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4983(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_14_V_4_reg_4740(7),
      O => \digit_location_14_V_5_reg_4983[7]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4983[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_14_V_5_reg_4983[7]_i_3_n_7\,
      O => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\
    );
\digit_location_14_V_5_reg_4983[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => previous_sorting_fre_3_reg_71080,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(2),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(2),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(3),
      I5 => p_0149_0_i_i_reg_4916(3),
      O => \digit_location_14_V_5_reg_4983[7]_i_3_n_7\
    );
\digit_location_14_V_5_reg_4983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[0]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(0),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[1]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(1),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[2]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(2),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[3]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(3),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[4]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(4),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[5]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(5),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[6]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(6),
      R => '0'
    );
\digit_location_14_V_5_reg_4983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_14_V_5_reg_4983[7]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4983(7),
      R => '0'
    );
\digit_location_14_V_reg_316[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(0),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(0)
    );
\digit_location_14_V_reg_316[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(1),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(1)
    );
\digit_location_14_V_reg_316[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(2),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(2)
    );
\digit_location_14_V_reg_316[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(3),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(3)
    );
\digit_location_14_V_reg_316[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(4),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(4)
    );
\digit_location_14_V_reg_316[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(5),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(5)
    );
\digit_location_14_V_reg_316[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(6),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(6)
    );
\digit_location_14_V_reg_316[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_14_V_reg_316[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4740(7),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(7)
    );
\digit_location_14_V_reg_316[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(1),
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(3),
      I4 => ap_CS_fsm_state23,
      O => \digit_location_14_V_reg_316[7]_i_2_n_7\
    );
\digit_location_14_V_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(0),
      Q => digit_location_14_V_reg_316(0),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(1),
      Q => digit_location_14_V_reg_316(1),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(2),
      Q => digit_location_14_V_reg_316(2),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(3),
      Q => digit_location_14_V_reg_316(3),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(4),
      Q => digit_location_14_V_reg_316(4),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(5),
      Q => digit_location_14_V_reg_316(5),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(6),
      Q => digit_location_14_V_reg_316(6),
      R => '0'
    );
\digit_location_14_V_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5867_p32(7),
      Q => digit_location_14_V_reg_316(7),
      R => '0'
    );
\digit_location_15_V_2_reg_4729[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4729(0),
      O => \digit_location_15_V_2_reg_4729[0]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4729(1),
      O => \digit_location_15_V_2_reg_4729[1]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(2),
      O => \digit_location_15_V_2_reg_4729[2]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(3),
      O => \digit_location_15_V_2_reg_4729[3]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(4),
      O => \digit_location_15_V_2_reg_4729[4]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(5),
      O => \digit_location_15_V_2_reg_4729[5]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_15_V_2_reg_4729(6),
      O => \digit_location_15_V_2_reg_4729[6]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3891(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_15_V_3_reg_4928(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_15_V_2_reg_4729(7),
      O => \digit_location_15_V_2_reg_4729[7]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[0]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(0),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[1]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(1),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[2]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(2),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[3]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(3),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[4]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(4),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[5]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(5),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[6]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(6),
      R => '0'
    );
\digit_location_15_V_2_reg_4729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4729[7]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4729(7),
      R => '0'
    );
\digit_location_15_V_3_reg_4928[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4729(0),
      O => \p_1_in__0\(0)
    );
\digit_location_15_V_3_reg_4928[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FB0"
    )
        port map (
      I0 => icmp_ln879_2_reg_7092,
      I1 => tmp_1_i_reg_7097(0),
      I2 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4905(0),
      O => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\
    );
\digit_location_15_V_3_reg_4928[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4729(1),
      O => \p_1_in__0\(1)
    );
\digit_location_15_V_3_reg_4928[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(2),
      O => \p_1_in__0\(2)
    );
\digit_location_15_V_3_reg_4928[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(3),
      O => \p_1_in__0\(3)
    );
\digit_location_15_V_3_reg_4928[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(4),
      O => \p_1_in__0\(4)
    );
\digit_location_15_V_3_reg_4928[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_15_V_2_reg_4729(5),
      O => \p_1_in__0\(5)
    );
\digit_location_15_V_3_reg_4928[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sort_u0_out_value_v_ce0\,
      I1 => p_0_in(0),
      O => sort_U0_out_value_V_we0
    );
\digit_location_15_V_3_reg_4928[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_15_V_2_reg_4729(6),
      O => \p_1_in__0\(6)
    );
\digit_location_15_V_3_reg_4928[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4928(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_15_V_2_reg_4729(7),
      O => \p_1_in__0\(7)
    );
\digit_location_15_V_3_reg_4928[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45050505"
    )
        port map (
      I0 => \digit_location_14_V_5_reg_4983[7]_i_2_n_7\,
      I1 => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(1),
      I2 => previous_sorting_fre_3_reg_71080,
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(2),
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(3),
      O => \digit_location_15_V_3_reg_4928[7]_i_2_n_7\
    );
\digit_location_15_V_3_reg_4928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(0),
      Q => digit_location_15_V_3_reg_4928(0),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(1),
      Q => digit_location_15_V_3_reg_4928(1),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(2),
      Q => digit_location_15_V_3_reg_4928(2),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(3),
      Q => digit_location_15_V_3_reg_4928(3),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(4),
      Q => digit_location_15_V_3_reg_4928(4),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(5),
      Q => digit_location_15_V_3_reg_4928(5),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(6),
      Q => digit_location_15_V_3_reg_4928(6),
      R => '0'
    );
\digit_location_15_V_3_reg_4928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \p_1_in__0\(7),
      Q => digit_location_15_V_3_reg_4928(7),
      R => '0'
    );
\digit_location_15_V_reg_304[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(0),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(0)
    );
\digit_location_15_V_reg_304[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(1),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(1)
    );
\digit_location_15_V_reg_304[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(2),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(2)
    );
\digit_location_15_V_reg_304[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(3),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(3)
    );
\digit_location_15_V_reg_304[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(4),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(4)
    );
\digit_location_15_V_reg_304[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(5),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(5)
    );
\digit_location_15_V_reg_304[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(6),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(6)
    );
\digit_location_15_V_reg_304[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_15_V_reg_304[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4729(7),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(7)
    );
\digit_location_15_V_reg_304[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(1),
      I1 => p_0149_0_i_i_reg_4916(2),
      I2 => ap_CS_fsm_state23,
      I3 => p_0149_0_i_i_reg_4916(3),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_15_V_reg_304[7]_i_2_n_7\
    );
\digit_location_15_V_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(0),
      Q => digit_location_15_V_reg_304(0),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(1),
      Q => digit_location_15_V_reg_304(1),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(2),
      Q => digit_location_15_V_reg_304(2),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(3),
      Q => digit_location_15_V_reg_304(3),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(4),
      Q => digit_location_15_V_reg_304(4),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(5),
      Q => digit_location_15_V_reg_304(5),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(6),
      Q => digit_location_15_V_reg_304(6),
      R => '0'
    );
\digit_location_15_V_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5812_p32(7),
      Q => digit_location_15_V_reg_304(7),
      R => '0'
    );
\digit_location_1_V_1_reg_3869[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(0),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(0),
      O => \digit_location_1_V_1_reg_3869[0]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(1),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(1),
      O => \digit_location_1_V_1_reg_3869[1]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(2),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(2),
      O => \digit_location_1_V_1_reg_3869[2]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(3),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(3),
      O => \digit_location_1_V_1_reg_3869[3]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(4),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(4),
      O => \digit_location_1_V_1_reg_3869[4]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(5),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(5),
      O => \digit_location_1_V_1_reg_3869[5]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(6),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(6),
      O => \digit_location_1_V_1_reg_3869[6]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\,
      I2 => digit_location_1_V_1_reg_3869(7),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_1_V_s_reg_472(7),
      O => \digit_location_1_V_1_reg_3869[7]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3869[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => trunc_ln60_reg_7041(1),
      I1 => trunc_ln60_reg_7041(0),
      I2 => trunc_ln60_reg_7041(2),
      I3 => trunc_ln60_reg_7041(3),
      I4 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      O => \digit_location_1_V_1_reg_3869[7]_i_2_n_7\
    );
\digit_location_1_V_1_reg_3869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[0]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(0),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[1]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(1),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[2]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(2),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[3]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(3),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[4]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(4),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[5]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(5),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[6]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(6),
      R => '0'
    );
\digit_location_1_V_1_reg_3869_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_1_V_1_reg_3869[7]_i_1_n_7\,
      Q => digit_location_1_V_1_reg_3869(7),
      R => '0'
    );
\digit_location_1_V_3_reg_4883[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4883(0),
      O => \digit_location_1_V_3_reg_4883[0]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4883(1),
      O => \digit_location_1_V_3_reg_4883[1]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(2),
      O => \digit_location_1_V_3_reg_4883[2]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(3),
      O => \digit_location_1_V_3_reg_4883[3]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(4),
      O => \digit_location_1_V_3_reg_4883[4]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(5),
      O => \digit_location_1_V_3_reg_4883[5]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_1_V_3_reg_4883(6),
      O => \digit_location_1_V_3_reg_4883[6]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3869(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_1_V_4_reg_5698(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_1_V_3_reg_4883(7),
      O => \digit_location_1_V_3_reg_4883[7]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[0]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(0),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[1]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(1),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[2]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(2),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[3]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(3),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[4]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(4),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[5]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(5),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[6]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(6),
      R => '0'
    );
\digit_location_1_V_3_reg_4883_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4883[7]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4883(7),
      R => '0'
    );
\digit_location_1_V_4_reg_5698[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4883(0),
      O => \digit_location_1_V_4_reg_5698[0]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4883(1),
      O => \digit_location_1_V_4_reg_5698[1]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(2),
      O => \digit_location_1_V_4_reg_5698[2]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(3),
      O => \digit_location_1_V_4_reg_5698[3]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(4),
      O => \digit_location_1_V_4_reg_5698[4]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_1_V_3_reg_4883(5),
      O => \digit_location_1_V_4_reg_5698[5]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_1_V_3_reg_4883(6),
      O => \digit_location_1_V_4_reg_5698[6]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5698(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_1_V_3_reg_4883(7),
      O => \digit_location_1_V_4_reg_5698[7]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5698[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(1),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I4 => p_0149_0_i_i_reg_4916(0),
      I5 => \digit_location_3_V_4_reg_5588[7]_i_3_n_7\,
      O => \digit_location_1_V_4_reg_5698[7]_i_2_n_7\
    );
\digit_location_1_V_4_reg_5698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[0]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(0),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[1]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(1),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[2]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(2),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[3]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(3),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[4]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(4),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[5]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(5),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[6]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(6),
      R => '0'
    );
\digit_location_1_V_4_reg_5698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_1_V_4_reg_5698[7]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5698(7),
      R => '0'
    );
\digit_location_1_V_s_reg_472[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(0),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(0)
    );
\digit_location_1_V_s_reg_472[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(1),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(1)
    );
\digit_location_1_V_s_reg_472[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(2),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(2)
    );
\digit_location_1_V_s_reg_472[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(3),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(3)
    );
\digit_location_1_V_s_reg_472[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(4),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(4)
    );
\digit_location_1_V_s_reg_472[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(5),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(5)
    );
\digit_location_1_V_s_reg_472[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(6),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(6)
    );
\digit_location_1_V_s_reg_472[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_1_V_s_reg_472[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4883(7),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(7)
    );
\digit_location_1_V_s_reg_472[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(1),
      I1 => p_0149_0_i_i_reg_4916(2),
      I2 => ap_CS_fsm_state23,
      I3 => p_0149_0_i_i_reg_4916(3),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_1_V_s_reg_472[7]_i_2_n_7\
    );
\digit_location_1_V_s_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(0),
      Q => digit_location_1_V_s_reg_472(0),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(1),
      Q => digit_location_1_V_s_reg_472(1),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(2),
      Q => digit_location_1_V_s_reg_472(2),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(3),
      Q => digit_location_1_V_s_reg_472(3),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(4),
      Q => digit_location_1_V_s_reg_472(4),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(5),
      Q => digit_location_1_V_s_reg_472(5),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(6),
      Q => digit_location_1_V_s_reg_472(6),
      R => '0'
    );
\digit_location_1_V_s_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6582_p32(7),
      Q => digit_location_1_V_s_reg_472(7),
      R => '0'
    );
\digit_location_2_V_1_reg_3858[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(0),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(0),
      O => \digit_location_2_V_1_reg_3858[0]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(1),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(1),
      O => \digit_location_2_V_1_reg_3858[1]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(2),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(2),
      O => \digit_location_2_V_1_reg_3858[2]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(3),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(3),
      O => \digit_location_2_V_1_reg_3858[3]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(4),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(4),
      O => \digit_location_2_V_1_reg_3858[4]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(5),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(5),
      O => \digit_location_2_V_1_reg_3858[5]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(6),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(6),
      O => \digit_location_2_V_1_reg_3858[6]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\,
      I2 => digit_location_2_V_1_reg_3858(7),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_2_V_s_reg_460(7),
      O => \digit_location_2_V_1_reg_3858[7]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3858[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I1 => trunc_ln60_reg_7041(3),
      I2 => trunc_ln60_reg_7041(2),
      I3 => trunc_ln60_reg_7041(1),
      I4 => trunc_ln60_reg_7041(0),
      O => \digit_location_2_V_1_reg_3858[7]_i_2_n_7\
    );
\digit_location_2_V_1_reg_3858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[0]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(0),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[1]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(1),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[2]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(2),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[3]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(3),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[4]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(4),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[5]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(5),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[6]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(6),
      R => '0'
    );
\digit_location_2_V_1_reg_3858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_2_V_1_reg_3858[7]_i_1_n_7\,
      Q => digit_location_2_V_1_reg_3858(7),
      R => '0'
    );
\digit_location_2_V_3_reg_4872[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4872(0),
      O => \digit_location_2_V_3_reg_4872[0]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4872(1),
      O => \digit_location_2_V_3_reg_4872[1]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(2),
      O => \digit_location_2_V_3_reg_4872[2]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(3),
      O => \digit_location_2_V_3_reg_4872[3]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(4),
      O => \digit_location_2_V_3_reg_4872[4]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(5),
      O => \digit_location_2_V_3_reg_4872[5]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_2_V_3_reg_4872(6),
      O => \digit_location_2_V_3_reg_4872[6]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3858(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_2_V_4_reg_5643(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_2_V_3_reg_4872(7),
      O => \digit_location_2_V_3_reg_4872[7]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[0]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(0),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[1]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(1),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[2]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(2),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[3]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(3),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[4]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(4),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[5]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(5),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[6]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(6),
      R => '0'
    );
\digit_location_2_V_3_reg_4872_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4872[7]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4872(7),
      R => '0'
    );
\digit_location_2_V_4_reg_5643[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4872(0),
      O => \digit_location_2_V_4_reg_5643[0]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4872(1),
      O => \digit_location_2_V_4_reg_5643[1]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(2),
      O => \digit_location_2_V_4_reg_5643[2]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(3),
      O => \digit_location_2_V_4_reg_5643[3]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(4),
      O => \digit_location_2_V_4_reg_5643[4]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_2_V_3_reg_4872(5),
      O => \digit_location_2_V_4_reg_5643[5]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_2_V_3_reg_4872(6),
      O => \digit_location_2_V_4_reg_5643[6]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5643(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_2_V_3_reg_4872(7),
      O => \digit_location_2_V_4_reg_5643[7]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5643[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047034400"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_3_V_4_reg_5588[7]_i_3_n_7\,
      O => \digit_location_2_V_4_reg_5643[7]_i_2_n_7\
    );
\digit_location_2_V_4_reg_5643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[0]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(0),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[1]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(1),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[2]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(2),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[3]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(3),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[4]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(4),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[5]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(5),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[6]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(6),
      R => '0'
    );
\digit_location_2_V_4_reg_5643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_2_V_4_reg_5643[7]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5643(7),
      R => '0'
    );
\digit_location_2_V_s_reg_460[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(0),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(0)
    );
\digit_location_2_V_s_reg_460[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(1),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(1)
    );
\digit_location_2_V_s_reg_460[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(2),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(2)
    );
\digit_location_2_V_s_reg_460[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(3),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(3)
    );
\digit_location_2_V_s_reg_460[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(4),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(4)
    );
\digit_location_2_V_s_reg_460[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(5),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(5)
    );
\digit_location_2_V_s_reg_460[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(6),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(6)
    );
\digit_location_2_V_s_reg_460[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_2_V_s_reg_460[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4872(7),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(7)
    );
\digit_location_2_V_s_reg_460[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(3),
      I1 => ap_CS_fsm_state23,
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(0),
      I4 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_2_V_s_reg_460[7]_i_2_n_7\
    );
\digit_location_2_V_s_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(0),
      Q => digit_location_2_V_s_reg_460(0),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(1),
      Q => digit_location_2_V_s_reg_460(1),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(2),
      Q => digit_location_2_V_s_reg_460(2),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(3),
      Q => digit_location_2_V_s_reg_460(3),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(4),
      Q => digit_location_2_V_s_reg_460(4),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(5),
      Q => digit_location_2_V_s_reg_460(5),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(6),
      Q => digit_location_2_V_s_reg_460(6),
      R => '0'
    );
\digit_location_2_V_s_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6527_p32(7),
      Q => digit_location_2_V_s_reg_460(7),
      R => '0'
    );
\digit_location_3_V_1_reg_3847[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[0]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[1]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[2]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[3]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[4]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[5]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[6]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_3_V_s_reg_448(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\,
      I3 => digit_location_3_V_1_reg_3847(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_3_V_1_reg_3847[7]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3847[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(1),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(3),
      I4 => trunc_ln60_reg_7041(2),
      O => \digit_location_3_V_1_reg_3847[7]_i_2_n_7\
    );
\digit_location_3_V_1_reg_3847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[0]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(0),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[1]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(1),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[2]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(2),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[3]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(3),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[4]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(4),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[5]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(5),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[6]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(6),
      R => '0'
    );
\digit_location_3_V_1_reg_3847_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_3_V_1_reg_3847[7]_i_1_n_7\,
      Q => digit_location_3_V_1_reg_3847(7),
      R => '0'
    );
\digit_location_3_V_3_reg_4861[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4861(0),
      O => \digit_location_3_V_3_reg_4861[0]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4861(1),
      O => \digit_location_3_V_3_reg_4861[1]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(2),
      O => \digit_location_3_V_3_reg_4861[2]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(3),
      O => \digit_location_3_V_3_reg_4861[3]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(4),
      O => \digit_location_3_V_3_reg_4861[4]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(5),
      O => \digit_location_3_V_3_reg_4861[5]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_3_V_3_reg_4861(6),
      O => \digit_location_3_V_3_reg_4861[6]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3847(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_3_V_4_reg_5588(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_3_V_3_reg_4861(7),
      O => \digit_location_3_V_3_reg_4861[7]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[0]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(0),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[1]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(1),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[2]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(2),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[3]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(3),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[4]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(4),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[5]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(5),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[6]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(6),
      R => '0'
    );
\digit_location_3_V_3_reg_4861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4861[7]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4861(7),
      R => '0'
    );
\digit_location_3_V_4_reg_5588[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4861(0),
      O => \digit_location_3_V_4_reg_5588[0]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4861(1),
      O => \digit_location_3_V_4_reg_5588[1]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(2),
      O => \digit_location_3_V_4_reg_5588[2]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(3),
      O => \digit_location_3_V_4_reg_5588[3]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(4),
      O => \digit_location_3_V_4_reg_5588[4]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_3_V_3_reg_4861(5),
      O => \digit_location_3_V_4_reg_5588[5]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_3_V_3_reg_4861(6),
      O => \digit_location_3_V_4_reg_5588[6]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5588(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_3_V_3_reg_4861(7),
      O => \digit_location_3_V_4_reg_5588[7]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5588[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_3_V_4_reg_5588[7]_i_3_n_7\,
      O => \digit_location_3_V_4_reg_5588[7]_i_2_n_7\
    );
\digit_location_3_V_4_reg_5588[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFAFAF"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(2),
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(2),
      I2 => previous_sorting_fre_3_reg_71080,
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(3),
      I4 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I5 => p_0149_0_i_i_reg_4916(3),
      O => \digit_location_3_V_4_reg_5588[7]_i_3_n_7\
    );
\digit_location_3_V_4_reg_5588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[0]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(0),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[1]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(1),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[2]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(2),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[3]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(3),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[4]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(4),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[5]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(5),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[6]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(6),
      R => '0'
    );
\digit_location_3_V_4_reg_5588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_3_V_4_reg_5588[7]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5588(7),
      R => '0'
    );
\digit_location_3_V_s_reg_448[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(0),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(0)
    );
\digit_location_3_V_s_reg_448[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(1),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(1)
    );
\digit_location_3_V_s_reg_448[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(2),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(2)
    );
\digit_location_3_V_s_reg_448[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(3),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(3)
    );
\digit_location_3_V_s_reg_448[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(4),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(4)
    );
\digit_location_3_V_s_reg_448[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(5),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(5)
    );
\digit_location_3_V_s_reg_448[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(6),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(6)
    );
\digit_location_3_V_s_reg_448[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_3_V_s_reg_448[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4861(7),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(7)
    );
\digit_location_3_V_s_reg_448[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(3),
      I1 => ap_CS_fsm_state23,
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_3_V_s_reg_448[7]_i_2_n_7\
    );
\digit_location_3_V_s_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(0),
      Q => digit_location_3_V_s_reg_448(0),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(1),
      Q => digit_location_3_V_s_reg_448(1),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(2),
      Q => digit_location_3_V_s_reg_448(2),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(3),
      Q => digit_location_3_V_s_reg_448(3),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(4),
      Q => digit_location_3_V_s_reg_448(4),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(5),
      Q => digit_location_3_V_s_reg_448(5),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(6),
      Q => digit_location_3_V_s_reg_448(6),
      R => '0'
    );
\digit_location_3_V_s_reg_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6472_p32(7),
      Q => digit_location_3_V_s_reg_448(7),
      R => '0'
    );
\digit_location_4_V_1_reg_3836[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[0]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[1]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[2]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[3]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[4]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[5]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[6]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_4_V_s_reg_436(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\,
      I3 => digit_location_4_V_1_reg_3836(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_4_V_1_reg_3836[7]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3836[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(3),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(2),
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_4_V_1_reg_3836[7]_i_2_n_7\
    );
\digit_location_4_V_1_reg_3836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[0]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(0),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[1]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(1),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[2]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(2),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[3]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(3),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[4]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(4),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[5]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(5),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[6]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(6),
      R => '0'
    );
\digit_location_4_V_1_reg_3836_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_4_V_1_reg_3836[7]_i_1_n_7\,
      Q => digit_location_4_V_1_reg_3836(7),
      R => '0'
    );
\digit_location_4_V_3_reg_4850[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4850(0),
      O => \digit_location_4_V_3_reg_4850[0]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4850(1),
      O => \digit_location_4_V_3_reg_4850[1]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(2),
      O => \digit_location_4_V_3_reg_4850[2]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(3),
      O => \digit_location_4_V_3_reg_4850[3]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(4),
      O => \digit_location_4_V_3_reg_4850[4]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(5),
      O => \digit_location_4_V_3_reg_4850[5]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_4_V_3_reg_4850(6),
      O => \digit_location_4_V_3_reg_4850[6]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3836(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_4_V_4_reg_5533(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_4_V_3_reg_4850(7),
      O => \digit_location_4_V_3_reg_4850[7]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[0]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(0),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[1]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(1),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[2]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(2),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[3]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(3),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[4]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(4),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[5]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(5),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[6]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(6),
      R => '0'
    );
\digit_location_4_V_3_reg_4850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4850[7]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4850(7),
      R => '0'
    );
\digit_location_4_V_4_reg_5533[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4850(0),
      O => \digit_location_4_V_4_reg_5533[0]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4850(1),
      O => \digit_location_4_V_4_reg_5533[1]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(2),
      O => \digit_location_4_V_4_reg_5533[2]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(3),
      O => \digit_location_4_V_4_reg_5533[3]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(4),
      O => \digit_location_4_V_4_reg_5533[4]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_4_V_3_reg_4850(5),
      O => \digit_location_4_V_4_reg_5533[5]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_4_V_3_reg_4850(6),
      O => \digit_location_4_V_4_reg_5533[6]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5533(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_4_V_3_reg_4850(7),
      O => \digit_location_4_V_4_reg_5533[7]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5533[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_7_V_4_reg_5368[7]_i_3_n_7\,
      O => \digit_location_4_V_4_reg_5533[7]_i_2_n_7\
    );
\digit_location_4_V_4_reg_5533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[0]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(0),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[1]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(1),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[2]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(2),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[3]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(3),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[4]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(4),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[5]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(5),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[6]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(6),
      R => '0'
    );
\digit_location_4_V_4_reg_5533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_4_V_4_reg_5533[7]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5533(7),
      R => '0'
    );
\digit_location_4_V_s_reg_436[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(0),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(0)
    );
\digit_location_4_V_s_reg_436[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(1),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(1)
    );
\digit_location_4_V_s_reg_436[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(2),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(2)
    );
\digit_location_4_V_s_reg_436[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(3),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(3)
    );
\digit_location_4_V_s_reg_436[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(4),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(4)
    );
\digit_location_4_V_s_reg_436[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(5),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(5)
    );
\digit_location_4_V_s_reg_436[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(6),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(6)
    );
\digit_location_4_V_s_reg_436[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_4_V_s_reg_436[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4850(7),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(7)
    );
\digit_location_4_V_s_reg_436[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(2),
      I2 => ap_CS_fsm_state23,
      I3 => p_0149_0_i_i_reg_4916(3),
      I4 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_4_V_s_reg_436[7]_i_2_n_7\
    );
\digit_location_4_V_s_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(0),
      Q => digit_location_4_V_s_reg_436(0),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(1),
      Q => digit_location_4_V_s_reg_436(1),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(2),
      Q => digit_location_4_V_s_reg_436(2),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(3),
      Q => digit_location_4_V_s_reg_436(3),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(4),
      Q => digit_location_4_V_s_reg_436(4),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(5),
      Q => digit_location_4_V_s_reg_436(5),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(6),
      Q => digit_location_4_V_s_reg_436(6),
      R => '0'
    );
\digit_location_4_V_s_reg_436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6417_p32(7),
      Q => digit_location_4_V_s_reg_436(7),
      R => '0'
    );
\digit_location_5_V_1_reg_3825[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[0]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[1]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[2]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[3]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[4]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[5]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[6]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_5_V_s_reg_424(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\,
      I3 => digit_location_5_V_1_reg_3825(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_5_V_1_reg_3825[7]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3825[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(3),
      I2 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I3 => trunc_ln60_reg_7041(2),
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_5_V_1_reg_3825[7]_i_2_n_7\
    );
\digit_location_5_V_1_reg_3825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[0]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(0),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[1]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(1),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[2]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(2),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[3]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(3),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[4]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(4),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[5]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(5),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[6]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(6),
      R => '0'
    );
\digit_location_5_V_1_reg_3825_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_5_V_1_reg_3825[7]_i_1_n_7\,
      Q => digit_location_5_V_1_reg_3825(7),
      R => '0'
    );
\digit_location_5_V_3_reg_4839[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4839(0),
      O => \digit_location_5_V_3_reg_4839[0]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4839(1),
      O => \digit_location_5_V_3_reg_4839[1]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(2),
      O => \digit_location_5_V_3_reg_4839[2]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(3),
      O => \digit_location_5_V_3_reg_4839[3]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(4),
      O => \digit_location_5_V_3_reg_4839[4]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(5),
      O => \digit_location_5_V_3_reg_4839[5]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_5_V_3_reg_4839(6),
      O => \digit_location_5_V_3_reg_4839[6]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3825(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_5_V_4_reg_5478(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_5_V_3_reg_4839(7),
      O => \digit_location_5_V_3_reg_4839[7]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[0]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(0),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[1]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(1),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[2]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(2),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[3]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(3),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[4]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(4),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[5]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(5),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[6]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(6),
      R => '0'
    );
\digit_location_5_V_3_reg_4839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4839[7]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4839(7),
      R => '0'
    );
\digit_location_5_V_4_reg_5478[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4839(0),
      O => \digit_location_5_V_4_reg_5478[0]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4839(1),
      O => \digit_location_5_V_4_reg_5478[1]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(2),
      O => \digit_location_5_V_4_reg_5478[2]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(3),
      O => \digit_location_5_V_4_reg_5478[3]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(4),
      O => \digit_location_5_V_4_reg_5478[4]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_5_V_3_reg_4839(5),
      O => \digit_location_5_V_4_reg_5478[5]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_5_V_3_reg_4839(6),
      O => \digit_location_5_V_4_reg_5478[6]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5478(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_5_V_3_reg_4839(7),
      O => \digit_location_5_V_4_reg_5478[7]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5478[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(1),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I4 => p_0149_0_i_i_reg_4916(0),
      I5 => \digit_location_7_V_4_reg_5368[7]_i_3_n_7\,
      O => \digit_location_5_V_4_reg_5478[7]_i_2_n_7\
    );
\digit_location_5_V_4_reg_5478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[0]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(0),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[1]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(1),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[2]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(2),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[3]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(3),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[4]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(4),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[5]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(5),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[6]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(6),
      R => '0'
    );
\digit_location_5_V_4_reg_5478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_5_V_4_reg_5478[7]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5478(7),
      R => '0'
    );
\digit_location_5_V_s_reg_424[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(0),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(0)
    );
\digit_location_5_V_s_reg_424[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(1),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(1)
    );
\digit_location_5_V_s_reg_424[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(2),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(2)
    );
\digit_location_5_V_s_reg_424[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(3),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(3)
    );
\digit_location_5_V_s_reg_424[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(4),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(4)
    );
\digit_location_5_V_s_reg_424[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(5),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(5)
    );
\digit_location_5_V_s_reg_424[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(6),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(6)
    );
\digit_location_5_V_s_reg_424[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_5_V_s_reg_424[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4839(7),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(7)
    );
\digit_location_5_V_s_reg_424[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(2),
      I2 => ap_CS_fsm_state23,
      I3 => p_0149_0_i_i_reg_4916(3),
      I4 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_5_V_s_reg_424[7]_i_2_n_7\
    );
\digit_location_5_V_s_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(0),
      Q => digit_location_5_V_s_reg_424(0),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(1),
      Q => digit_location_5_V_s_reg_424(1),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(2),
      Q => digit_location_5_V_s_reg_424(2),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(3),
      Q => digit_location_5_V_s_reg_424(3),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(4),
      Q => digit_location_5_V_s_reg_424(4),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(5),
      Q => digit_location_5_V_s_reg_424(5),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(6),
      Q => digit_location_5_V_s_reg_424(6),
      R => '0'
    );
\digit_location_5_V_s_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6362_p32(7),
      Q => digit_location_5_V_s_reg_424(7),
      R => '0'
    );
\digit_location_6_V_1_reg_3814[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[0]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[1]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[2]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[3]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[4]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[5]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[6]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_6_V_s_reg_412(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\,
      I3 => digit_location_6_V_1_reg_3814(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_6_V_1_reg_3814[7]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3814[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => trunc_ln60_reg_7041(2),
      I1 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I2 => trunc_ln60_reg_7041(3),
      I3 => trunc_ln60_reg_7041(1),
      I4 => trunc_ln60_reg_7041(0),
      O => \digit_location_6_V_1_reg_3814[7]_i_2_n_7\
    );
\digit_location_6_V_1_reg_3814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[0]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(0),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[1]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(1),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[2]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(2),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[3]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(3),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[4]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(4),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[5]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(5),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[6]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(6),
      R => '0'
    );
\digit_location_6_V_1_reg_3814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_6_V_1_reg_3814[7]_i_1_n_7\,
      Q => digit_location_6_V_1_reg_3814(7),
      R => '0'
    );
\digit_location_6_V_3_reg_4828[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4828(0),
      O => \digit_location_6_V_3_reg_4828[0]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4828(1),
      O => \digit_location_6_V_3_reg_4828[1]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(2),
      O => \digit_location_6_V_3_reg_4828[2]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(3),
      O => \digit_location_6_V_3_reg_4828[3]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(4),
      O => \digit_location_6_V_3_reg_4828[4]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(5),
      O => \digit_location_6_V_3_reg_4828[5]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_6_V_3_reg_4828(6),
      O => \digit_location_6_V_3_reg_4828[6]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3814(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_6_V_4_reg_5423(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_6_V_3_reg_4828(7),
      O => \digit_location_6_V_3_reg_4828[7]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[0]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(0),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[1]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(1),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[2]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(2),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[3]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(3),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[4]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(4),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[5]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(5),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[6]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(6),
      R => '0'
    );
\digit_location_6_V_3_reg_4828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4828[7]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4828(7),
      R => '0'
    );
\digit_location_6_V_4_reg_5423[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4828(0),
      O => \digit_location_6_V_4_reg_5423[0]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4828(1),
      O => \digit_location_6_V_4_reg_5423[1]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(2),
      O => \digit_location_6_V_4_reg_5423[2]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(3),
      O => \digit_location_6_V_4_reg_5423[3]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(4),
      O => \digit_location_6_V_4_reg_5423[4]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_6_V_3_reg_4828(5),
      O => \digit_location_6_V_4_reg_5423[5]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_6_V_3_reg_4828(6),
      O => \digit_location_6_V_4_reg_5423[6]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5423(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_6_V_3_reg_4828(7),
      O => \digit_location_6_V_4_reg_5423[7]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5423[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4703440000000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_7_V_4_reg_5368[7]_i_3_n_7\,
      O => \digit_location_6_V_4_reg_5423[7]_i_2_n_7\
    );
\digit_location_6_V_4_reg_5423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[0]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(0),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[1]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(1),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[2]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(2),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[3]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(3),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[4]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(4),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[5]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(5),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[6]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(6),
      R => '0'
    );
\digit_location_6_V_4_reg_5423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_6_V_4_reg_5423[7]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5423(7),
      R => '0'
    );
\digit_location_6_V_s_reg_412[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(0),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(0)
    );
\digit_location_6_V_s_reg_412[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(1),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(1)
    );
\digit_location_6_V_s_reg_412[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(2),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(2)
    );
\digit_location_6_V_s_reg_412[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(3),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(3)
    );
\digit_location_6_V_s_reg_412[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(4),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(4)
    );
\digit_location_6_V_s_reg_412[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(5),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(5)
    );
\digit_location_6_V_s_reg_412[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(6),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(6)
    );
\digit_location_6_V_s_reg_412[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_6_V_s_reg_412[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4828(7),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(7)
    );
\digit_location_6_V_s_reg_412[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(0),
      I1 => p_0149_0_i_i_reg_4916(1),
      I2 => p_0149_0_i_i_reg_4916(3),
      I3 => ap_CS_fsm_state23,
      I4 => p_0149_0_i_i_reg_4916(2),
      O => \digit_location_6_V_s_reg_412[7]_i_2_n_7\
    );
\digit_location_6_V_s_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(0),
      Q => digit_location_6_V_s_reg_412(0),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(1),
      Q => digit_location_6_V_s_reg_412(1),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(2),
      Q => digit_location_6_V_s_reg_412(2),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(3),
      Q => digit_location_6_V_s_reg_412(3),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(4),
      Q => digit_location_6_V_s_reg_412(4),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(5),
      Q => digit_location_6_V_s_reg_412(5),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(6),
      Q => digit_location_6_V_s_reg_412(6),
      R => '0'
    );
\digit_location_6_V_s_reg_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6307_p32(7),
      Q => digit_location_6_V_s_reg_412(7),
      R => '0'
    );
\digit_location_7_V_1_reg_3803[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(0),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(0),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(0),
      O => \digit_location_7_V_1_reg_3803[0]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(1),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(1),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(1),
      O => \digit_location_7_V_1_reg_3803[1]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(2),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(2),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(2),
      O => \digit_location_7_V_1_reg_3803[2]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(3),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(3),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(3),
      O => \digit_location_7_V_1_reg_3803[3]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(4),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(4),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(4),
      O => \digit_location_7_V_1_reg_3803[4]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(5),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(5),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(5),
      O => \digit_location_7_V_1_reg_3803[5]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(6),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(6),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(6),
      O => \digit_location_7_V_1_reg_3803[6]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => digit_location_1_V_fu_6811_p2(7),
      I1 => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\,
      I2 => digit_location_7_V_1_reg_3803(7),
      I3 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      I4 => digit_location_7_V_s_reg_400(7),
      O => \digit_location_7_V_1_reg_3803[7]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3803[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(1),
      I2 => trunc_ln60_reg_7041(2),
      I3 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I4 => trunc_ln60_reg_7041(3),
      O => \digit_location_7_V_1_reg_3803[7]_i_2_n_7\
    );
\digit_location_7_V_1_reg_3803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[0]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(0),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[1]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(1),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[2]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(2),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[3]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(3),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[4]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(4),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[5]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(5),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[6]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(6),
      R => '0'
    );
\digit_location_7_V_1_reg_3803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_7_V_1_reg_3803[7]_i_1_n_7\,
      Q => digit_location_7_V_1_reg_3803(7),
      R => '0'
    );
\digit_location_7_V_3_reg_4817[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4817(0),
      O => \digit_location_7_V_3_reg_4817[0]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4817(1),
      O => \digit_location_7_V_3_reg_4817[1]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(2),
      O => \digit_location_7_V_3_reg_4817[2]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(3),
      O => \digit_location_7_V_3_reg_4817[3]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(4),
      O => \digit_location_7_V_3_reg_4817[4]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(5),
      O => \digit_location_7_V_3_reg_4817[5]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_7_V_3_reg_4817(6),
      O => \digit_location_7_V_3_reg_4817[6]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3803(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_7_V_4_reg_5368(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_7_V_3_reg_4817(7),
      O => \digit_location_7_V_3_reg_4817[7]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[0]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(0),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[1]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(1),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[2]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(2),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[3]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(3),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[4]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(4),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[5]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(5),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[6]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(6),
      R => '0'
    );
\digit_location_7_V_3_reg_4817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4817[7]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4817(7),
      R => '0'
    );
\digit_location_7_V_4_reg_5368[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4817(0),
      O => \digit_location_7_V_4_reg_5368[0]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4817(1),
      O => \digit_location_7_V_4_reg_5368[1]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(2),
      O => \digit_location_7_V_4_reg_5368[2]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(3),
      O => \digit_location_7_V_4_reg_5368[3]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(4),
      O => \digit_location_7_V_4_reg_5368[4]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_7_V_3_reg_4817(5),
      O => \digit_location_7_V_4_reg_5368[5]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_7_V_3_reg_4817(6),
      O => \digit_location_7_V_4_reg_5368[6]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5368(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_7_V_3_reg_4817(7),
      O => \digit_location_7_V_4_reg_5368[7]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5368[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \digit_location_7_V_4_reg_5368[7]_i_3_n_7\,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(0),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I5 => p_0149_0_i_i_reg_4916(1),
      O => \digit_location_7_V_4_reg_5368[7]_i_2_n_7\
    );
\digit_location_7_V_4_reg_5368[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000000C0A0A0"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(2),
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(2),
      I2 => previous_sorting_fre_3_reg_71080,
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(3),
      I4 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I5 => p_0149_0_i_i_reg_4916(3),
      O => \digit_location_7_V_4_reg_5368[7]_i_3_n_7\
    );
\digit_location_7_V_4_reg_5368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[0]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(0),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[1]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(1),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[2]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(2),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[3]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(3),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[4]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(4),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[5]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(5),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[6]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(6),
      R => '0'
    );
\digit_location_7_V_4_reg_5368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_7_V_4_reg_5368[7]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5368(7),
      R => '0'
    );
\digit_location_7_V_s_reg_400[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(0),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(0)
    );
\digit_location_7_V_s_reg_400[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(1),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(1)
    );
\digit_location_7_V_s_reg_400[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(2),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(2)
    );
\digit_location_7_V_s_reg_400[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(3),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(3)
    );
\digit_location_7_V_s_reg_400[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(4),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(4)
    );
\digit_location_7_V_s_reg_400[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(5),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(5)
    );
\digit_location_7_V_s_reg_400[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(6),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(6)
    );
\digit_location_7_V_s_reg_400[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_7_V_s_reg_400[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4817(7),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(7)
    );
\digit_location_7_V_s_reg_400[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(3),
      I1 => ap_CS_fsm_state23,
      I2 => p_0149_0_i_i_reg_4916(2),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_7_V_s_reg_400[7]_i_2_n_7\
    );
\digit_location_7_V_s_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(0),
      Q => digit_location_7_V_s_reg_400(0),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(1),
      Q => digit_location_7_V_s_reg_400(1),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(2),
      Q => digit_location_7_V_s_reg_400(2),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(3),
      Q => digit_location_7_V_s_reg_400(3),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(4),
      Q => digit_location_7_V_s_reg_400(4),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(5),
      Q => digit_location_7_V_s_reg_400(5),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(6),
      Q => digit_location_7_V_s_reg_400(6),
      R => '0'
    );
\digit_location_7_V_s_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6252_p32(7),
      Q => digit_location_7_V_s_reg_400(7),
      R => '0'
    );
\digit_location_8_V_1_reg_3792[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(0),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[0]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(1),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[1]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(2),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[2]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(3),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[3]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(4),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[4]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(5),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[5]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(6),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[6]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_8_V_s_reg_388(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\,
      I3 => digit_location_8_V_1_reg_3792(7),
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_8_V_1_reg_3792[7]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3792[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(2),
      I2 => trunc_ln60_reg_7041(3),
      I3 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_8_V_1_reg_3792[7]_i_2_n_7\
    );
\digit_location_8_V_1_reg_3792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[0]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(0),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[1]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(1),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[2]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(2),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[3]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(3),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[4]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(4),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[5]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(5),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[6]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(6),
      R => '0'
    );
\digit_location_8_V_1_reg_3792_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_8_V_1_reg_3792[7]_i_1_n_7\,
      Q => digit_location_8_V_1_reg_3792(7),
      R => '0'
    );
\digit_location_8_V_3_reg_4806[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(0),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4806(0),
      O => \digit_location_8_V_3_reg_4806[0]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(1),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4806(1),
      O => \digit_location_8_V_3_reg_4806[1]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(2),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(2),
      O => \digit_location_8_V_3_reg_4806[2]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(3),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(3),
      O => \digit_location_8_V_3_reg_4806[3]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(4),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(4),
      O => \digit_location_8_V_3_reg_4806[4]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(5),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(5),
      O => \digit_location_8_V_3_reg_4806[5]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(6),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_8_V_3_reg_4806(6),
      O => \digit_location_8_V_3_reg_4806[6]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3792(7),
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_8_V_4_reg_5313(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_8_V_3_reg_4806(7),
      O => \digit_location_8_V_3_reg_4806[7]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[0]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(0),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[1]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(1),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[2]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(2),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[3]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(3),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[4]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(4),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[5]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(5),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[6]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(6),
      R => '0'
    );
\digit_location_8_V_3_reg_4806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4806[7]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4806(7),
      R => '0'
    );
\digit_location_8_V_4_reg_5313[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4806(0),
      O => \digit_location_8_V_4_reg_5313[0]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4806(1),
      O => \digit_location_8_V_4_reg_5313[1]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(2),
      O => \digit_location_8_V_4_reg_5313[2]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(3),
      O => \digit_location_8_V_4_reg_5313[3]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(4),
      O => \digit_location_8_V_4_reg_5313[4]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_8_V_3_reg_4806(5),
      O => \digit_location_8_V_4_reg_5313[5]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_8_V_3_reg_4806(6),
      O => \digit_location_8_V_4_reg_5313[6]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5313(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_8_V_3_reg_4806(7),
      O => \digit_location_8_V_4_reg_5313[7]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5313[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      I3 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I4 => p_0149_0_i_i_reg_4916(1),
      I5 => \digit_location_11_V_4_reg_5148[7]_i_3_n_7\,
      O => \digit_location_8_V_4_reg_5313[7]_i_2_n_7\
    );
\digit_location_8_V_4_reg_5313_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[0]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(0),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[1]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(1),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[2]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(2),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[3]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(3),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[4]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(4),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[5]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(5),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[6]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(6),
      R => '0'
    );
\digit_location_8_V_4_reg_5313_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_8_V_4_reg_5313[7]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5313(7),
      R => '0'
    );
\digit_location_8_V_s_reg_388[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(0),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(0)
    );
\digit_location_8_V_s_reg_388[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(1),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(1)
    );
\digit_location_8_V_s_reg_388[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(2),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(2)
    );
\digit_location_8_V_s_reg_388[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(3),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(3)
    );
\digit_location_8_V_s_reg_388[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(4),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(4)
    );
\digit_location_8_V_s_reg_388[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(5),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(5)
    );
\digit_location_8_V_s_reg_388[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(6),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(6)
    );
\digit_location_8_V_s_reg_388[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_8_V_s_reg_388[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4806(7),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(7)
    );
\digit_location_8_V_s_reg_388[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(2),
      I1 => ap_CS_fsm_state23,
      I2 => p_0149_0_i_i_reg_4916(3),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_8_V_s_reg_388[7]_i_2_n_7\
    );
\digit_location_8_V_s_reg_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(0),
      Q => digit_location_8_V_s_reg_388(0),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(1),
      Q => digit_location_8_V_s_reg_388(1),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(2),
      Q => digit_location_8_V_s_reg_388(2),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(3),
      Q => digit_location_8_V_s_reg_388(3),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(4),
      Q => digit_location_8_V_s_reg_388(4),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(5),
      Q => digit_location_8_V_s_reg_388(5),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(6),
      Q => digit_location_8_V_s_reg_388(6),
      R => '0'
    );
\digit_location_8_V_s_reg_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6197_p32(7),
      Q => digit_location_8_V_s_reg_388(7),
      R => '0'
    );
\digit_location_9_V_1_reg_3781[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(0),
      I1 => digit_location_1_V_fu_6811_p2(0),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[0]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[0]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(1),
      I1 => digit_location_1_V_fu_6811_p2(1),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[1]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[1]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(2),
      I1 => digit_location_1_V_fu_6811_p2(2),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[2]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[2]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(3),
      I1 => digit_location_1_V_fu_6811_p2(3),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[3]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[3]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(4),
      I1 => digit_location_1_V_fu_6811_p2(4),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[4]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[4]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(5),
      I1 => digit_location_1_V_fu_6811_p2(5),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[5]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[5]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(6),
      I1 => digit_location_1_V_fu_6811_p2(6),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[6]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[6]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => digit_location_9_V_s_reg_376(7),
      I1 => digit_location_1_V_fu_6811_p2(7),
      I2 => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\,
      I3 => \digit_location_9_V_1_reg_3781_reg_n_7_[7]\,
      I4 => \digit_location_14_V_2_reg_3726[7]_i_3_n_7\,
      O => \digit_location_9_V_1_reg_3781[7]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3781[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => trunc_ln60_reg_7041(0),
      I1 => trunc_ln60_reg_7041(2),
      I2 => trunc_ln60_reg_7041(3),
      I3 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I4 => trunc_ln60_reg_7041(1),
      O => \digit_location_9_V_1_reg_3781[7]_i_2_n_7\
    );
\digit_location_9_V_1_reg_3781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[0]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[0]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[1]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[1]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[2]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[2]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[3]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[3]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[4]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[4]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[5]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[5]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[6]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[6]\,
      R => '0'
    );
\digit_location_9_V_1_reg_3781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_location_9_V_1_reg_3781,
      D => \digit_location_9_V_1_reg_3781[7]_i_1_n_7\,
      Q => \digit_location_9_V_1_reg_3781_reg_n_7_[7]\,
      R => '0'
    );
\digit_location_9_V_3_reg_4795[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4795(0),
      O => \digit_location_9_V_3_reg_4795[0]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4795(1),
      O => \digit_location_9_V_3_reg_4795[1]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(2),
      O => \digit_location_9_V_3_reg_4795[2]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(3),
      O => \digit_location_9_V_3_reg_4795[3]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(4),
      O => \digit_location_9_V_3_reg_4795[4]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(5),
      O => \digit_location_9_V_3_reg_4795[5]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_9_V_3_reg_4795(6),
      O => \digit_location_9_V_3_reg_4795[6]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_9_V_1_reg_3781_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state18,
      I2 => digit_location_9_V_4_reg_5258(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_9_V_3_reg_4795(7),
      O => \digit_location_9_V_3_reg_4795[7]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[0]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(0),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[1]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(1),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[2]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(2),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[3]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(3),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[4]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(4),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[5]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(5),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[6]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(6),
      R => '0'
    );
\digit_location_9_V_3_reg_4795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4795[7]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4795(7),
      R => '0'
    );
\digit_location_9_V_4_reg_5258[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_15_V_3_reg_4928[0]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(0),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4795(0),
      O => \digit_location_9_V_4_reg_5258[0]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[1]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(1),
      I3 => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4795(1),
      O => \digit_location_9_V_4_reg_5258[1]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[2]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(2),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(2),
      O => \digit_location_9_V_4_reg_5258[2]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[3]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(3),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(3),
      O => \digit_location_9_V_4_reg_5258[3]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[4]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(4),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(4),
      O => \digit_location_9_V_4_reg_5258[4]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[5]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(5),
      I3 => sort_U0_out_value_V_we0,
      I4 => digit_location_9_V_3_reg_4795(5),
      O => \digit_location_9_V_4_reg_5258[5]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[6]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(6),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_9_V_3_reg_4795(6),
      O => \digit_location_9_V_4_reg_5258[6]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \digit_location_0_V_reg_4905[7]_i_2_n_7\,
      I1 => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5258(7),
      I3 => \^ap_enable_reg_pp4_iter3_reg_0\,
      I4 => digit_location_9_V_3_reg_4795(7),
      O => \digit_location_9_V_4_reg_5258[7]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5258[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A000A20200000"
    )
        port map (
      I0 => \digit_location_11_V_4_reg_5148[7]_i_3_n_7\,
      I1 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I2 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I5 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_9_V_4_reg_5258[7]_i_2_n_7\
    );
\digit_location_9_V_4_reg_5258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[0]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(0),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[1]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(1),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[2]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(2),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[3]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(3),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[4]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(4),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[5]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(5),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[6]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(6),
      R => '0'
    );
\digit_location_9_V_4_reg_5258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_3_reg_71080,
      D => \digit_location_9_V_4_reg_5258[7]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5258(7),
      R => '0'
    );
\digit_location_9_V_s_reg_376[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(0),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(0),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(0)
    );
\digit_location_9_V_s_reg_376[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(1),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(1),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(1)
    );
\digit_location_9_V_s_reg_376[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(2),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(2),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(2)
    );
\digit_location_9_V_s_reg_376[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(3),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(3),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(3)
    );
\digit_location_9_V_s_reg_376[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(4),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(4),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(4)
    );
\digit_location_9_V_s_reg_376[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(5),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(5),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(5)
    );
\digit_location_9_V_s_reg_376[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(6),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(6),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(6)
    );
\digit_location_9_V_s_reg_376[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4905(7),
      I1 => \digit_location_9_V_s_reg_376[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4795(7),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(7)
    );
\digit_location_9_V_s_reg_376[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4916(2),
      I1 => ap_CS_fsm_state23,
      I2 => p_0149_0_i_i_reg_4916(3),
      I3 => p_0149_0_i_i_reg_4916(1),
      I4 => p_0149_0_i_i_reg_4916(0),
      O => \digit_location_9_V_s_reg_376[7]_i_2_n_7\
    );
\digit_location_9_V_s_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(0),
      Q => digit_location_9_V_s_reg_376(0),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(1),
      Q => digit_location_9_V_s_reg_376(1),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(2),
      Q => digit_location_9_V_s_reg_376(2),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(3),
      Q => digit_location_9_V_s_reg_376(3),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(4),
      Q => digit_location_9_V_s_reg_376(4),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(5),
      Q => digit_location_9_V_s_reg_376(5),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(6),
      Q => digit_location_9_V_s_reg_376(6),
      R => '0'
    );
\digit_location_9_V_s_reg_376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6142_p32(7),
      Q => digit_location_9_V_s_reg_376(7),
      R => '0'
    );
huffman_encoding_g8j_U14: entity work.design_1_huffman_encoding_0_1_huffman_encoding_g8j
     port map (
      D(3 downto 0) => grp_fu_6695_p2(3 downto 0),
      Q(2 downto 0) => zext_ln29_reg_6961(4 downto 2),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      \dout_array_reg[0][0]_0\ => sorting_frequency_V_U_n_59,
      \dout_array_reg[0][1]_0\ => sorting_frequency_V_U_n_60,
      \dout_array_reg[0][2]_0\ => sorting_frequency_V_U_n_61,
      \dout_array_reg[0][3]_0\ => sorting_frequency_V_U_n_62,
      \dout_array_reg[0][4]_0\ => sorting_frequency_V_U_n_63,
      \dout_array_reg[0][5]_0\ => sorting_frequency_V_U_n_64,
      \dout_array_reg[0][6]_0\ => sorting_frequency_V_U_n_65,
      \dout_array_reg[0][7]_0\ => sorting_frequency_V_U_n_66,
      ram_reg => huffman_encoding_g8j_U14_n_7,
      ram_reg_0 => huffman_encoding_g8j_U14_n_8,
      ram_reg_1 => huffman_encoding_g8j_U14_n_9,
      ram_reg_2 => huffman_encoding_g8j_U14_n_10,
      ram_reg_3 => huffman_encoding_g8j_U14_n_11,
      ram_reg_4 => huffman_encoding_g8j_U14_n_12,
      ram_reg_5 => huffman_encoding_g8j_U14_n_13,
      ram_reg_6 => huffman_encoding_g8j_U14_n_14,
      sorting_frequency_V_2_reg_7003(31 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 0)
    );
huffman_encoding_hbi_U15: entity work.design_1_huffman_encoding_0_1_huffman_encoding_hbi
     port map (
      D(7 downto 0) => tmp_i_fu_6708_p18(7 downto 0),
      Q(3 downto 0) => digit_V_reg_7014(3 downto 0),
      \tmp_i_reg_7027_reg[0]_i_3_0\ => \digit_histogram_0_V_reg_1942[1]_i_2_n_7\,
      \tmp_i_reg_7027_reg[2]_i_3_0\ => \digit_histogram_0_V_reg_1942[5]_i_2_n_7\,
      \tmp_i_reg_7027_reg[7]_i_2_0\(7 downto 0) => digit_histogram_15_3_reg_1766(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_1\(7 downto 0) => digit_histogram_15_4_reg_1966(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_2\(7 downto 0) => digit_histogram_14_3_reg_1777(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_3\(7 downto 0) => digit_histogram_14_4_reg_2021(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_4\(7 downto 0) => digit_histogram_13_3_reg_1788(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_5\(7 downto 0) => digit_histogram_13_4_reg_2076(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_6\(7 downto 0) => digit_histogram_12_3_reg_1799(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_2_7\(7 downto 0) => digit_histogram_12_4_reg_2131(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_0\ => \digit_histogram_0_V_reg_1942[7]_i_2_n_7\,
      \tmp_i_reg_7027_reg[7]_i_3_1\(7 downto 0) => digit_histogram_11_3_reg_1810(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_2\(7 downto 0) => digit_histogram_11_4_reg_2186(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_3\(7 downto 0) => digit_histogram_10_3_reg_1821(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_4\(7 downto 0) => digit_histogram_10_4_reg_2241(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_5\(7 downto 0) => digit_histogram_9_V_3_reg_1832(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_6\(7 downto 0) => digit_histogram_9_V_4_reg_2296(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_7\(7 downto 0) => digit_histogram_8_V_3_reg_1843(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_3_8\(7 downto 0) => digit_histogram_8_V_4_reg_2351(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_0\(7 downto 0) => digit_histogram_7_V_3_reg_1854(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_1\(7 downto 0) => digit_histogram_7_V_4_reg_2406(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_2\(7 downto 0) => digit_histogram_6_V_3_reg_1865(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_3\(7 downto 0) => digit_histogram_6_V_4_reg_2461(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_4\(7 downto 0) => digit_histogram_5_V_3_reg_1876(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_5\(7 downto 0) => digit_histogram_5_V_4_reg_2516(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_6\(7 downto 0) => digit_histogram_4_V_3_reg_1887(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_4_7\(7 downto 0) => digit_histogram_4_V_4_reg_2571(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_0\(7 downto 0) => digit_histogram_3_V_3_reg_1898(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_1\(7 downto 0) => digit_histogram_3_V_4_reg_2626(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_2\(7 downto 0) => digit_histogram_2_V_3_reg_1909(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_3\(7 downto 0) => digit_histogram_2_V_4_reg_2681(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_4\(7 downto 0) => digit_histogram_1_V_3_reg_1920(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_5\(7 downto 0) => digit_histogram_1_V_4_reg_2736(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_6\(7 downto 0) => digit_histogram_0_V_4_reg_1931(7 downto 0),
      \tmp_i_reg_7027_reg[7]_i_5_7\(7 downto 0) => digit_histogram_0_V_5_reg_2791(7 downto 0)
    );
huffman_encoding_hbi_U16: entity work.design_1_huffman_encoding_0_1_huffman_encoding_hbi_14
     port map (
      D(7 downto 0) => phi_ln215_1_i_fu_6767_p18(7 downto 0),
      Q(3 downto 0) => \i6_0_i_i_reg_3880_reg__0\(3 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_0\(7 downto 0) => digit_histogram_14_5_reg_2901(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_1\(7 downto 0) => digit_histogram_6_V_5_reg_3341(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_2\(7 downto 0) => digit_histogram_5_V_5_reg_3396(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_3\(7 downto 0) => digit_histogram_4_V_5_reg_3451(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_4\(7 downto 0) => digit_histogram_3_V_5_reg_3506(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_5\(7 downto 0) => digit_histogram_2_V_5_reg_3561(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_6\(7 downto 0) => digit_histogram_1_V_5_reg_3616(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_2_7\(7 downto 0) => digit_histogram_0_V_6_reg_3671(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_0\(7 downto 0) => digit_histogram_13_5_reg_2956(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_1\(7 downto 0) => digit_histogram_12_5_reg_3011(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_2\(7 downto 0) => digit_histogram_11_5_reg_3066(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_3\(7 downto 0) => digit_histogram_10_5_reg_3121(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_4\(7 downto 0) => digit_histogram_9_V_5_reg_3176(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_5\(7 downto 0) => digit_histogram_8_V_5_reg_3231(7 downto 0),
      \phi_ln215_1_i_reg_7045_reg[7]_i_3_6\(7 downto 0) => digit_histogram_7_V_5_reg_3286(7 downto 0)
    );
huffman_encoding_hbi_U17: entity work.design_1_huffman_encoding_0_1_huffman_encoding_hbi_15
     port map (
      D(7 downto 0) => tmp_1_i_fu_6852_p18(7 downto 0),
      DOADO(3 downto 0) => digit_V_1_reg_7075(3 downto 0),
      Q(7 downto 0) => digit_location_15_V_3_reg_4928(7 downto 0),
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0,
      \tmp_1_i_reg_7097_reg[1]_i_2_0\ => \digit_location_0_V_reg_4905[0]_i_2_n_7\,
      \tmp_1_i_reg_7097_reg[6]_i_5_0\ => \^ap_enable_reg_pp4_iter3_reg_0\,
      \tmp_1_i_reg_7097_reg[7]_i_2_0\(7 downto 0) => digit_location_15_V_2_reg_4729(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_1\(7 downto 0) => digit_location_14_V_5_reg_4983(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_2\(7 downto 0) => digit_location_14_V_4_reg_4740(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_3\(7 downto 0) => digit_location_13_V_4_reg_5038(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_4\(7 downto 0) => digit_location_13_V_3_reg_4751(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_5\(7 downto 0) => digit_location_12_V_4_reg_5093(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_2_6\(7 downto 0) => digit_location_12_V_3_reg_4762(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_0\(7 downto 0) => digit_location_11_V_4_reg_5148(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_1\(7 downto 0) => digit_location_11_V_3_reg_4773(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_2\(7 downto 0) => digit_location_10_V_4_reg_5203(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_3\(7 downto 0) => digit_location_10_V_3_reg_4784(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_4\(7 downto 0) => digit_location_9_V_4_reg_5258(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_5\(7 downto 0) => digit_location_9_V_3_reg_4795(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_6\(7 downto 0) => digit_location_8_V_4_reg_5313(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_3_7\(7 downto 0) => digit_location_8_V_3_reg_4806(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_0\(7 downto 0) => digit_location_7_V_4_reg_5368(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_1\(7 downto 0) => digit_location_7_V_3_reg_4817(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_2\(7 downto 0) => digit_location_6_V_4_reg_5423(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_3\(7 downto 0) => digit_location_6_V_3_reg_4828(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_4\(7 downto 0) => digit_location_5_V_4_reg_5478(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_5\(7 downto 0) => digit_location_5_V_3_reg_4839(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_6\(7 downto 0) => digit_location_4_V_4_reg_5533(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_4_7\(7 downto 0) => digit_location_4_V_3_reg_4850(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_0\(7 downto 0) => digit_location_3_V_4_reg_5588(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_1\(7 downto 0) => digit_location_3_V_3_reg_4861(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_2\(7 downto 0) => digit_location_2_V_4_reg_5643(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_3\(7 downto 0) => digit_location_2_V_3_reg_4872(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_4\(7 downto 0) => digit_location_1_V_4_reg_5698(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_5\(7 downto 0) => digit_location_1_V_3_reg_4883(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_6\(7 downto 0) => digit_location_0_V_1_reg_5753(7 downto 0),
      \tmp_1_i_reg_7097_reg[7]_i_5_7\(7 downto 0) => digit_location_0_V_s_reg_4894(7 downto 0)
    );
\i6_0_i_i_reg_3880[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => i_3_fu_6805_p2(0)
    );
\i6_0_i_i_reg_3880[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => i_3_fu_6805_p2(1)
    );
\i6_0_i_i_reg_3880[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      I2 => \i6_0_i_i_reg_3880_reg__0\(2),
      O => i_3_fu_6805_p2(2)
    );
\i6_0_i_i_reg_3880[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(3),
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(0),
      I3 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => i_3_fu_6805_p2(3)
    );
\i6_0_i_i_reg_3880[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => i6_0_i_i_reg_38800,
      O => i6_0_i_i_reg_3880
    );
\i6_0_i_i_reg_3880[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => ap_condition_428,
      I1 => i6_0_i_i_reg_3880_reg(4),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      I4 => \i6_0_i_i_reg_3880_reg__0\(1),
      I5 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => i6_0_i_i_reg_38800
    );
\i6_0_i_i_reg_3880[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3880_reg(4),
      I1 => \i6_0_i_i_reg_3880_reg__0\(0),
      I2 => \i6_0_i_i_reg_3880_reg__0\(1),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      I4 => \i6_0_i_i_reg_3880_reg__0\(3),
      O => i_3_fu_6805_p2(4)
    );
\i6_0_i_i_reg_3880_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i6_0_i_i_reg_38800,
      D => i_3_fu_6805_p2(0),
      Q => \i6_0_i_i_reg_3880_reg__0\(0),
      S => i6_0_i_i_reg_3880
    );
\i6_0_i_i_reg_3880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i6_0_i_i_reg_38800,
      D => i_3_fu_6805_p2(1),
      Q => \i6_0_i_i_reg_3880_reg__0\(1),
      R => i6_0_i_i_reg_3880
    );
\i6_0_i_i_reg_3880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i6_0_i_i_reg_38800,
      D => i_3_fu_6805_p2(2),
      Q => \i6_0_i_i_reg_3880_reg__0\(2),
      R => i6_0_i_i_reg_3880
    );
\i6_0_i_i_reg_3880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i6_0_i_i_reg_38800,
      D => i_3_fu_6805_p2(3),
      Q => \i6_0_i_i_reg_3880_reg__0\(3),
      R => i6_0_i_i_reg_3880
    );
\i6_0_i_i_reg_3880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i6_0_i_i_reg_38800,
      D => i_3_fu_6805_p2(4),
      Q => i6_0_i_i_reg_3880_reg(4),
      R => i6_0_i_i_reg_3880
    );
\i_0_i_i_reg_864[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      O => i_fu_6668_p2(0)
    );
\i_0_i_i_reg_864[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(0),
      I1 => i_0_i_i_reg_864_reg(1),
      O => i_fu_6668_p2(1)
    );
\i_0_i_i_reg_864[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(2),
      I1 => i_0_i_i_reg_864_reg(1),
      I2 => i_0_i_i_reg_864_reg(0),
      O => i_fu_6668_p2(2)
    );
\i_0_i_i_reg_864[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(3),
      I1 => i_0_i_i_reg_864_reg(0),
      I2 => i_0_i_i_reg_864_reg(1),
      I3 => i_0_i_i_reg_864_reg(2),
      O => i_fu_6668_p2(3)
    );
\i_0_i_i_reg_864[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_0_i_i_reg_864_reg(1),
      I2 => i_0_i_i_reg_864_reg(0),
      I3 => i_0_i_i_reg_864_reg(4),
      I4 => i_0_i_i_reg_864_reg(2),
      I5 => i_0_i_i_reg_864_reg(3),
      O => ap_NS_fsm154_out
    );
\i_0_i_i_reg_864[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_i_i_reg_864_reg(4),
      I1 => i_0_i_i_reg_864_reg(3),
      I2 => i_0_i_i_reg_864_reg(2),
      I3 => i_0_i_i_reg_864_reg(1),
      I4 => i_0_i_i_reg_864_reg(0),
      O => i_fu_6668_p2(4)
    );
\i_0_i_i_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm154_out,
      D => i_fu_6668_p2(0),
      Q => i_0_i_i_reg_864_reg(0),
      R => i_0_i_i_reg_864
    );
\i_0_i_i_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm154_out,
      D => i_fu_6668_p2(1),
      Q => i_0_i_i_reg_864_reg(1),
      R => i_0_i_i_reg_864
    );
\i_0_i_i_reg_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm154_out,
      D => i_fu_6668_p2(2),
      Q => i_0_i_i_reg_864_reg(2),
      R => i_0_i_i_reg_864
    );
\i_0_i_i_reg_864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm154_out,
      D => i_fu_6668_p2(3),
      Q => i_0_i_i_reg_864_reg(3),
      R => i_0_i_i_reg_864
    );
\i_0_i_i_reg_864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm154_out,
      D => i_fu_6668_p2(4),
      Q => i_0_i_i_reg_864_reg(4),
      R => i_0_i_i_reg_864
    );
\icmp_ln23_reg_6922_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln23_reg_6922,
      Q => icmp_ln23_reg_6922_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln23_reg_6922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => CO(0),
      Q => icmp_ln23_reg_6922,
      R => '0'
    );
\icmp_ln40_reg_6977_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => icmp_ln40_reg_6977,
      Q => icmp_ln40_reg_6977_pp2_iter1_reg,
      R => '0'
    );
\icmp_ln40_reg_6977_pp2_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln40_reg_6977_pp2_iter1_reg,
      Q => icmp_ln40_reg_6977_pp2_iter2_reg,
      R => '0'
    );
\icmp_ln40_reg_6977_pp2_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln40_reg_6977_pp2_iter2_reg,
      Q => \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln40_reg_6977_pp2_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0]\,
      Q => icmp_ln40_reg_6977_pp2_iter4_reg,
      R => '0'
    );
\icmp_ln40_reg_6977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => \icmp_ln40_reg_6977_reg[0]_0\(0),
      Q => icmp_ln40_reg_6977,
      R => '0'
    );
\icmp_ln58_reg_7037[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000000"
    )
        port map (
      I0 => \icmp_ln58_reg_7037[0]_i_2_n_7\,
      I1 => \i6_0_i_i_reg_3880_reg__0\(2),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => i6_0_i_i_reg_3880_reg(4),
      I4 => ap_CS_fsm_pp3_stage0,
      I5 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      O => \icmp_ln58_reg_7037[0]_i_1_n_7\
    );
\icmp_ln58_reg_7037[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i6_0_i_i_reg_3880_reg__0\(0),
      I1 => \i6_0_i_i_reg_3880_reg__0\(1),
      O => \icmp_ln58_reg_7037[0]_i_2_n_7\
    );
\icmp_ln58_reg_7037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln58_reg_7037[0]_i_1_n_7\,
      Q => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln67_reg_7055[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln69_reg_7064_reg[0]_0\(0),
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => icmp_ln67_reg_7055,
      O => \icmp_ln67_reg_7055[0]_i_1_n_7\
    );
\icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln67_reg_7055,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\,
      O => \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7\
    );
\icmp_ln67_reg_7055_pp4_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln67_reg_7055_pp4_iter1_reg[0]_i_1_n_7\,
      Q => \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln67_reg_7055_pp4_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\,
      Q => p_0_in(0),
      R => '0'
    );
\icmp_ln67_reg_7055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln67_reg_7055[0]_i_1_n_7\,
      Q => icmp_ln67_reg_7055,
      R => '0'
    );
\icmp_ln879_2_reg_7092[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\,
      O => \icmp_ln879_2_reg_7092[0]_i_1_n_7\
    );
\icmp_ln879_2_reg_7092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => icmp_ln879_2_fu_6847_p2,
      Q => icmp_ln879_2_reg_7092,
      R => '0'
    );
\icmp_ln879_reg_7022[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln40_reg_6977_pp2_iter3_reg_reg_n_7_[0]\,
      O => icmp_ln40_reg_6977_pp2_iter3_reg
    );
\icmp_ln879_reg_7022[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => digit_V_reg_7014(0),
      I1 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      I2 => digit_V_reg_7014(1),
      I3 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      I4 => \icmp_ln879_reg_7022[0]_i_3_n_7\,
      O => icmp_ln879_fu_6703_p2
    );
\icmp_ln879_reg_7022[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFFFFFF47B8"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(2),
      I1 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(2),
      I3 => digit_V_reg_7014(2),
      I4 => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(3),
      I5 => digit_V_reg_7014(3),
      O => \icmp_ln879_reg_7022[0]_i_3_n_7\
    );
\icmp_ln879_reg_7022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => icmp_ln879_fu_6703_p2,
      Q => icmp_ln879_reg_7022,
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I2 => extLd7_loc_channel_empty_n,
      I3 => internal_full_n_reg,
      I4 => ap_done_reg,
      I5 => Block_codeRepl810_pr_U0_ap_continue,
      O => mOutPtr110_out
    );
\iptr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55400000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I2 => \^q\(1),
      I3 => ap_done_reg_0,
      I4 => sorted_0_i_full_n,
      I5 => ADDRARDADDR(0),
      O => ap_sync_reg_channel_write_sorted_0_reg_1
    );
\iptr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55400000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I1 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I2 => \^q\(1),
      I3 => ap_done_reg_0,
      I4 => sorted_1_i_full_n,
      I5 => ADDRBWRADDR(0),
      O => ap_sync_reg_channel_write_sorted_1_reg
    );
\j5_0_i_i_reg_1755[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      O => j_1_fu_6683_p2(0)
    );
\j5_0_i_i_reg_1755[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      O => j_1_fu_6683_p2(1)
    );
\j5_0_i_i_reg_1755[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      O => j_1_fu_6683_p2(2)
    );
\j5_0_i_i_reg_1755[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      I3 => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      O => j_1_fu_6683_p2(3)
    );
\j5_0_i_i_reg_1755[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(4),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      I3 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      I4 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      O => j_1_fu_6683_p2(4)
    );
\j5_0_i_i_reg_1755[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(5),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      I3 => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      I4 => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      I5 => \^j5_0_i_i_reg_1755_reg[8]_0\(4),
      O => j_1_fu_6683_p2(5)
    );
\j5_0_i_i_reg_1755[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(6),
      I1 => \j5_0_i_i_reg_1755[8]_i_3_n_7\,
      O => j_1_fu_6683_p2(6)
    );
\j5_0_i_i_reg_1755[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(7),
      I1 => \j5_0_i_i_reg_1755[8]_i_3_n_7\,
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(6),
      O => j_1_fu_6683_p2(7)
    );
\j5_0_i_i_reg_1755[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \icmp_ln40_reg_6977_reg[0]_0\(0),
      O => j5_0_i_i_reg_17550
    );
\j5_0_i_i_reg_1755[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(8),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(7),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(6),
      I3 => \j5_0_i_i_reg_1755[8]_i_3_n_7\,
      O => j_1_fu_6683_p2(8)
    );
\j5_0_i_i_reg_1755[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1755_reg[8]_0\(5),
      I1 => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      I2 => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      I3 => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      I4 => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      I5 => \^j5_0_i_i_reg_1755_reg[8]_0\(4),
      O => \j5_0_i_i_reg_1755[8]_i_3_n_7\
    );
\j5_0_i_i_reg_1755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(0),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(1),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(2),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(3),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(4),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(4),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(5),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(5),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(6),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(6),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(7),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(7),
      R => ap_CS_fsm_state8
    );
\j5_0_i_i_reg_1755_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17550,
      D => j_1_fu_6683_p2(8),
      Q => \^j5_0_i_i_reg_1755_reg[8]_0\(8),
      R => ap_CS_fsm_state8
    );
\j7_0_i_i_reg_4718[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j7_0_i_i_reg_4718_reg(0),
      O => j_2_fu_6836_p2(0)
    );
\j7_0_i_i_reg_4718[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j7_0_i_i_reg_4718_reg(0),
      I1 => j7_0_i_i_reg_4718_reg(1),
      O => j_2_fu_6836_p2(1)
    );
\j7_0_i_i_reg_4718[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j7_0_i_i_reg_4718_reg(2),
      I1 => j7_0_i_i_reg_4718_reg(1),
      I2 => j7_0_i_i_reg_4718_reg(0),
      O => j_2_fu_6836_p2(2)
    );
\j7_0_i_i_reg_4718[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      I1 => j7_0_i_i_reg_4718_reg(0),
      I2 => j7_0_i_i_reg_4718_reg(1),
      I3 => j7_0_i_i_reg_4718_reg(2),
      O => j_2_fu_6836_p2(3)
    );
\j7_0_i_i_reg_4718[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(1),
      I1 => j7_0_i_i_reg_4718_reg(2),
      I2 => j7_0_i_i_reg_4718_reg(1),
      I3 => j7_0_i_i_reg_4718_reg(0),
      I4 => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      O => j_2_fu_6836_p2(4)
    );
\j7_0_i_i_reg_4718[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(2),
      I1 => \^j7_0_i_i_reg_4718_reg[8]_0\(1),
      I2 => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      I3 => j7_0_i_i_reg_4718_reg(0),
      I4 => j7_0_i_i_reg_4718_reg(1),
      I5 => j7_0_i_i_reg_4718_reg(2),
      O => j_2_fu_6836_p2(5)
    );
\j7_0_i_i_reg_4718[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(3),
      I1 => \j7_0_i_i_reg_4718[8]_i_3_n_7\,
      O => j_2_fu_6836_p2(6)
    );
\j7_0_i_i_reg_4718[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(4),
      I1 => \^j7_0_i_i_reg_4718_reg[8]_0\(3),
      I2 => \j7_0_i_i_reg_4718[8]_i_3_n_7\,
      O => j_2_fu_6836_p2(7)
    );
\j7_0_i_i_reg_4718[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter0,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \zext_ln69_reg_7064_reg[0]_0\(0),
      O => j7_0_i_i_reg_47180
    );
\j7_0_i_i_reg_4718[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(5),
      I1 => \j7_0_i_i_reg_4718[8]_i_3_n_7\,
      I2 => \^j7_0_i_i_reg_4718_reg[8]_0\(3),
      I3 => \^j7_0_i_i_reg_4718_reg[8]_0\(4),
      O => j_2_fu_6836_p2(8)
    );
\j7_0_i_i_reg_4718[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4718_reg[8]_0\(2),
      I1 => \^j7_0_i_i_reg_4718_reg[8]_0\(1),
      I2 => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      I3 => j7_0_i_i_reg_4718_reg(0),
      I4 => j7_0_i_i_reg_4718_reg(1),
      I5 => j7_0_i_i_reg_4718_reg(2),
      O => \j7_0_i_i_reg_4718[8]_i_3_n_7\
    );
\j7_0_i_i_reg_4718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(0),
      Q => j7_0_i_i_reg_4718_reg(0),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(1),
      Q => j7_0_i_i_reg_4718_reg(1),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(2),
      Q => j7_0_i_i_reg_4718_reg(2),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(3),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(4),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(1),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(5),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(2),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(6),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(3),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(7),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(4),
      R => ap_CS_fsm_state18
    );
\j7_0_i_i_reg_4718_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47180,
      D => j_2_fu_6836_p2(8),
      Q => \^j7_0_i_i_reg_4718_reg[8]_0\(5),
      R => ap_CS_fsm_state18
    );
\j_0_i_i_reg_293[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      O => j_fu_6638_p2(0)
    );
\j_0_i_i_reg_293[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      O => j_fu_6638_p2(1)
    );
\j_0_i_i_reg_293[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(2),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      O => j_fu_6638_p2(2)
    );
\j_0_i_i_reg_293[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(3),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      I3 => \^j_0_i_i_reg_293_reg[8]_0\(2),
      O => j_fu_6638_p2(3)
    );
\j_0_i_i_reg_293[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(4),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(2),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      I3 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      I4 => \^j_0_i_i_reg_293_reg[8]_0\(3),
      O => j_fu_6638_p2(4)
    );
\j_0_i_i_reg_293[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(5),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(4),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(3),
      I3 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      I4 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      I5 => \^j_0_i_i_reg_293_reg[8]_0\(2),
      O => j_fu_6638_p2(5)
    );
\j_0_i_i_reg_293[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(6),
      I1 => \j_0_i_i_reg_293[8]_i_4_n_7\,
      O => j_fu_6638_p2(6)
    );
\j_0_i_i_reg_293[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(7),
      I1 => \j_0_i_i_reg_293[8]_i_4_n_7\,
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(6),
      O => j_fu_6638_p2(7)
    );
\j_0_i_i_reg_293[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_done_reg_0,
      I2 => filtered_value_V_t_empty_n,
      I3 => filtered_frequency_V_t_empty_n,
      I4 => extLd7_loc_channel_empty_n,
      O => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => CO(0),
      O => j_0_i_i_reg_2930
    );
\j_0_i_i_reg_293[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(8),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(7),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(6),
      I3 => \j_0_i_i_reg_293[8]_i_4_n_7\,
      O => j_fu_6638_p2(8)
    );
\j_0_i_i_reg_293[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j_0_i_i_reg_293_reg[8]_0\(5),
      I1 => \^j_0_i_i_reg_293_reg[8]_0\(4),
      I2 => \^j_0_i_i_reg_293_reg[8]_0\(3),
      I3 => \^j_0_i_i_reg_293_reg[8]_0\(0),
      I4 => \^j_0_i_i_reg_293_reg[8]_0\(1),
      I5 => \^j_0_i_i_reg_293_reg[8]_0\(2),
      O => \j_0_i_i_reg_293[8]_i_4_n_7\
    );
\j_0_i_i_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(0),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(0),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(1),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(1),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(2),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(2),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(3),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(3),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(4),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(4),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(5),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(5),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(6),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(6),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(7),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(7),
      R => ap_NS_fsm158_out
    );
\j_0_i_i_reg_293_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_0_i_i_reg_2930,
      D => j_fu_6638_p2(8),
      Q => \^j_0_i_i_reg_293_reg[8]_0\(8),
      R => ap_NS_fsm158_out
    );
\op2_assign_i_reg_676[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_i_reg_676_reg(2),
      O => shift_fu_6909_p2(2)
    );
\op2_assign_i_reg_676[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => op2_assign_i_reg_676_reg(2),
      I1 => op2_assign_i_reg_676_reg(3),
      O => shift_fu_6909_p2(3)
    );
\op2_assign_i_reg_676[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => op2_assign_i_reg_676_reg(4),
      I1 => op2_assign_i_reg_676_reg(3),
      I2 => op2_assign_i_reg_676_reg(2),
      O => shift_fu_6909_p2(4)
    );
\op2_assign_i_reg_676[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I1 => op2_assign_i_reg_676_reg(2),
      I2 => op2_assign_i_reg_676_reg(3),
      I3 => op2_assign_i_reg_676_reg(4),
      O => shift_fu_6909_p2(5)
    );
\op2_assign_i_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => shift_fu_6909_p2(2),
      Q => op2_assign_i_reg_676_reg(2),
      R => clear
    );
\op2_assign_i_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => shift_fu_6909_p2(3),
      Q => op2_assign_i_reg_676_reg(3),
      R => clear
    );
\op2_assign_i_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => shift_fu_6909_p2(4),
      Q => op2_assign_i_reg_676_reg(4),
      R => clear
    );
\op2_assign_i_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => shift_fu_6909_p2(5),
      Q => \^op2_assign_i_reg_676_reg[5]_0\(0),
      R => clear
    );
\p_0149_0_i_i_reg_4916[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(0),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(0),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(0)
    );
\p_0149_0_i_i_reg_4916[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(1),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(1),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(1)
    );
\p_0149_0_i_i_reg_4916[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(2),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(2),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(2)
    );
\p_0149_0_i_i_reg_4916[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_V_1_reg_7075_pp4_iter2_reg(3),
      I1 => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\,
      I2 => p_0149_0_i_i_reg_4916(3),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(3)
    );
\p_0149_0_i_i_reg_4916[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sort_u0_out_value_v_ce0\,
      I1 => p_0_in(0),
      O => \p_0149_0_i_i_reg_4916[3]_i_2_n_7\
    );
\p_0149_0_i_i_reg_4916_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(0),
      Q => p_0149_0_i_i_reg_4916(0),
      S => ap_CS_fsm_state18
    );
\p_0149_0_i_i_reg_4916_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(1),
      Q => p_0149_0_i_i_reg_4916(1),
      S => ap_CS_fsm_state18
    );
\p_0149_0_i_i_reg_4916_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(2),
      Q => p_0149_0_i_i_reg_4916(2),
      S => ap_CS_fsm_state18
    );
\p_0149_0_i_i_reg_4916_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4920_p4(3),
      Q => p_0149_0_i_i_reg_4916(3),
      S => ap_CS_fsm_state18
    );
\p_091_0_i_i_reg_1954[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(0),
      I1 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(0),
      O => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0)
    );
\p_091_0_i_i_reg_1954[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(1),
      I1 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(1),
      O => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1)
    );
\p_091_0_i_i_reg_1954[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(2),
      I1 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(2),
      O => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2)
    );
\p_091_0_i_i_reg_1954[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_091_0_i_i_reg_1954(3),
      I1 => \p_091_0_i_i_reg_1954[3]_i_2_n_7\,
      I2 => digit_V_reg_7014_pp2_iter4_reg(3),
      O => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(3)
    );
\p_091_0_i_i_reg_1954[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln40_reg_6977_pp2_iter4_reg,
      I1 => ap_enable_reg_pp2_iter5,
      O => \p_091_0_i_i_reg_1954[3]_i_2_n_7\
    );
\p_091_0_i_i_reg_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(0),
      Q => p_091_0_i_i_reg_1954(0),
      R => ap_CS_fsm_state8
    );
\p_091_0_i_i_reg_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(1),
      Q => p_091_0_i_i_reg_1954(1),
      R => ap_CS_fsm_state8
    );
\p_091_0_i_i_reg_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(2),
      Q => p_091_0_i_i_reg_1954(2),
      R => ap_CS_fsm_state8
    );
\p_091_0_i_i_reg_1954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_091_0_i_i_phi_fu_1958_p4(3),
      Q => p_091_0_i_i_reg_1954(3),
      R => ap_CS_fsm_state8
    );
\phi_ln215_1_i_reg_7045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(0),
      Q => phi_ln215_1_i_reg_7045(0),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(1),
      Q => phi_ln215_1_i_reg_7045(1),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(2),
      Q => phi_ln215_1_i_reg_7045(2),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(3),
      Q => phi_ln215_1_i_reg_7045(3),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(4),
      Q => phi_ln215_1_i_reg_7045(4),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(5),
      Q => phi_ln215_1_i_reg_7045(5),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(6),
      Q => phi_ln215_1_i_reg_7045(6),
      R => '0'
    );
\phi_ln215_1_i_reg_7045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => phi_ln215_1_i_fu_6767_p18(7),
      Q => phi_ln215_1_i_reg_7045(7),
      R => '0'
    );
previous_sorting_fre_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud
     port map (
      ADDRARDADDR(7 downto 0) => previous_sorting_fre_address0(7 downto 0),
      Q(7 downto 0) => zext_ln69_reg_7064_reg(7 downto 0),
      WEA(0) => previous_sorting_fre_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      icmp_ln40_reg_6977_pp2_iter1_reg => icmp_ln40_reg_6977_pp2_iter1_reg,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      previous_sorting_fre_3_reg_71080 => previous_sorting_fre_3_reg_71080,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      ram_reg(0) => ap_CS_fsm_pp4_stage0,
      ram_reg_0(7 downto 0) => zext_ln43_reg_6986_pp2_iter1_reg_reg(7 downto 0),
      ram_reg_1 => \icmp_ln67_reg_7055_pp4_iter1_reg_reg_n_7_[0]\,
      ram_reg_2 => \^sort_u0_out_value_v_ce0\,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sorting_frequency_V_2_reg_7003(31 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 0),
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0)
    );
previous_sorting_val_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb
     port map (
      ADDRARDADDR(7 downto 0) => previous_sorting_fre_address0(7 downto 0),
      DIADI(8 downto 0) => sorting_value_V_d0(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      WEA(0) => previous_sorting_fre_we0,
      ap_clk => ap_clk,
      previous_sorting_fre_3_reg_71080 => previous_sorting_fre_3_reg_71080,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      ram_reg(8 downto 0) => sorting_value_V_load_reg_7009(8 downto 0),
      ram_reg_0 => \^sort_u0_out_value_v_ce0\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => sort_U0_in_value_V_ce0
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln23_reg_6922,
      O => in_frequency_V_load_reg_69520
    );
\re_sort_location_las_reg_3891[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[3]_i_2_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[3]_i_3_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[3]_i_4_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[3]_i_5_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[3]\,
      I1 => digit_location_15_V_reg_304(3),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(3),
      O => \re_sort_location_las_reg_3891[3]_i_6_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[2]\,
      I1 => digit_location_15_V_reg_304(2),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(2),
      O => \re_sort_location_las_reg_3891[3]_i_7_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[1]\,
      I1 => digit_location_15_V_reg_304(1),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(1),
      O => \re_sort_location_las_reg_3891[3]_i_8_n_7\
    );
\re_sort_location_las_reg_3891[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[0]\,
      I1 => digit_location_15_V_reg_304(0),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(0),
      O => \re_sort_location_las_reg_3891[3]_i_9_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \re_sort_location_las_reg_3891[7]_i_3_n_7\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I2 => ap_CS_fsm_state15,
      O => \re_sort_location_las_reg_3891[7]_i_1_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5]\,
      I1 => digit_location_15_V_reg_304(5),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(5),
      O => \re_sort_location_las_reg_3891[7]_i_10_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4]\,
      I1 => digit_location_15_V_reg_304(4),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(4),
      O => \re_sort_location_las_reg_3891[7]_i_11_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAB"
    )
        port map (
      I0 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I1 => trunc_ln60_reg_7041(3),
      I2 => trunc_ln60_reg_7041(2),
      I3 => trunc_ln60_reg_7041(0),
      I4 => trunc_ln60_reg_7041(1),
      O => \re_sort_location_las_reg_3891[7]_i_3_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln58_reg_7037_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp3_iter1,
      I2 => ap_CS_fsm_pp3_stage0,
      O => \re_sort_location_las_reg_3891[7]_i_4_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[7]_i_5_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[5]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[7]_i_6_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[4]\,
      I1 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      O => \re_sort_location_las_reg_3891[7]_i_7_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[7]\,
      I1 => digit_location_15_V_reg_304(7),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(7),
      O => \re_sort_location_las_reg_3891[7]_i_8_n_7\
    );
\re_sort_location_las_reg_3891[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \ap_phi_reg_pp3_iter1_phi_ln215_reg_3902_reg_n_7_[6]\,
      I1 => digit_location_15_V_reg_304(6),
      I2 => \re_sort_location_las_reg_3891[7]_i_4_n_7\,
      I3 => phi_ln215_1_i_reg_7045(6),
      O => \re_sort_location_las_reg_3891[7]_i_9_n_7\
    );
\re_sort_location_las_reg_3891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[3]_i_1_n_14\,
      Q => re_sort_location_las_reg_3891(0),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[3]_i_1_n_13\,
      Q => re_sort_location_las_reg_3891(1),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[3]_i_1_n_12\,
      Q => re_sort_location_las_reg_3891(2),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[3]_i_1_n_11\,
      Q => re_sort_location_las_reg_3891(3),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_7\,
      CO(2) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_8\,
      CO(1) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_9\,
      CO(0) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3891[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3891[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3891[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3891[3]_i_5_n_7\,
      O(3) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_11\,
      O(2) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_12\,
      O(1) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_13\,
      O(0) => \re_sort_location_las_reg_3891_reg[3]_i_1_n_14\,
      S(3) => \re_sort_location_las_reg_3891[3]_i_6_n_7\,
      S(2) => \re_sort_location_las_reg_3891[3]_i_7_n_7\,
      S(1) => \re_sort_location_las_reg_3891[3]_i_8_n_7\,
      S(0) => \re_sort_location_las_reg_3891[3]_i_9_n_7\
    );
\re_sort_location_las_reg_3891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[7]_i_2_n_14\,
      Q => re_sort_location_las_reg_3891(4),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[7]_i_2_n_13\,
      Q => re_sort_location_las_reg_3891(5),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[7]_i_2_n_12\,
      Q => re_sort_location_las_reg_3891(6),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3891[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3891_reg[7]_i_2_n_11\,
      Q => re_sort_location_las_reg_3891(7),
      R => '0'
    );
\re_sort_location_las_reg_3891_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \re_sort_location_las_reg_3891_reg[3]_i_1_n_7\,
      CO(3) => \NLW_re_sort_location_las_reg_3891_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_8\,
      CO(1) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_9\,
      CO(0) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3891[7]_i_5_n_7\,
      DI(1) => \re_sort_location_las_reg_3891[7]_i_6_n_7\,
      DI(0) => \re_sort_location_las_reg_3891[7]_i_7_n_7\,
      O(3) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_11\,
      O(2) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_12\,
      O(1) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_13\,
      O(0) => \re_sort_location_las_reg_3891_reg[7]_i_2_n_14\,
      S(3) => \re_sort_location_las_reg_3891[7]_i_8_n_7\,
      S(2) => \re_sort_location_las_reg_3891[7]_i_9_n_7\,
      S(1) => \re_sort_location_las_reg_3891[7]_i_10_n_7\,
      S(0) => \re_sort_location_las_reg_3891[7]_i_11_n_7\
    );
sorting_frequency_V_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_16
     port map (
      ADDRARDADDR(7 downto 0) => sorting_frequency_V_address0(7 downto 0),
      Q(7 downto 0) => \^j5_0_i_i_reg_1755_reg[8]_0\(7 downto 0),
      WEA(0) => sorting_frequency_V_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp4_iter3_reg => \^ap_enable_reg_pp4_iter3_reg_0\,
      \digit_location_0_V_reg_4905_reg[0]\ => \^sort_u0_out_value_v_address0\(0),
      \dout_array_reg[0][0]\ => huffman_encoding_g8j_U14_n_7,
      \dout_array_reg[0][1]\ => huffman_encoding_g8j_U14_n_8,
      \dout_array_reg[0][2]\ => huffman_encoding_g8j_U14_n_9,
      \dout_array_reg[0][3]\ => huffman_encoding_g8j_U14_n_10,
      \dout_array_reg[0][4]\ => huffman_encoding_g8j_U14_n_11,
      \dout_array_reg[0][5]\ => huffman_encoding_g8j_U14_n_12,
      \dout_array_reg[0][6]\ => huffman_encoding_g8j_U14_n_13,
      \dout_array_reg[0][7]\(0) => zext_ln29_reg_6961(5),
      \dout_array_reg[0][7]_0\ => huffman_encoding_g8j_U14_n_14,
      icmp_ln23_reg_6922_pp0_iter1_reg => icmp_ln23_reg_6922_pp0_iter1_reg,
      icmp_ln40_reg_6977 => icmp_ln40_reg_6977,
      icmp_ln879_2_reg_7092 => icmp_ln879_2_reg_7092,
      p_0_in(0) => p_0_in(0),
      ram_reg => \^sort_u0_out_value_v_ce0\,
      ram_reg_0(0) => ap_CS_fsm_pp2_stage0,
      ram_reg_1(7 downto 0) => zext_ln25_reg_6931_pp0_iter1_reg_reg(7 downto 0),
      ram_reg_2(7 downto 0) => digit_location_0_V_reg_4905(7 downto 0),
      ram_reg_3(7 downto 0) => tmp_1_i_reg_7097(7 downto 0),
      sort_U0_out_value_V_address0(6 downto 0) => \^sort_u0_out_value_v_address0\(7 downto 1),
      sorting_frequency_V_2_reg_7003(31 downto 0) => sorting_frequency_V_2_reg_7003(31 downto 0),
      sorting_frequency_V_2_reg_70030 => sorting_frequency_V_2_reg_70030,
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0,
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      \zext_ln29_reg_6961_reg[5]\ => sorting_frequency_V_U_n_59,
      \zext_ln29_reg_6961_reg[5]_0\ => sorting_frequency_V_U_n_60,
      \zext_ln29_reg_6961_reg[5]_1\ => sorting_frequency_V_U_n_61,
      \zext_ln29_reg_6961_reg[5]_2\ => sorting_frequency_V_U_n_62,
      \zext_ln29_reg_6961_reg[5]_3\ => sorting_frequency_V_U_n_63,
      \zext_ln29_reg_6961_reg[5]_4\ => sorting_frequency_V_U_n_64,
      \zext_ln29_reg_6961_reg[5]_5\ => sorting_frequency_V_U_n_65,
      \zext_ln29_reg_6961_reg[5]_6\ => sorting_frequency_V_U_n_66
    );
sorting_value_V_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_17
     port map (
      ADDRARDADDR(7 downto 0) => sorting_frequency_V_address0(7 downto 0),
      DIADI(8 downto 0) => sorting_value_V_d0(8 downto 0),
      WEA(0) => sorting_frequency_V_we0,
      ap_clk => ap_clk,
      ram_reg(8 downto 0) => sorting_value_V_load_reg_7009(8 downto 0),
      sorting_frequency_V_2_reg_70030 => sorting_frequency_V_2_reg_70030,
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0
    );
\tmp_1_i_reg_7097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(0),
      Q => tmp_1_i_reg_7097(0),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(1),
      Q => tmp_1_i_reg_7097(1),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(2),
      Q => tmp_1_i_reg_7097(2),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(3),
      Q => tmp_1_i_reg_7097(3),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(4),
      Q => tmp_1_i_reg_7097(4),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(5),
      Q => tmp_1_i_reg_7097(5),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(6),
      Q => tmp_1_i_reg_7097(6),
      R => '0'
    );
\tmp_1_i_reg_7097_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln879_2_reg_7092[0]_i_1_n_7\,
      D => tmp_1_i_fu_6852_p18(7),
      Q => tmp_1_i_reg_7097(7),
      R => '0'
    );
\tmp_i_reg_7027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(0),
      Q => tmp_i_reg_7027(0),
      R => '0'
    );
\tmp_i_reg_7027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(1),
      Q => tmp_i_reg_7027(1),
      R => '0'
    );
\tmp_i_reg_7027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(2),
      Q => tmp_i_reg_7027(2),
      R => '0'
    );
\tmp_i_reg_7027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(3),
      Q => tmp_i_reg_7027(3),
      R => '0'
    );
\tmp_i_reg_7027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(4),
      Q => tmp_i_reg_7027(4),
      R => '0'
    );
\tmp_i_reg_7027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(5),
      Q => tmp_i_reg_7027(5),
      R => '0'
    );
\tmp_i_reg_7027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(6),
      Q => tmp_i_reg_7027(6),
      R => '0'
    );
\tmp_i_reg_7027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln40_reg_6977_pp2_iter3_reg,
      D => tmp_i_fu_6708_p18(7),
      Q => tmp_i_reg_7027(7),
      R => '0'
    );
\tptr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => filtered_value_V_t_empty_n,
      I3 => \tptr_reg[0]\(0),
      O => \op2_assign_i_reg_676_reg[5]_1\
    );
\tptr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => filtered_frequency_V_t_empty_n,
      I3 => \tptr_reg[0]_0\(0),
      O => \op2_assign_i_reg_676_reg[5]_2\
    );
\trunc_ln60_reg_7041[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => ap_CS_fsm_pp3_stage0,
      I1 => i6_0_i_i_reg_3880_reg(4),
      I2 => \i6_0_i_i_reg_3880_reg__0\(3),
      I3 => \i6_0_i_i_reg_3880_reg__0\(2),
      I4 => \i6_0_i_i_reg_3880_reg__0\(1),
      I5 => \i6_0_i_i_reg_3880_reg__0\(0),
      O => phi_ln215_1_i_reg_70450
    );
\trunc_ln60_reg_7041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => \i6_0_i_i_reg_3880_reg__0\(0),
      Q => trunc_ln60_reg_7041(0),
      R => '0'
    );
\trunc_ln60_reg_7041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => \i6_0_i_i_reg_3880_reg__0\(1),
      Q => trunc_ln60_reg_7041(1),
      R => '0'
    );
\trunc_ln60_reg_7041_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => \i6_0_i_i_reg_3880_reg__0\(2),
      Q => trunc_ln60_reg_7041(2),
      R => '0'
    );
\trunc_ln60_reg_7041_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln215_1_i_reg_70450,
      D => \i6_0_i_i_reg_3880_reg__0\(3),
      Q => trunc_ln60_reg_7041(3),
      R => '0'
    );
\zext_ln25_reg_6931[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => CO(0),
      O => zext_ln25_reg_6931_reg0
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(0),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(1),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(2),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(3),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(4),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(5),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(5),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(6),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(6),
      R => '0'
    );
\zext_ln25_reg_6931_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => zext_ln25_reg_6931_reg(7),
      Q => zext_ln25_reg_6931_pp0_iter1_reg_reg(7),
      R => '0'
    );
\zext_ln25_reg_6931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(0),
      Q => zext_ln25_reg_6931_reg(0),
      R => '0'
    );
\zext_ln25_reg_6931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(1),
      Q => zext_ln25_reg_6931_reg(1),
      R => '0'
    );
\zext_ln25_reg_6931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(2),
      Q => zext_ln25_reg_6931_reg(2),
      R => '0'
    );
\zext_ln25_reg_6931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(3),
      Q => zext_ln25_reg_6931_reg(3),
      R => '0'
    );
\zext_ln25_reg_6931_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(4),
      Q => zext_ln25_reg_6931_reg(4),
      R => '0'
    );
\zext_ln25_reg_6931_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(5),
      Q => zext_ln25_reg_6931_reg(5),
      R => '0'
    );
\zext_ln25_reg_6931_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(6),
      Q => zext_ln25_reg_6931_reg(6),
      R => '0'
    );
\zext_ln25_reg_6931_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6931_reg0,
      D => \^j_0_i_i_reg_293_reg[8]_0\(7),
      Q => zext_ln25_reg_6931_reg(7),
      R => '0'
    );
\zext_ln29_reg_6961[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^op2_assign_i_reg_676_reg[5]_0\(0),
      O => \zext_ln29_reg_6961[5]_i_1_n_7\
    );
\zext_ln29_reg_6961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6961[5]_i_1_n_7\,
      D => op2_assign_i_reg_676_reg(2),
      Q => zext_ln29_reg_6961(2),
      R => '0'
    );
\zext_ln29_reg_6961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6961[5]_i_1_n_7\,
      D => op2_assign_i_reg_676_reg(3),
      Q => zext_ln29_reg_6961(3),
      R => '0'
    );
\zext_ln29_reg_6961_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6961[5]_i_1_n_7\,
      D => op2_assign_i_reg_676_reg(4),
      Q => zext_ln29_reg_6961(4),
      R => '0'
    );
\zext_ln29_reg_6961_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6961[5]_i_1_n_7\,
      D => \^op2_assign_i_reg_676_reg[5]_0\(0),
      Q => zext_ln29_reg_6961(5),
      R => '0'
    );
\zext_ln43_reg_6986[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \icmp_ln40_reg_6977_reg[0]_0\(0),
      O => zext_ln43_reg_6986_reg0
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(0),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(1),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(2),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(3),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(4),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(5),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(5),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(6),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(6),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6986_reg(7),
      Q => zext_ln43_reg_6986_pp2_iter1_reg_reg(7),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(0),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(0),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(1),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(1),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(2),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(2),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(3),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(3),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(4),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(4),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(5),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(5),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(6),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(6),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter1_reg_reg(7),
      Q => zext_ln43_reg_6986_pp2_iter2_reg_reg(7),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(0),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(0),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(1),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(1),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(2),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(2),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(3),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(3),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(4),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(4),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(5),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(5),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(6),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(6),
      R => '0'
    );
\zext_ln43_reg_6986_pp2_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln43_reg_6986_pp2_iter2_reg_reg(7),
      Q => zext_ln43_reg_6986_pp2_iter3_reg_reg(7),
      R => '0'
    );
\zext_ln43_reg_6986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(0),
      Q => zext_ln43_reg_6986_reg(0),
      R => '0'
    );
\zext_ln43_reg_6986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(1),
      Q => zext_ln43_reg_6986_reg(1),
      R => '0'
    );
\zext_ln43_reg_6986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(2),
      Q => zext_ln43_reg_6986_reg(2),
      R => '0'
    );
\zext_ln43_reg_6986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(3),
      Q => zext_ln43_reg_6986_reg(3),
      R => '0'
    );
\zext_ln43_reg_6986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(4),
      Q => zext_ln43_reg_6986_reg(4),
      R => '0'
    );
\zext_ln43_reg_6986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(5),
      Q => zext_ln43_reg_6986_reg(5),
      R => '0'
    );
\zext_ln43_reg_6986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(6),
      Q => zext_ln43_reg_6986_reg(6),
      R => '0'
    );
\zext_ln43_reg_6986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6986_reg0,
      D => \^j5_0_i_i_reg_1755_reg[8]_0\(7),
      Q => zext_ln43_reg_6986_reg(7),
      R => '0'
    );
\zext_ln69_reg_7064[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => \zext_ln69_reg_7064_reg[0]_0\(0),
      O => zext_ln69_reg_7064_reg0
    );
\zext_ln69_reg_7064[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j7_0_i_i_reg_4718_reg(2),
      I1 => \zext_ln69_reg_7064_reg[7]_i_2\(2),
      I2 => j7_0_i_i_reg_4718_reg(0),
      I3 => \zext_ln69_reg_7064_reg[7]_i_2\(0),
      I4 => \zext_ln69_reg_7064_reg[7]_i_2\(1),
      I5 => j7_0_i_i_reg_4718_reg(1),
      O => S(0)
    );
\zext_ln69_reg_7064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => j7_0_i_i_reg_4718_reg(0),
      Q => zext_ln69_reg_7064_reg(0),
      R => '0'
    );
\zext_ln69_reg_7064_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => j7_0_i_i_reg_4718_reg(1),
      Q => zext_ln69_reg_7064_reg(1),
      R => '0'
    );
\zext_ln69_reg_7064_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => j7_0_i_i_reg_4718_reg(2),
      Q => zext_ln69_reg_7064_reg(2),
      R => '0'
    );
\zext_ln69_reg_7064_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => \^j7_0_i_i_reg_4718_reg[8]_0\(0),
      Q => zext_ln69_reg_7064_reg(3),
      R => '0'
    );
\zext_ln69_reg_7064_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => \^j7_0_i_i_reg_4718_reg[8]_0\(1),
      Q => zext_ln69_reg_7064_reg(4),
      R => '0'
    );
\zext_ln69_reg_7064_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => \^j7_0_i_i_reg_4718_reg[8]_0\(2),
      Q => zext_ln69_reg_7064_reg(5),
      R => '0'
    );
\zext_ln69_reg_7064_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => \^j7_0_i_i_reg_4718_reg[8]_0\(3),
      Q => zext_ln69_reg_7064_reg(6),
      R => '0'
    );
\zext_ln69_reg_7064_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7064_reg0,
      D => \^j7_0_i_i_reg_4718_reg[8]_0\(4),
      Q => zext_ln69_reg_7064_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding is
  port (
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    symbol_histogram_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    symbol_histogram_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    encoding_TVALID : out STD_LOGIC;
    encoding_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding : entity is "huffman_encoding";
  attribute hls_module : string;
  attribute hls_module of design_1_huffman_encoding_0_1_huffman_encoding : entity is "yes";
end design_1_huffman_encoding_0_1_huffman_encoding;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding is
  signal \<const0>\ : STD_LOGIC;
  signal Block_codeRepl810_pr_U0_ap_continue : STD_LOGIC;
  signal Block_codeRepl810_pr_U0_ap_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Block_codeRepl810_pr_U0_ap_start : STD_LOGIC;
  signal Block_codeRepl810_pr_U0_n_read : STD_LOGIC;
  signal Block_proc_U0_ap_start : STD_LOGIC;
  signal Block_proc_U0_num_nonzero_symbols : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Block_proc_U0_num_nonzero_symbols_ap_vld : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_ap_continue : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_extLd_out_out1_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Loop_copy_sorted_pro_U0_n_12 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_33 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_34 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_35 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_36 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_37 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_38 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_read : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_copy_sorted_pro_U0_sorted_0_ce0 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_copy1_0_write : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_copy1_1_din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_18 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_20 : STD_LOGIC;
  signal ap_CS_fsm_state3_3 : STD_LOGIC;
  signal ap_CS_fsm_state3_33 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state6_27 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 to 5 );
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_done_reg_1 : STD_LOGIC;
  signal ap_done_reg_11 : STD_LOGIC;
  signal ap_done_reg_5 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_done : STD_LOGIC;
  signal ap_sync_reg_channel_write_filtered_frequency_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_filtered_value_V_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_left_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_parent_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_right_V_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_sorted_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_sorted_1_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_truncated_length_his : STD_LOGIC;
  signal ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7 : STD_LOGIC;
  signal \buf_a0[0]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \buf_a0[0]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \buf_a0[1]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_we0[0]_15\ : STD_LOGIC;
  signal \buf_we0[0]_17\ : STD_LOGIC;
  signal canonize_tree_U0_ap_continue : STD_LOGIC;
  signal canonize_tree_U0_ap_ready : STD_LOGIC;
  signal canonize_tree_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal canonize_tree_U0_codeword_length_histogram_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_n_12 : STD_LOGIC;
  signal canonize_tree_U0_n_19 : STD_LOGIC;
  signal canonize_tree_U0_n_20 : STD_LOGIC;
  signal canonize_tree_U0_n_21 : STD_LOGIC;
  signal canonize_tree_U0_n_54 : STD_LOGIC;
  signal canonize_tree_U0_n_55 : STD_LOGIC;
  signal canonize_tree_U0_n_56 : STD_LOGIC;
  signal canonize_tree_U0_n_57 : STD_LOGIC;
  signal canonize_tree_U0_n_58 : STD_LOGIC;
  signal canonize_tree_U0_n_59 : STD_LOGIC;
  signal canonize_tree_U0_n_60 : STD_LOGIC;
  signal canonize_tree_U0_sorted_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal canonize_tree_U0_sorted_value_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_symbol_bits_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal canonize_tree_U0_symbol_bits_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_symbol_bits_V_we0 : STD_LOGIC;
  signal canonize_tree_U0_val_assign5_loc_read : STD_LOGIC;
  signal codeword_length_hist_1_reg_378 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal codeword_length_hist_1_reg_3780 : STD_LOGIC;
  signal compute_bit_length_U0_ap_continue : STD_LOGIC;
  signal compute_bit_length_U0_ap_ready : STD_LOGIC;
  signal compute_bit_length_U0_ap_start : STD_LOGIC;
  signal compute_bit_length_U0_extLd_loc_read : STD_LOGIC;
  signal compute_bit_length_U0_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal compute_bit_length_U0_length_histogram_V_ce0 : STD_LOGIC;
  signal compute_bit_length_U0_length_histogram_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal compute_bit_length_U0_length_histogram_V_we0 : STD_LOGIC;
  signal compute_bit_length_U0_n_28 : STD_LOGIC;
  signal compute_bit_length_U0_n_37 : STD_LOGIC;
  signal compute_bit_length_U0_n_39 : STD_LOGIC;
  signal compute_bit_length_U0_n_40 : STD_LOGIC;
  signal compute_bit_length_U0_n_41 : STD_LOGIC;
  signal compute_bit_length_U0_n_42 : STD_LOGIC;
  signal compute_bit_length_U0_n_43 : STD_LOGIC;
  signal compute_bit_length_U0_n_44 : STD_LOGIC;
  signal compute_bit_length_U0_n_45 : STD_LOGIC;
  signal compute_bit_length_U0_n_46 : STD_LOGIC;
  signal compute_bit_length_U0_n_47 : STD_LOGIC;
  signal compute_bit_length_U0_n_48 : STD_LOGIC;
  signal compute_bit_length_U0_n_49 : STD_LOGIC;
  signal compute_bit_length_U0_n_50 : STD_LOGIC;
  signal compute_bit_length_U0_n_51 : STD_LOGIC;
  signal compute_bit_length_U0_n_52 : STD_LOGIC;
  signal compute_bit_length_U0_n_53 : STD_LOGIC;
  signal compute_bit_length_U0_n_54 : STD_LOGIC;
  signal compute_bit_length_U0_n_55 : STD_LOGIC;
  signal compute_bit_length_U0_n_56 : STD_LOGIC;
  signal compute_bit_length_U0_n_57 : STD_LOGIC;
  signal compute_bit_length_U0_n_58 : STD_LOGIC;
  signal compute_bit_length_U0_n_59 : STD_LOGIC;
  signal compute_bit_length_U0_n_60 : STD_LOGIC;
  signal compute_bit_length_U0_n_61 : STD_LOGIC;
  signal compute_bit_length_U0_n_62 : STD_LOGIC;
  signal compute_bit_length_U0_n_63 : STD_LOGIC;
  signal compute_bit_length_U0_n_64 : STD_LOGIC;
  signal compute_bit_length_U0_n_65 : STD_LOGIC;
  signal compute_bit_length_U0_n_66 : STD_LOGIC;
  signal compute_bit_length_U0_n_67 : STD_LOGIC;
  signal compute_bit_length_U0_n_68 : STD_LOGIC;
  signal compute_bit_length_U0_n_69 : STD_LOGIC;
  signal compute_bit_length_U0_n_70 : STD_LOGIC;
  signal compute_bit_length_U0_n_71 : STD_LOGIC;
  signal compute_bit_length_U0_n_72 : STD_LOGIC;
  signal compute_bit_length_U0_n_73 : STD_LOGIC;
  signal compute_bit_length_U0_n_74 : STD_LOGIC;
  signal compute_bit_length_U0_n_75 : STD_LOGIC;
  signal compute_bit_length_U0_n_76 : STD_LOGIC;
  signal compute_bit_length_U0_n_77 : STD_LOGIC;
  signal compute_bit_length_U0_n_78 : STD_LOGIC;
  signal compute_bit_length_U0_n_79 : STD_LOGIC;
  signal compute_bit_length_U0_n_80 : STD_LOGIC;
  signal compute_bit_length_U0_n_81 : STD_LOGIC;
  signal compute_bit_length_U0_n_82 : STD_LOGIC;
  signal compute_bit_length_U0_n_83 : STD_LOGIC;
  signal compute_bit_length_U0_n_84 : STD_LOGIC;
  signal compute_bit_length_U0_n_85 : STD_LOGIC;
  signal compute_bit_length_U0_n_86 : STD_LOGIC;
  signal compute_bit_length_U0_n_87 : STD_LOGIC;
  signal compute_bit_length_U0_n_88 : STD_LOGIC;
  signal compute_bit_length_U0_right_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compute_bit_length_U0_right_V_ce1 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal create_codeword_U0_ap_ready : STD_LOGIC;
  signal create_codeword_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal create_codeword_U0_codeword_length_histogram_V_ce0 : STD_LOGIC;
  signal create_codeword_U0_n_16 : STD_LOGIC;
  signal create_codeword_U0_n_54 : STD_LOGIC;
  signal create_codeword_U0_n_56 : STD_LOGIC;
  signal create_codeword_U0_n_57 : STD_LOGIC;
  signal create_codeword_U0_n_59 : STD_LOGIC;
  signal create_codeword_U0_n_60 : STD_LOGIC;
  signal create_codeword_U0_symbol_bits_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal create_codeword_U0_symbol_bits_V_ce0 : STD_LOGIC;
  signal create_tree_U0_ap_done : STD_LOGIC;
  signal create_tree_U0_ap_ready : STD_LOGIC;
  signal create_tree_U0_ap_start : STD_LOGIC;
  signal create_tree_U0_extLd_loc_read : STD_LOGIC;
  signal create_tree_U0_in_frequency_V_read : STD_LOGIC;
  signal create_tree_U0_left_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal create_tree_U0_left_V_ce0 : STD_LOGIC;
  signal create_tree_U0_n_18 : STD_LOGIC;
  signal create_tree_U0_n_22 : STD_LOGIC;
  signal create_tree_U0_n_26 : STD_LOGIC;
  signal create_tree_U0_n_31 : STD_LOGIC;
  signal create_tree_U0_n_32 : STD_LOGIC;
  signal create_tree_U0_n_33 : STD_LOGIC;
  signal create_tree_U0_n_34 : STD_LOGIC;
  signal create_tree_U0_n_35 : STD_LOGIC;
  signal create_tree_U0_n_36 : STD_LOGIC;
  signal create_tree_U0_n_37 : STD_LOGIC;
  signal create_tree_U0_n_38 : STD_LOGIC;
  signal create_tree_U0_n_39 : STD_LOGIC;
  signal create_tree_U0_n_40 : STD_LOGIC;
  signal create_tree_U0_n_41 : STD_LOGIC;
  signal create_tree_U0_n_42 : STD_LOGIC;
  signal create_tree_U0_n_43 : STD_LOGIC;
  signal create_tree_U0_n_44 : STD_LOGIC;
  signal create_tree_U0_n_45 : STD_LOGIC;
  signal create_tree_U0_n_46 : STD_LOGIC;
  signal create_tree_U0_n_47 : STD_LOGIC;
  signal create_tree_U0_n_48 : STD_LOGIC;
  signal create_tree_U0_n_49 : STD_LOGIC;
  signal create_tree_U0_n_50 : STD_LOGIC;
  signal create_tree_U0_n_51 : STD_LOGIC;
  signal create_tree_U0_n_52 : STD_LOGIC;
  signal create_tree_U0_n_53 : STD_LOGIC;
  signal create_tree_U0_n_54 : STD_LOGIC;
  signal create_tree_U0_n_55 : STD_LOGIC;
  signal create_tree_U0_n_56 : STD_LOGIC;
  signal create_tree_U0_n_57 : STD_LOGIC;
  signal create_tree_U0_n_58 : STD_LOGIC;
  signal create_tree_U0_n_59 : STD_LOGIC;
  signal create_tree_U0_n_60 : STD_LOGIC;
  signal create_tree_U0_n_61 : STD_LOGIC;
  signal create_tree_U0_n_62 : STD_LOGIC;
  signal create_tree_U0_n_63 : STD_LOGIC;
  signal create_tree_U0_n_64 : STD_LOGIC;
  signal create_tree_U0_n_65 : STD_LOGIC;
  signal create_tree_U0_n_66 : STD_LOGIC;
  signal create_tree_U0_n_67 : STD_LOGIC;
  signal create_tree_U0_n_68 : STD_LOGIC;
  signal create_tree_U0_n_69 : STD_LOGIC;
  signal create_tree_U0_n_70 : STD_LOGIC;
  signal create_tree_U0_n_71 : STD_LOGIC;
  signal create_tree_U0_n_72 : STD_LOGIC;
  signal create_tree_U0_n_73 : STD_LOGIC;
  signal create_tree_U0_n_74 : STD_LOGIC;
  signal create_tree_U0_n_75 : STD_LOGIC;
  signal create_tree_U0_n_76 : STD_LOGIC;
  signal create_tree_U0_n_77 : STD_LOGIC;
  signal create_tree_U0_n_78 : STD_LOGIC;
  signal create_tree_U0_n_79 : STD_LOGIC;
  signal create_tree_U0_n_80 : STD_LOGIC;
  signal create_tree_U0_n_81 : STD_LOGIC;
  signal create_tree_U0_n_82 : STD_LOGIC;
  signal create_tree_U0_n_83 : STD_LOGIC;
  signal create_tree_U0_n_84 : STD_LOGIC;
  signal create_tree_U0_n_85 : STD_LOGIC;
  signal create_tree_U0_n_86 : STD_LOGIC;
  signal create_tree_U0_n_87 : STD_LOGIC;
  signal create_tree_U0_n_88 : STD_LOGIC;
  signal create_tree_U0_n_89 : STD_LOGIC;
  signal create_tree_U0_n_90 : STD_LOGIC;
  signal create_tree_U0_n_91 : STD_LOGIC;
  signal create_tree_U0_parent_V_ce0 : STD_LOGIC;
  signal create_tree_U0_right_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal create_tree_U0_right_V_ce0 : STD_LOGIC;
  signal \^encoding_tdata\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal extLd7_loc_channel_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal extLd7_loc_channel_empty_n : STD_LOGIC;
  signal extLd_loc_c19_U_n_9 : STD_LOGIC;
  signal extLd_loc_c19_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c19_empty_n : STD_LOGIC;
  signal extLd_loc_c19_full_n : STD_LOGIC;
  signal extLd_loc_c20_U_n_9 : STD_LOGIC;
  signal extLd_loc_c20_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c20_empty_n : STD_LOGIC;
  signal extLd_loc_c20_full_n : STD_LOGIC;
  signal extLd_loc_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c_empty_n : STD_LOGIC;
  signal extLd_loc_c_full_n : STD_LOGIC;
  signal filter_U0_ap_done : STD_LOGIC;
  signal filter_U0_ap_ready : STD_LOGIC;
  signal filter_U0_ap_start : STD_LOGIC;
  signal filter_U0_n_65 : STD_LOGIC;
  signal filter_U0_n_66 : STD_LOGIC;
  signal filter_U0_n_67 : STD_LOGIC;
  signal filter_U0_n_68 : STD_LOGIC;
  signal filter_U0_n_69 : STD_LOGIC;
  signal filter_U0_n_70 : STD_LOGIC;
  signal filter_U0_n_71 : STD_LOGIC;
  signal filter_U0_n_9 : STD_LOGIC;
  signal filter_U0_n_out_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal filter_U0_out_frequency_V_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal filter_U0_out_value_V_ce0 : STD_LOGIC;
  signal filter_U0_out_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal filter_U0_out_value_V_we0 : STD_LOGIC;
  signal filtered_frequency_V_U_n_43 : STD_LOGIC;
  signal filtered_frequency_V_i_full_n : STD_LOGIC;
  signal filtered_frequency_V_t_empty_n : STD_LOGIC;
  signal filtered_value_V_i_full_n : STD_LOGIC;
  signal filtered_value_V_t_empty_n : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_10 : STD_LOGIC;
  signal full_n_12 : STD_LOGIC;
  signal grp_fu_197_p2 : STD_LOGIC;
  signal icmp_ln21_fu_190_p2 : STD_LOGIC;
  signal icmp_ln34_fu_145_p2 : STD_LOGIC;
  signal icmp_ln40_fu_6678_p2 : STD_LOGIC;
  signal icmp_ln67_fu_6831_p2 : STD_LOGIC;
  signal icmp_ln879_reg_272 : STD_LOGIC;
  signal icmp_ln883_fu_265_p2 : STD_LOGIC;
  signal in_frequency_V_load_reg_6952 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_frequency_V_load_reg_69520 : STD_LOGIC;
  signal in_value_V_load_reg_6947 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_length_histogr_1_reg_384 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal iptr : STD_LOGIC;
  signal iptr_25 : STD_LOGIC;
  signal iptr_26 : STD_LOGIC;
  signal iptr_36 : STD_LOGIC;
  signal j5_0_i_i_reg_1755_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j5_0_i_i_reg_1755_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal j7_0_i_i_reg_4718_reg : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \j7_0_i_i_reg_4718_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal j_0_i_i_reg_293_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal left_V_i_full_n : STD_LOGIC;
  signal left_V_t_empty_n : STD_LOGIC;
  signal left_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal length_V_reg_402 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal length_V_reg_4020 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_23 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_24 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_28 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_29 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_30 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_32 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_22 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_31 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_34 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_c18_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal n_c18_empty_n : STD_LOGIC;
  signal n_c18_full_n : STD_LOGIC;
  signal n_c_U_n_19 : STD_LOGIC;
  signal n_c_U_n_20 : STD_LOGIC;
  signal n_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal n_c_empty_n : STD_LOGIC;
  signal n_c_full_n : STD_LOGIC;
  signal num_nonzero_symbols_preg_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_066_0_i_i_reg_127 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in_35 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal parent_V_i_full_n : STD_LOGIC;
  signal parent_V_t_empty_n : STD_LOGIC;
  signal parent_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal parent_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal push_buf : STD_LOGIC;
  signal push_buf_16 : STD_LOGIC;
  signal push_buf_19 : STD_LOGIC;
  signal reg_2061 : STD_LOGIC;
  signal right_V_i_full_n : STD_LOGIC;
  signal right_V_t_empty_n : STD_LOGIC;
  signal right_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal sort_U0_ap_done : STD_LOGIC;
  signal sort_U0_ap_ready : STD_LOGIC;
  signal sort_U0_in_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sort_U0_in_value_V_ce0 : STD_LOGIC;
  signal sort_U0_n_51 : STD_LOGIC;
  signal sort_U0_n_78 : STD_LOGIC;
  signal sort_U0_n_89 : STD_LOGIC;
  signal sort_U0_n_91 : STD_LOGIC;
  signal sort_U0_n_92 : STD_LOGIC;
  signal sort_U0_n_93 : STD_LOGIC;
  signal sort_U0_n_94 : STD_LOGIC;
  signal sort_U0_n_95 : STD_LOGIC;
  signal sort_U0_n_96 : STD_LOGIC;
  signal sort_U0_n_97 : STD_LOGIC;
  signal sort_U0_n_98 : STD_LOGIC;
  signal sort_U0_out_frequency_V_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sort_U0_out_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sort_U0_out_value_V_ce0 : STD_LOGIC;
  signal sort_U0_out_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorted_0_U_n_19 : STD_LOGIC;
  signal sorted_0_U_n_20 : STD_LOGIC;
  signal sorted_0_i_full_n : STD_LOGIC;
  signal sorted_0_t_empty_n : STD_LOGIC;
  signal sorted_1_U_n_42 : STD_LOGIC;
  signal sorted_1_U_n_43 : STD_LOGIC;
  signal sorted_1_i_full_n : STD_LOGIC;
  signal sorted_1_t_empty_n : STD_LOGIC;
  signal sorted_copy1_0_chann_U_n_7 : STD_LOGIC;
  signal sorted_copy1_0_chann_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorted_copy1_0_chann_empty_n : STD_LOGIC;
  signal sorted_copy1_0_chann_full_n : STD_LOGIC;
  signal sorted_copy1_1_chann_U_n_7 : STD_LOGIC;
  signal sorted_copy1_1_chann_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorted_copy1_1_chann_empty_n : STD_LOGIC;
  signal sorted_copy1_1_chann_full_n : STD_LOGIC;
  signal sorted_copy2_value_V_t_empty_n : STD_LOGIC;
  signal sorted_value_V_load_reg_299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_for_Block_codeRepl810_pr_U0_full_n : STD_LOGIC;
  signal start_for_Block_czec_U_n_10 : STD_LOGIC;
  signal start_for_Block_czec_U_n_11 : STD_LOGIC;
  signal start_for_Block_czec_U_n_12 : STD_LOGIC;
  signal start_for_Block_czec_U_n_13 : STD_LOGIC;
  signal start_for_Block_czec_U_n_9 : STD_LOGIC;
  signal start_for_Block_proc_U0_full_n : STD_LOGIC;
  signal start_for_create_tree_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_21 : STD_LOGIC;
  signal symbol_bits_V_U_n_17 : STD_LOGIC;
  signal symbol_bits_V_U_n_18 : STD_LOGIC;
  signal symbol_bits_V_U_n_19 : STD_LOGIC;
  signal symbol_bits_V_U_n_20 : STD_LOGIC;
  signal symbol_bits_V_U_n_21 : STD_LOGIC;
  signal symbol_bits_V_U_n_22 : STD_LOGIC;
  signal symbol_bits_V_U_n_23 : STD_LOGIC;
  signal symbol_bits_V_t_empty_n : STD_LOGIC;
  signal tmp_fu_6650_p3 : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal truncate_tree_U0_ap_done : STD_LOGIC;
  signal truncate_tree_U0_ap_ready : STD_LOGIC;
  signal truncate_tree_U0_ap_start : STD_LOGIC;
  signal truncate_tree_U0_input_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_input_length_histogram_V_ce0 : STD_LOGIC;
  signal truncate_tree_U0_n_21 : STD_LOGIC;
  signal truncate_tree_U0_n_49 : STD_LOGIC;
  signal truncate_tree_U0_n_50 : STD_LOGIC;
  signal truncate_tree_U0_n_51 : STD_LOGIC;
  signal truncate_tree_U0_n_52 : STD_LOGIC;
  signal truncate_tree_U0_n_53 : STD_LOGIC;
  signal truncate_tree_U0_n_54 : STD_LOGIC;
  signal truncate_tree_U0_n_55 : STD_LOGIC;
  signal truncate_tree_U0_n_56 : STD_LOGIC;
  signal truncate_tree_U0_n_57 : STD_LOGIC;
  signal truncate_tree_U0_n_58 : STD_LOGIC;
  signal truncate_tree_U0_n_59 : STD_LOGIC;
  signal truncate_tree_U0_n_60 : STD_LOGIC;
  signal truncate_tree_U0_n_61 : STD_LOGIC;
  signal truncate_tree_U0_n_62 : STD_LOGIC;
  signal truncate_tree_U0_n_63 : STD_LOGIC;
  signal truncate_tree_U0_n_64 : STD_LOGIC;
  signal truncate_tree_U0_n_65 : STD_LOGIC;
  signal truncate_tree_U0_n_66 : STD_LOGIC;
  signal truncate_tree_U0_n_67 : STD_LOGIC;
  signal truncate_tree_U0_n_68 : STD_LOGIC;
  signal truncate_tree_U0_n_69 : STD_LOGIC;
  signal truncate_tree_U0_n_70 : STD_LOGIC;
  signal truncate_tree_U0_n_71 : STD_LOGIC;
  signal truncate_tree_U0_n_72 : STD_LOGIC;
  signal truncate_tree_U0_n_73 : STD_LOGIC;
  signal truncate_tree_U0_n_74 : STD_LOGIC;
  signal truncate_tree_U0_n_75 : STD_LOGIC;
  signal truncate_tree_U0_n_76 : STD_LOGIC;
  signal truncate_tree_U0_n_77 : STD_LOGIC;
  signal truncate_tree_U0_n_78 : STD_LOGIC;
  signal truncate_tree_U0_n_79 : STD_LOGIC;
  signal truncate_tree_U0_n_80 : STD_LOGIC;
  signal truncate_tree_U0_n_81 : STD_LOGIC;
  signal truncate_tree_U0_n_82 : STD_LOGIC;
  signal truncate_tree_U0_n_83 : STD_LOGIC;
  signal truncate_tree_U0_n_84 : STD_LOGIC;
  signal truncate_tree_U0_n_85 : STD_LOGIC;
  signal truncate_tree_U0_n_86 : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram1_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram1_V_ce0 : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram1_V_d1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal truncate_tree_U0_output_length_histogram2_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram2_V_ce0 : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram2_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal truncated_length_his_1_U_n_19 : STD_LOGIC;
  signal truncated_length_his_1_i_full_n : STD_LOGIC;
  signal truncated_length_his_1_t_empty_n : STD_LOGIC;
  signal truncated_length_his_U_n_11 : STD_LOGIC;
  signal truncated_length_his_U_n_12 : STD_LOGIC;
  signal truncated_length_his_U_n_13 : STD_LOGIC;
  signal truncated_length_his_U_n_14 : STD_LOGIC;
  signal truncated_length_his_U_n_15 : STD_LOGIC;
  signal truncated_length_his_U_n_16 : STD_LOGIC;
  signal truncated_length_his_U_n_17 : STD_LOGIC;
  signal truncated_length_his_U_n_18 : STD_LOGIC;
  signal truncated_length_his_U_n_19 : STD_LOGIC;
  signal truncated_length_his_U_n_31 : STD_LOGIC;
  signal truncated_length_his_U_n_41 : STD_LOGIC;
  signal truncated_length_his_U_n_42 : STD_LOGIC;
  signal truncated_length_his_U_n_44 : STD_LOGIC;
  signal truncated_length_his_i_full_n : STD_LOGIC;
  signal truncated_length_his_t_empty_n : STD_LOGIC;
  signal val_assign5_loc_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal val_assign5_loc_c_empty_n : STD_LOGIC;
  signal val_assign5_loc_c_full_n : STD_LOGIC;
begin
  encoding_TDATA(31) <= \<const0>\;
  encoding_TDATA(30) <= \<const0>\;
  encoding_TDATA(29) <= \<const0>\;
  encoding_TDATA(28) <= \<const0>\;
  encoding_TDATA(27) <= \<const0>\;
  encoding_TDATA(26 downto 0) <= \^encoding_tdata\(26 downto 0);
  encoding_TDEST(0) <= \<const0>\;
  encoding_TID(0) <= \<const0>\;
  encoding_TKEEP(3) <= \<const0>\;
  encoding_TKEEP(2) <= \<const0>\;
  encoding_TKEEP(1) <= \<const0>\;
  encoding_TKEEP(0) <= \<const0>\;
  encoding_TSTRB(3) <= \<const0>\;
  encoding_TSTRB(2) <= \<const0>\;
  encoding_TSTRB(1) <= \<const0>\;
  encoding_TSTRB(0) <= \<const0>\;
  encoding_TUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8 downto 0) <= \^s_axi_axilites_rdata\(8 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
Block_codeRepl810_pr_U0: entity work.design_1_huffman_encoding_0_1_Block_codeRepl810_pr
     port map (
      Block_codeRepl810_pr_U0_n_read => Block_codeRepl810_pr_U0_n_read,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => start_for_Block_czec_U_n_11,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(8 downto 0) => n_c_dout(8 downto 0)
    );
Block_proc_U0: entity work.design_1_huffman_encoding_0_1_Block_proc
     port map (
      D(8 downto 0) => extLd_loc_c19_dout(8 downto 0),
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      Q(8 downto 0) => num_nonzero_symbols_preg_reg(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg_0 => create_codeword_U0_n_54
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_copy_sorted_pro_U0: entity work.design_1_huffman_encoding_0_1_Loop_copy_sorted_pro
     port map (
      ADDRARDADDR(0) => memcore_iaddr_30(0),
      CO(0) => icmp_ln34_fu_145_p2,
      E(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      Loop_copy_sorted_pro_U0_ap_continue => Loop_copy_sorted_pro_U0_ap_continue,
      Loop_copy_sorted_pro_U0_n_read => Loop_copy_sorted_pro_U0_n_read,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Loop_copy_sorted_pro_U0_n_12,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\ => Loop_copy_sorted_pro_U0_n_33,
      \ap_CS_fsm_reg[1]_1\ => Loop_copy_sorted_pro_U0_n_34,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_1,
      ap_done_reg_reg_0 => Loop_copy_sorted_pro_U0_n_38,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      full_n_reg => Loop_copy_sorted_pro_U0_n_35,
      \i_0_i_reg_134_reg[0]_0\ => sorted_0_U_n_19,
      \i_0_i_reg_134_reg[7]_0\(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      n_c18_empty_n => n_c18_empty_n,
      \n_read_reg_162_reg[8]_0\(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      \out\(8 downto 0) => n_c18_dout(8 downto 0),
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Loop_copy_sorted_pro_U0_n_36,
      start_once_reg_reg_1 => Loop_copy_sorted_pro_U0_n_37,
      start_once_reg_reg_2 => sorted_0_U_n_20,
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n,
      \zext_ln35_reg_178_reg[7]_0\(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0(7 downto 0)
    );
ap_sync_reg_channel_write_filtered_frequency_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => filter_U0_n_69,
      Q => ap_sync_reg_channel_write_filtered_frequency_V,
      R => '0'
    );
ap_sync_reg_channel_write_filtered_value_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => filter_U0_n_68,
      Q => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_left_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_53,
      Q => ap_sync_reg_channel_write_left_V,
      R => '0'
    );
ap_sync_reg_channel_write_parent_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_51,
      Q => ap_sync_reg_channel_write_parent_V,
      R => '0'
    );
ap_sync_reg_channel_write_right_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_52,
      Q => ap_sync_reg_channel_write_right_V_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_sorted_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sort_U0_n_93,
      Q => ap_sync_reg_channel_write_sorted_0,
      R => '0'
    );
ap_sync_reg_channel_write_sorted_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sort_U0_n_94,
      Q => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => truncate_tree_U0_n_49,
      Q => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => truncate_tree_U0_n_50,
      Q => ap_sync_reg_channel_write_truncated_length_his,
      R => '0'
    );
canonize_tree_U0: entity work.design_1_huffman_encoding_0_1_canonize_tree
     port map (
      ADDRARDADDR(7 downto 0) => canonize_tree_U0_symbol_bits_V_address0(7 downto 0),
      ADDRBWRADDR(2 downto 0) => \buf_a0[1]_4\(3 downto 1),
      CO(0) => icmp_ln21_fu_190_p2,
      D(0) => ap_NS_fsm(5),
      DIADI(4) => canonize_tree_U0_n_56,
      DIADI(3) => canonize_tree_U0_n_57,
      DIADI(2) => canonize_tree_U0_n_58,
      DIADI(1) => canonize_tree_U0_n_59,
      DIADI(0) => canonize_tree_U0_n_60,
      DOBDO(7 downto 0) => sorted_value_V_load_reg_299(7 downto 0),
      Q(0) => canonize_tree_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEA(0) => canonize_tree_U0_symbol_bits_V_ce0,
      \ap_CS_fsm_reg[2]_0\ => canonize_tree_U0_n_20,
      \ap_CS_fsm_reg[2]_1\ => canonize_tree_U0_n_54,
      \ap_CS_fsm_reg[2]_2\ => canonize_tree_U0_n_55,
      \ap_CS_fsm_reg[3]_0\ => truncated_length_his_U_n_42,
      \ap_CS_fsm_reg[3]_1\ => truncated_length_his_U_n_41,
      \ap_CS_fsm_reg[5]_0\(4) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[5]_0\(3) => canonize_tree_U0_sorted_value_V_ce0,
      \ap_CS_fsm_reg[5]_0\(2) => canonize_tree_U0_codeword_length_histogram_V_ce0,
      \ap_CS_fsm_reg[5]_0\(1) => ap_CS_fsm_state3_3,
      \ap_CS_fsm_reg[5]_0\(0) => canonize_tree_U0_n_19,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_5,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      canonize_tree_U0_ap_continue => canonize_tree_U0_ap_continue,
      canonize_tree_U0_ap_ready => canonize_tree_U0_ap_ready,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      canonize_tree_U0_val_assign5_loc_read => canonize_tree_U0_val_assign5_loc_read,
      count0 => count0,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      full_n => full_n,
      \i_op_assign_reg_139_reg[7]_0\(7 downto 0) => canonize_tree_U0_sorted_value_V_address0(7 downto 0),
      icmp_ln879_reg_272 => icmp_ln879_reg_272,
      \icmp_ln879_reg_272_reg[0]_0\ => canonize_tree_U0_n_21,
      if_dout(8 downto 0) => val_assign5_loc_c_dout(8 downto 0),
      iptr => iptr_36,
      \iptr_reg[0]\(5 downto 0) => \buf_a0[0]_2\(5 downto 0),
      \iptr_reg[0]_0\(0) => memcore_iaddr_32(0),
      \length_V_1_fu_58_reg[4]_0\(1 downto 0) => canonize_tree_U0_codeword_length_histogram_V_address0(5 downto 4),
      \p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0) => p_066_0_i_i_reg_127(8 downto 0),
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \t_V_5_reg_151_reg[8]_0\(8 downto 0) => p_1_in(8 downto 0),
      tptr => tptr,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) => truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0),
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n,
      val_assign5_loc_c_empty_n => val_assign5_loc_c_empty_n
    );
compute_bit_length_U0: entity work.design_1_huffman_encoding_0_1_compute_bit_length
     port map (
      ADDRARDADDR(5 downto 0) => compute_bit_length_U0_length_histogram_V_address0(5 downto 0),
      ADDRBWRADDR(7) => compute_bit_length_U0_n_41,
      ADDRBWRADDR(6) => compute_bit_length_U0_n_42,
      ADDRBWRADDR(5) => compute_bit_length_U0_n_43,
      ADDRBWRADDR(4) => compute_bit_length_U0_n_44,
      ADDRBWRADDR(3) => compute_bit_length_U0_n_45,
      ADDRBWRADDR(2) => compute_bit_length_U0_n_46,
      ADDRBWRADDR(1) => compute_bit_length_U0_n_47,
      ADDRBWRADDR(0) => compute_bit_length_U0_n_48,
      D(8 downto 0) => extLd_loc_c20_dout(8 downto 0),
      Q(2) => compute_bit_length_U0_ap_ready,
      Q(1) => compute_bit_length_U0_right_V_ce1,
      Q(0) => compute_bit_length_U0_n_28,
      SS(0) => ap_rst_n_inv,
      WEA(0) => compute_bit_length_U0_length_histogram_V_ce0,
      \add_ln26_reg_566_reg[7]_0\(7) => compute_bit_length_U0_n_49,
      \add_ln26_reg_566_reg[7]_0\(6) => compute_bit_length_U0_n_50,
      \add_ln26_reg_566_reg[7]_0\(5) => compute_bit_length_U0_n_51,
      \add_ln26_reg_566_reg[7]_0\(4) => compute_bit_length_U0_n_52,
      \add_ln26_reg_566_reg[7]_0\(3) => compute_bit_length_U0_n_53,
      \add_ln26_reg_566_reg[7]_0\(2) => compute_bit_length_U0_n_54,
      \add_ln26_reg_566_reg[7]_0\(1) => compute_bit_length_U0_n_55,
      \add_ln26_reg_566_reg[7]_0\(0) => compute_bit_length_U0_n_56,
      \add_ln26_reg_566_reg[7]_1\(7) => compute_bit_length_U0_n_57,
      \add_ln26_reg_566_reg[7]_1\(6) => compute_bit_length_U0_n_58,
      \add_ln26_reg_566_reg[7]_1\(5) => compute_bit_length_U0_n_59,
      \add_ln26_reg_566_reg[7]_1\(4) => compute_bit_length_U0_n_60,
      \add_ln26_reg_566_reg[7]_1\(3) => compute_bit_length_U0_n_61,
      \add_ln26_reg_566_reg[7]_1\(2) => compute_bit_length_U0_n_62,
      \add_ln26_reg_566_reg[7]_1\(1) => compute_bit_length_U0_n_63,
      \add_ln26_reg_566_reg[7]_1\(0) => compute_bit_length_U0_n_64,
      \add_ln26_reg_566_reg[7]_2\(7) => compute_bit_length_U0_n_65,
      \add_ln26_reg_566_reg[7]_2\(6) => compute_bit_length_U0_n_66,
      \add_ln26_reg_566_reg[7]_2\(5) => compute_bit_length_U0_n_67,
      \add_ln26_reg_566_reg[7]_2\(4) => compute_bit_length_U0_n_68,
      \add_ln26_reg_566_reg[7]_2\(3) => compute_bit_length_U0_n_69,
      \add_ln26_reg_566_reg[7]_2\(2) => compute_bit_length_U0_n_70,
      \add_ln26_reg_566_reg[7]_2\(1) => compute_bit_length_U0_n_71,
      \add_ln26_reg_566_reg[7]_2\(0) => compute_bit_length_U0_n_72,
      \add_ln26_reg_566_reg[7]_3\(7) => compute_bit_length_U0_n_73,
      \add_ln26_reg_566_reg[7]_3\(6) => compute_bit_length_U0_n_74,
      \add_ln26_reg_566_reg[7]_3\(5) => compute_bit_length_U0_n_75,
      \add_ln26_reg_566_reg[7]_3\(4) => compute_bit_length_U0_n_76,
      \add_ln26_reg_566_reg[7]_3\(3) => compute_bit_length_U0_n_77,
      \add_ln26_reg_566_reg[7]_3\(2) => compute_bit_length_U0_n_78,
      \add_ln26_reg_566_reg[7]_3\(1) => compute_bit_length_U0_n_79,
      \add_ln26_reg_566_reg[7]_3\(0) => compute_bit_length_U0_n_80,
      \add_ln26_reg_566_reg[7]_4\(7) => compute_bit_length_U0_n_81,
      \add_ln26_reg_566_reg[7]_4\(6) => compute_bit_length_U0_n_82,
      \add_ln26_reg_566_reg[7]_4\(5) => compute_bit_length_U0_n_83,
      \add_ln26_reg_566_reg[7]_4\(4) => compute_bit_length_U0_n_84,
      \add_ln26_reg_566_reg[7]_4\(3) => compute_bit_length_U0_n_85,
      \add_ln26_reg_566_reg[7]_4\(2) => compute_bit_length_U0_n_86,
      \add_ln26_reg_566_reg[7]_4\(1) => compute_bit_length_U0_n_87,
      \add_ln26_reg_566_reg[7]_4\(0) => compute_bit_length_U0_n_88,
      \ap_CS_fsm_reg[0]_0\ => extLd_loc_c20_U_n_9,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_11,
      ap_done_reg_reg_0 => compute_bit_length_U0_n_39,
      ap_done_reg_reg_1 => compute_bit_length_U0_n_40,
      ap_enable_reg_pp1_iter0_reg_0 => compute_bit_length_U0_n_37,
      ap_rst_n => ap_rst_n,
      compute_bit_length_U0_ap_continue => compute_bit_length_U0_ap_continue,
      compute_bit_length_U0_extLd_loc_read => compute_bit_length_U0_extLd_loc_read,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      compute_bit_length_U0_right_V_address0(7 downto 0) => compute_bit_length_U0_right_V_address0(7 downto 0),
      extLd_loc_c20_empty_n => extLd_loc_c20_empty_n,
      full_n => full_n_10,
      \i_reg_560_reg[7]_0\(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      \i_reg_560_reg[7]_1\(7 downto 0) => \buf_a0[0]_6\(7 downto 0),
      iptr => iptr_25,
      iptr_0 => iptr,
      iptr_1 => iptr_26,
      \iptr_reg[0]\(0) => memcore_iaddr_24(0),
      left_V_t_empty_n => left_V_t_empty_n,
      \left_curr_V_reg_607_reg[8]_0\(8 downto 0) => left_V_t_q0(8 downto 0),
      \left_next_V_reg_612_reg[8]_0\(8 downto 0) => left_V_t_q1(8 downto 0),
      length_histogram_V_d0(8 downto 0) => compute_bit_length_U0_length_histogram_V_d0(8 downto 0),
      \op_assign_reg_257_reg[7]\(7 downto 0) => \buf_a0[1]_9\(7 downto 0),
      parent_V_t_empty_n => parent_V_t_empty_n,
      \parent_next_V_reg_601_reg[8]_0\(8 downto 0) => parent_V_t_q1(8 downto 0),
      ram_reg(7 downto 0) => create_tree_U0_left_V_address0(7 downto 0),
      ram_reg_0(7 downto 0) => create_tree_U0_right_V_address0(7 downto 0),
      \reg_384_reg[8]_0\(8 downto 0) => parent_V_t_q0(8 downto 0),
      \right_V_addr_reg_832_reg[7]\(7 downto 0) => \buf_a0[1]_7\(7 downto 0),
      right_V_t_empty_n => right_V_t_empty_n,
      \right_curr_V_reg_617_reg[8]_0\(8 downto 0) => right_V_t_q0(8 downto 0),
      \right_next_V_reg_622_reg[8]_0\(8 downto 0) => right_V_t_q1(8 downto 0),
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
create_codeword_U0: entity work.design_1_huffman_encoding_0_1_create_codeword
     port map (
      ADDRBWRADDR(7 downto 0) => create_codeword_U0_symbol_bits_V_address0(7 downto 0),
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      D(3) => symbol_bits_V_U_n_17,
      D(2) => symbol_bits_V_U_n_18,
      D(1) => symbol_bits_V_U_n_19,
      D(0) => symbol_bits_V_U_n_20,
      DOBDO(4 downto 0) => length_V_reg_402(4 downto 0),
      E(0) => create_codeword_U0_symbol_bits_V_ce0,
      Q(0) => create_codeword_U0_n_16,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[8]_0\ => create_codeword_U0_n_56,
      \ap_CS_fsm_reg[8]_1\ => create_codeword_U0_n_59,
      \ap_CS_fsm_reg[8]_2\ => create_codeword_U0_n_60,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => create_codeword_U0_n_54,
      ap_sync_done => ap_sync_done,
      codeword_length_hist_1_reg_3780 => codeword_length_hist_1_reg_3780,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      empty_n_reg => create_codeword_U0_n_57,
      empty_n_reg_0 => truncated_length_his_1_U_n_19,
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      full_n => full_n_12,
      \i_0_reg_188_reg[4]_0\(4 downto 0) => create_codeword_U0_codeword_length_histogram_V_address0(4 downto 0),
      icmp_ln883_fu_265_p2 => icmp_ln883_fu_265_p2,
      length_V_reg_4020 => length_V_reg_4020,
      \odata_reg[32]\(27) => encoding_TVALID,
      \odata_reg[32]\(26 downto 0) => \^encoding_tdata\(26 downto 0),
      \p_0216_0_reg_175_reg[9]_0\(8 downto 0) => codeword_length_hist_1_reg_378(8 downto 0),
      \ret_V_reg_430_reg[0]_0\ => symbol_bits_V_U_n_21,
      \sub_ln556_reg_436_reg[2]_0\(1) => symbol_bits_V_U_n_22,
      \sub_ln556_reg_436_reg[2]_0\(0) => symbol_bits_V_U_n_23,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]\(0) => memcore_taddr_34(0),
      \tptr_reg[0]_0\(0) => memcore_taddr_31(0),
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
create_tree_U0: entity work.design_1_huffman_encoding_0_1_create_tree
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_14\(7 downto 0),
      D(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      DIADI(8) => create_tree_U0_n_33,
      DIADI(7) => create_tree_U0_n_34,
      DIADI(6) => create_tree_U0_n_35,
      DIADI(5) => create_tree_U0_n_36,
      DIADI(4) => create_tree_U0_n_37,
      DIADI(3) => create_tree_U0_n_38,
      DIADI(2) => create_tree_U0_n_39,
      DIADI(1) => create_tree_U0_n_40,
      DIADI(0) => create_tree_U0_n_41,
      Q(7 downto 0) => create_tree_U0_left_V_address0(7 downto 0),
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[0]_17\,
      \ap_CS_fsm_reg[0]_0\ => create_tree_U0_n_32,
      \ap_CS_fsm_reg[7]_0\(1) => create_tree_U0_ap_ready,
      \ap_CS_fsm_reg[7]_0\(0) => ap_CS_fsm_state2_18,
      \ap_CS_fsm_reg[7]_1\(8) => create_tree_U0_n_54,
      \ap_CS_fsm_reg[7]_1\(7) => create_tree_U0_n_55,
      \ap_CS_fsm_reg[7]_1\(6) => create_tree_U0_n_56,
      \ap_CS_fsm_reg[7]_1\(5) => create_tree_U0_n_57,
      \ap_CS_fsm_reg[7]_1\(4) => create_tree_U0_n_58,
      \ap_CS_fsm_reg[7]_1\(3) => create_tree_U0_n_59,
      \ap_CS_fsm_reg[7]_1\(2) => create_tree_U0_n_60,
      \ap_CS_fsm_reg[7]_1\(1) => create_tree_U0_n_61,
      \ap_CS_fsm_reg[7]_1\(0) => create_tree_U0_n_62,
      \ap_CS_fsm_reg[7]_2\(8) => create_tree_U0_n_63,
      \ap_CS_fsm_reg[7]_2\(7) => create_tree_U0_n_64,
      \ap_CS_fsm_reg[7]_2\(6) => create_tree_U0_n_65,
      \ap_CS_fsm_reg[7]_2\(5) => create_tree_U0_n_66,
      \ap_CS_fsm_reg[7]_2\(4) => create_tree_U0_n_67,
      \ap_CS_fsm_reg[7]_2\(3) => create_tree_U0_n_68,
      \ap_CS_fsm_reg[7]_2\(2) => create_tree_U0_n_69,
      \ap_CS_fsm_reg[7]_2\(1) => create_tree_U0_n_70,
      \ap_CS_fsm_reg[7]_2\(0) => create_tree_U0_n_71,
      \ap_CS_fsm_reg[7]_3\(0) => create_tree_U0_n_72,
      \ap_CS_fsm_reg[7]_4\(0) => create_tree_U0_n_73,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => create_tree_U0_n_18,
      ap_done_reg_reg_1 => create_tree_U0_n_22,
      ap_done_reg_reg_2 => create_tree_U0_n_26,
      ap_enable_reg_pp0_iter1_reg_0 => sorted_copy1_0_chann_U_n_7,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(8) => create_tree_U0_n_42,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(7) => create_tree_U0_n_43,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(6) => create_tree_U0_n_44,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(5) => create_tree_U0_n_45,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(4) => create_tree_U0_n_46,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(3) => create_tree_U0_n_47,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(2) => create_tree_U0_n_48,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(1) => create_tree_U0_n_49,
      \ap_phi_reg_pp0_iter0_s_0_1_i_i_reg_357_reg[8]_0\(0) => create_tree_U0_n_50,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_left_V => ap_sync_reg_channel_write_left_V,
      ap_sync_reg_channel_write_left_V_reg => create_tree_U0_n_53,
      ap_sync_reg_channel_write_parent_V => ap_sync_reg_channel_write_parent_V,
      ap_sync_reg_channel_write_parent_V_reg => create_tree_U0_n_51,
      ap_sync_reg_channel_write_right_V_reg => create_tree_U0_n_52,
      compute_bit_length_U0_right_V_address0(7 downto 0) => compute_bit_length_U0_right_V_address0(7 downto 0),
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_ap_start => create_tree_U0_ap_start,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      extLd7_loc_channel_empty_n => extLd7_loc_channel_empty_n,
      extLd_loc_c20_full_n => extLd_loc_c20_full_n,
      extLd_loc_c_empty_n => extLd_loc_c_empty_n,
      internal_full_n_reg => create_tree_U0_n_31,
      iptr => iptr_25,
      iptr_2 => iptr,
      iptr_3 => iptr_26,
      \iptr_reg[0]\(0) => \buf_we0[0]_15\,
      \iptr_reg[0]_0\ => ap_sync_reg_channel_write_right_V_reg_n_7,
      left_V_i_full_n => left_V_i_full_n,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_i_full_n => parent_V_i_full_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      push_buf => push_buf_19,
      push_buf_0 => push_buf_16,
      push_buf_1 => push_buf,
      \right_V_addr_reg_832_reg[7]_0\(7 downto 0) => create_tree_U0_right_V_address0(7 downto 0),
      right_V_i_full_n => right_V_i_full_n,
      right_V_t_empty_n => right_V_t_empty_n,
      \s_0_0_i_i_reg_300_reg[8]_0\(8) => create_tree_U0_n_74,
      \s_0_0_i_i_reg_300_reg[8]_0\(7) => create_tree_U0_n_75,
      \s_0_0_i_i_reg_300_reg[8]_0\(6) => create_tree_U0_n_76,
      \s_0_0_i_i_reg_300_reg[8]_0\(5) => create_tree_U0_n_77,
      \s_0_0_i_i_reg_300_reg[8]_0\(4) => create_tree_U0_n_78,
      \s_0_0_i_i_reg_300_reg[8]_0\(3) => create_tree_U0_n_79,
      \s_0_0_i_i_reg_300_reg[8]_0\(2) => create_tree_U0_n_80,
      \s_0_0_i_i_reg_300_reg[8]_0\(1) => create_tree_U0_n_81,
      \s_0_0_i_i_reg_300_reg[8]_0\(0) => create_tree_U0_n_82,
      \s_0_0_i_i_reg_300_reg[8]_1\(8) => create_tree_U0_n_83,
      \s_0_0_i_i_reg_300_reg[8]_1\(7) => create_tree_U0_n_84,
      \s_0_0_i_i_reg_300_reg[8]_1\(6) => create_tree_U0_n_85,
      \s_0_0_i_i_reg_300_reg[8]_1\(5) => create_tree_U0_n_86,
      \s_0_0_i_i_reg_300_reg[8]_1\(4) => create_tree_U0_n_87,
      \s_0_0_i_i_reg_300_reg[8]_1\(3) => create_tree_U0_n_88,
      \s_0_0_i_i_reg_300_reg[8]_1\(2) => create_tree_U0_n_89,
      \s_0_0_i_i_reg_300_reg[8]_1\(1) => create_tree_U0_n_90,
      \s_0_0_i_i_reg_300_reg[8]_1\(0) => create_tree_U0_n_91,
      \s_frequency_V_reg_742_reg[31]_0\(31 downto 0) => sorted_copy1_1_chann_dout(31 downto 0),
      \s_value_V_reg_737_reg[0]_0\ => sorted_copy1_1_chann_U_n_7,
      \s_value_V_reg_737_reg[8]_0\(8 downto 0) => sorted_copy1_0_chann_dout(8 downto 0),
      sorted_copy1_0_chann_empty_n => sorted_copy1_0_chann_empty_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n,
      \t_V_2_reg_245_reg[7]_0\(7 downto 0) => \buf_a0[0]_13\(7 downto 0)
    );
extLd7_loc_channel_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A
     port map (
      Block_codeRepl810_pr_U0_ap_continue => Block_codeRepl810_pr_U0_ap_continue,
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      CO(0) => ap_condition_pp0_exit_iter0_state2,
      D(8 downto 0) => Block_codeRepl810_pr_U0_ap_return(8 downto 0),
      Q(8) => j_0_i_i_reg_293_reg(8),
      Q(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      S(0) => sort_U0_n_89,
      \SRL_SIG_reg[1][2]\(2 downto 0) => extLd7_loc_channel_dout(2 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      extLd7_loc_channel_empty_n => extLd7_loc_channel_empty_n,
      \icmp_ln40_reg_6977_reg[0]\(8) => \j5_0_i_i_reg_1755_reg__0\(8),
      \icmp_ln40_reg_6977_reg[0]\(7 downto 0) => j5_0_i_i_reg_1755_reg(7 downto 0),
      \j5_0_i_i_reg_1755_reg[7]\(0) => icmp_ln40_fu_6678_p2,
      \j7_0_i_i_reg_4718_reg[6]\(0) => icmp_ln67_fu_6831_p2,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => start_for_Block_czec_U_n_10,
      \mOutPtr_reg[1]_0\ => start_for_Block_czec_U_n_12,
      \mOutPtr_reg[1]_1\(0) => tmp_fu_6650_p3,
      \mOutPtr_reg[1]_2\(0) => ap_CS_fsm_state6_27,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      sort_U0_ap_ready => sort_U0_ap_ready,
      \zext_ln69_reg_7064_reg[7]_i_2\(5) => \j7_0_i_i_reg_4718_reg__0\(8),
      \zext_ln69_reg_7064_reg[7]_i_2\(4 downto 0) => j7_0_i_i_reg_4718_reg(7 downto 3)
    );
extLd_loc_c19_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_0
     port map (
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      CO(0) => icmp_ln34_fu_145_p2,
      D(8 downto 0) => extLd_loc_c19_dout(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      \int_num_nonzero_symbols_reg[8]\(8 downto 0) => num_nonzero_symbols_preg_reg(8 downto 0),
      internal_empty_n_reg_0 => extLd_loc_c19_U_n_9,
      internal_empty_n_reg_1 => Loop_copy_sorted_pro_U0_n_34,
      \num_nonzero_symbols_preg_reg[8]\(8 downto 0) => Block_proc_U0_num_nonzero_symbols(8 downto 0),
      shiftReg_ce => shiftReg_ce,
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n
    );
extLd_loc_c20_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_1
     port map (
      D(8 downto 0) => extLd_loc_c20_dout(8 downto 0),
      \SRL_SIG_reg[0][8]\(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_11,
      ap_rst_n => ap_rst_n,
      compute_bit_length_U0_extLd_loc_read => compute_bit_length_U0_extLd_loc_read,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      extLd_loc_c20_empty_n => extLd_loc_c20_empty_n,
      extLd_loc_c20_full_n => extLd_loc_c20_full_n,
      internal_empty_n_reg_0 => extLd_loc_c20_U_n_9,
      internal_empty_n_reg_1 => create_tree_U0_n_31,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      right_V_t_empty_n => right_V_t_empty_n
    );
extLd_loc_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_2
     port map (
      CO(0) => icmp_ln34_fu_145_p2,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][8]\(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_empty_n => extLd_loc_c_empty_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      internal_empty_n_reg_0 => Loop_copy_sorted_pro_U0_n_33,
      shiftReg_ce => shiftReg_ce,
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n
    );
filter_U0: entity work.design_1_huffman_encoding_0_1_filter
     port map (
      ADDRARDADDR(0) => memcore_iaddr_23(0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(41) => symbol_histogram_TVALID,
      D(40 downto 0) => symbol_histogram_TDATA(40 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Q(1) => ap_CS_fsm_state3_20,
      Q(0) => filter_U0_n_9,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => filter_U0_out_value_V_ce0,
      \ap_CS_fsm_reg[0]_0\ => start_for_Block_czec_U_n_9,
      \ap_CS_fsm_reg[2]_0\ => filter_U0_n_65,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => filtered_frequency_V_U_n_43,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_filtered_frequency_V => ap_sync_reg_channel_write_filtered_frequency_V,
      ap_sync_reg_channel_write_filtered_frequency_V_reg => filter_U0_n_68,
      ap_sync_reg_channel_write_filtered_frequency_V_reg_0 => filter_U0_n_69,
      ap_sync_reg_channel_write_filtered_frequency_V_reg_1 => filter_U0_n_71,
      ap_sync_reg_channel_write_filtered_value_V_reg => filter_U0_n_70,
      ap_sync_reg_channel_write_filtered_value_V_reg_0 => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      filter_U0_ap_done => filter_U0_ap_done,
      filter_U0_ap_ready => filter_U0_ap_ready,
      filter_U0_ap_start => filter_U0_ap_start,
      filtered_frequency_V_i_full_n => filtered_frequency_V_i_full_n,
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      full_n_reg => filter_U0_n_66,
      full_n_reg_0 => filter_U0_n_67,
      n_c_full_n => n_c_full_n,
      \odata_reg[40]\(40 downto 32) => filter_U0_out_value_V_d0(8 downto 0),
      \odata_reg[40]\(31 downto 0) => filter_U0_out_frequency_V_d0(31 downto 0),
      start_for_Block_codeRepl810_pr_U0_full_n => start_for_Block_codeRepl810_pr_U0_full_n,
      start_once_reg => start_once_reg_21,
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      \t_V_fu_72_reg[8]_0\(8 downto 0) => filter_U0_n_out_din(8 downto 0)
    );
filtered_frequency_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq
     port map (
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(7 downto 0) => filter_U0_n_out_din(7 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Q(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => filter_U0_out_value_V_ce0,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_filtered_frequency_V => ap_sync_reg_channel_write_filtered_frequency_V,
      ap_sync_reg_channel_write_filtered_value_V_reg => filtered_frequency_V_U_n_43,
      empty_n_reg_0(0) => tmp_fu_6650_p3,
      empty_n_reg_1(0) => ap_CS_fsm_state6_27,
      empty_n_reg_2 => filter_U0_n_67,
      filter_U0_ap_done => filter_U0_ap_done,
      filtered_frequency_V_i_full_n => filtered_frequency_V_i_full_n,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      \iptr_reg[0]_0\ => filter_U0_n_71,
      ram_reg(31 downto 0) => filter_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      \tptr_reg[0]_0\ => sort_U0_n_98
    );
filtered_value_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg
     port map (
      ADDRARDADDR(0) => memcore_iaddr_23(0),
      ADDRBWRADDR(0) => memcore_taddr_22(0),
      D(7 downto 0) => filter_U0_n_out_din(7 downto 0),
      DOBDO(8 downto 0) => in_value_V_load_reg_6947(8 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Q(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => filter_U0_out_value_V_ce0,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      empty_n_reg_0(0) => tmp_fu_6650_p3,
      empty_n_reg_1(1) => ap_CS_fsm_state6_27,
      empty_n_reg_1(0) => sort_U0_n_51,
      empty_n_reg_2 => filter_U0_n_66,
      extLd7_loc_channel_empty_n => extLd7_loc_channel_empty_n,
      filter_U0_ap_done => filter_U0_ap_done,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      full_n_reg_0 => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      int_ap_idle_reg => sorted_1_U_n_43,
      int_ap_idle_reg_0 => start_for_Block_czec_U_n_13,
      int_ap_idle_reg_1 => truncated_length_his_U_n_44,
      int_ap_idle_reg_2 => create_tree_U0_n_32,
      int_ap_idle_reg_3(0) => create_codeword_U0_n_16,
      int_ap_idle_reg_4 => start_for_Block_czec_U_n_9,
      int_ap_idle_reg_5(0) => filter_U0_n_9,
      \iptr_reg[0]_0\ => filter_U0_n_70,
      ram_reg(8 downto 0) => filter_U0_out_value_V_d0(8 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]_0\ => sort_U0_n_97,
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n
    );
huffman_encoding_AXILiteS_s_axi_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi
     port map (
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(0) => ap_CS_fsm_state3_20,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_sync_done => ap_sync_done,
      filter_U0_ap_ready => filter_U0_ap_ready,
      filter_U0_ap_start => filter_U0_ap_start,
      int_num_nonzero_symbols_ap_vld_reg_0 => extLd_loc_c19_U_n_9,
      interrupt => interrupt,
      n_c_full_n => n_c_full_n,
      num_nonzero_symbols(8 downto 0) => Block_proc_U0_num_nonzero_symbols(8 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(8 downto 0) => \^s_axi_axilites_rdata\(8 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
left_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4
     port map (
      Q(1) => compute_bit_length_U0_ap_ready,
      Q(0) => compute_bit_length_U0_right_V_ce1,
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[0]_17\,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_left_V => ap_sync_reg_channel_write_left_V,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_left_V_ce0 => create_tree_U0_left_V_ce0,
      iptr => iptr,
      \iptr_reg[0]_0\ => create_tree_U0_n_22,
      left_V_i_full_n => left_V_i_full_n,
      left_V_t_empty_n => left_V_t_empty_n,
      push_buf => push_buf_16,
      ram_reg(8 downto 0) => left_V_t_q0(8 downto 0),
      ram_reg_0(8 downto 0) => left_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_8\(7 downto 0),
      ram_reg_2(7) => compute_bit_length_U0_n_65,
      ram_reg_2(6) => compute_bit_length_U0_n_66,
      ram_reg_2(5) => compute_bit_length_U0_n_67,
      ram_reg_2(4) => compute_bit_length_U0_n_68,
      ram_reg_2(3) => compute_bit_length_U0_n_69,
      ram_reg_2(2) => compute_bit_length_U0_n_70,
      ram_reg_2(1) => compute_bit_length_U0_n_71,
      ram_reg_2(0) => compute_bit_length_U0_n_72,
      ram_reg_3(8) => create_tree_U0_n_83,
      ram_reg_3(7) => create_tree_U0_n_84,
      ram_reg_3(6) => create_tree_U0_n_85,
      ram_reg_3(5) => create_tree_U0_n_86,
      ram_reg_3(4) => create_tree_U0_n_87,
      ram_reg_3(3) => create_tree_U0_n_88,
      ram_reg_3(2) => create_tree_U0_n_89,
      ram_reg_3(1) => create_tree_U0_n_90,
      ram_reg_3(0) => create_tree_U0_n_91,
      ram_reg_4(7 downto 0) => \buf_a0[1]_9\(7 downto 0),
      ram_reg_5(7) => compute_bit_length_U0_n_57,
      ram_reg_5(6) => compute_bit_length_U0_n_58,
      ram_reg_5(5) => compute_bit_length_U0_n_59,
      ram_reg_5(4) => compute_bit_length_U0_n_60,
      ram_reg_5(3) => compute_bit_length_U0_n_61,
      ram_reg_5(2) => compute_bit_length_U0_n_62,
      ram_reg_5(1) => compute_bit_length_U0_n_63,
      ram_reg_5(0) => compute_bit_length_U0_n_64,
      ram_reg_6(8) => create_tree_U0_n_74,
      ram_reg_6(7) => create_tree_U0_n_75,
      ram_reg_6(6) => create_tree_U0_n_76,
      ram_reg_6(5) => create_tree_U0_n_77,
      ram_reg_6(4) => create_tree_U0_n_78,
      ram_reg_6(3) => create_tree_U0_n_79,
      ram_reg_6(2) => create_tree_U0_n_80,
      ram_reg_6(1) => create_tree_U0_n_81,
      ram_reg_6(0) => create_tree_U0_n_82,
      ram_reg_7 => compute_bit_length_U0_n_37
    );
length_histogram_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy
     port map (
      ADDRARDADDR(5 downto 0) => compute_bit_length_U0_length_histogram_V_address0(5 downto 0),
      DOBDO(8 downto 0) => input_length_histogr_1_reg_384(8 downto 0),
      Q(1) => ap_CS_fsm_state3_33,
      Q(0) => truncate_tree_U0_input_length_histogram_V_ce0,
      SS(0) => ap_rst_n_inv,
      WEA(0) => compute_bit_length_U0_length_histogram_V_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_11,
      compute_bit_length_U0_ap_continue => compute_bit_length_U0_ap_continue,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      \count_reg[0]_0\(0) => compute_bit_length_U0_ap_ready,
      empty_n_reg_0 => compute_bit_length_U0_n_39,
      full_n => full_n_10,
      \iptr_reg[0]_0\(0) => memcore_iaddr_24(0),
      \iptr_reg[0]_1\ => compute_bit_length_U0_n_40,
      length_histogram_V_d0(8 downto 0) => compute_bit_length_U0_length_histogram_V_d0(8 downto 0),
      ram_reg(5 downto 0) => truncate_tree_U0_input_length_histogram_V_address0(5 downto 0),
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
n_c18_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d3_A
     port map (
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      Loop_copy_sorted_pro_U0_n_read => Loop_copy_sorted_pro_U0_n_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      \in\(8 downto 0) => n_c_dout(8 downto 0),
      \mOutPtr_reg[1]_0\ => start_for_Block_czec_U_n_10,
      \mOutPtr_reg[2]_0\ => n_c_U_n_20,
      n_c18_empty_n => n_c18_empty_n,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      \out\(8 downto 0) => n_c18_dout(8 downto 0)
    );
n_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_3
     port map (
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      Block_codeRepl810_pr_U0_n_read => Block_codeRepl810_pr_U0_n_read,
      D(8 downto 0) => filter_U0_n_out_din(8 downto 0),
      Q(0) => ap_CS_fsm_state3_20,
      \SRL_SIG_reg[0][8]\ => start_for_Block_czec_U_n_10,
      \SRL_SIG_reg[1][8]\(8 downto 0) => Block_codeRepl810_pr_U0_ap_return(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n => ap_rst_n,
      \in\(8 downto 0) => n_c_dout(8 downto 0),
      internal_empty_n_reg_0 => n_c_U_n_19,
      internal_empty_n_reg_1 => n_c_U_n_20,
      internal_empty_n_reg_2 => filter_U0_n_65,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      n_c_full_n => n_c_full_n
    );
parent_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_4
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_14\(7 downto 0),
      ADDRBWRADDR(7) => compute_bit_length_U0_n_41,
      ADDRBWRADDR(6) => compute_bit_length_U0_n_42,
      ADDRBWRADDR(5) => compute_bit_length_U0_n_43,
      ADDRBWRADDR(4) => compute_bit_length_U0_n_44,
      ADDRBWRADDR(3) => compute_bit_length_U0_n_45,
      ADDRBWRADDR(2) => compute_bit_length_U0_n_46,
      ADDRBWRADDR(1) => compute_bit_length_U0_n_47,
      ADDRBWRADDR(0) => compute_bit_length_U0_n_48,
      Q(1) => compute_bit_length_U0_ap_ready,
      Q(0) => compute_bit_length_U0_right_V_ce1,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_parent_V => ap_sync_reg_channel_write_parent_V,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      iptr => iptr_25,
      \iptr_reg[0]_0\ => create_tree_U0_n_18,
      parent_V_i_full_n => parent_V_i_full_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      push_buf => push_buf_19,
      ram_reg(8 downto 0) => parent_V_t_q0(8 downto 0),
      ram_reg_0(8 downto 0) => parent_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_13\(7 downto 0),
      ram_reg_2(7) => compute_bit_length_U0_n_49,
      ram_reg_2(6) => compute_bit_length_U0_n_50,
      ram_reg_2(5) => compute_bit_length_U0_n_51,
      ram_reg_2(4) => compute_bit_length_U0_n_52,
      ram_reg_2(3) => compute_bit_length_U0_n_53,
      ram_reg_2(2) => compute_bit_length_U0_n_54,
      ram_reg_2(1) => compute_bit_length_U0_n_55,
      ram_reg_2(0) => compute_bit_length_U0_n_56,
      ram_reg_3(8) => create_tree_U0_n_54,
      ram_reg_3(7) => create_tree_U0_n_55,
      ram_reg_3(6) => create_tree_U0_n_56,
      ram_reg_3(5) => create_tree_U0_n_57,
      ram_reg_3(4) => create_tree_U0_n_58,
      ram_reg_3(3) => create_tree_U0_n_59,
      ram_reg_3(2) => create_tree_U0_n_60,
      ram_reg_3(1) => create_tree_U0_n_61,
      ram_reg_3(0) => create_tree_U0_n_62,
      ram_reg_4(0) => create_tree_U0_n_73,
      ram_reg_5(8) => create_tree_U0_n_63,
      ram_reg_5(7) => create_tree_U0_n_64,
      ram_reg_5(6) => create_tree_U0_n_65,
      ram_reg_5(5) => create_tree_U0_n_66,
      ram_reg_5(4) => create_tree_U0_n_67,
      ram_reg_5(3) => create_tree_U0_n_68,
      ram_reg_5(2) => create_tree_U0_n_69,
      ram_reg_5(1) => create_tree_U0_n_70,
      ram_reg_5(0) => create_tree_U0_n_71,
      ram_reg_6(0) => create_tree_U0_n_72,
      ram_reg_7 => compute_bit_length_U0_n_37
    );
right_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_sc4_5
     port map (
      DIADI(8) => create_tree_U0_n_33,
      DIADI(7) => create_tree_U0_n_34,
      DIADI(6) => create_tree_U0_n_35,
      DIADI(5) => create_tree_U0_n_36,
      DIADI(4) => create_tree_U0_n_37,
      DIADI(3) => create_tree_U0_n_38,
      DIADI(2) => create_tree_U0_n_39,
      DIADI(1) => create_tree_U0_n_40,
      DIADI(0) => create_tree_U0_n_41,
      Q(1) => compute_bit_length_U0_ap_ready,
      Q(0) => compute_bit_length_U0_right_V_ce1,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      compute_bit_length_U0_ap_start => compute_bit_length_U0_ap_start,
      \count_reg[0]_0\ => ap_sync_reg_channel_write_right_V_reg_n_7,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_right_V_ce0 => create_tree_U0_right_V_ce0,
      iptr => iptr_26,
      \iptr_reg[0]_0\ => create_tree_U0_n_26,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      push_buf => push_buf,
      ram_reg(8 downto 0) => right_V_t_q0(8 downto 0),
      ram_reg_0(8 downto 0) => right_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_6\(7 downto 0),
      ram_reg_2(7) => compute_bit_length_U0_n_81,
      ram_reg_2(6) => compute_bit_length_U0_n_82,
      ram_reg_2(5) => compute_bit_length_U0_n_83,
      ram_reg_2(4) => compute_bit_length_U0_n_84,
      ram_reg_2(3) => compute_bit_length_U0_n_85,
      ram_reg_2(2) => compute_bit_length_U0_n_86,
      ram_reg_2(1) => compute_bit_length_U0_n_87,
      ram_reg_2(0) => compute_bit_length_U0_n_88,
      ram_reg_3(0) => \buf_we0[0]_15\,
      ram_reg_4(7 downto 0) => \buf_a0[1]_7\(7 downto 0),
      ram_reg_5(7) => compute_bit_length_U0_n_73,
      ram_reg_5(6) => compute_bit_length_U0_n_74,
      ram_reg_5(5) => compute_bit_length_U0_n_75,
      ram_reg_5(4) => compute_bit_length_U0_n_76,
      ram_reg_5(3) => compute_bit_length_U0_n_77,
      ram_reg_5(2) => compute_bit_length_U0_n_78,
      ram_reg_5(1) => compute_bit_length_U0_n_79,
      ram_reg_5(0) => compute_bit_length_U0_n_80,
      ram_reg_6(8) => create_tree_U0_n_42,
      ram_reg_6(7) => create_tree_U0_n_43,
      ram_reg_6(6) => create_tree_U0_n_44,
      ram_reg_6(5) => create_tree_U0_n_45,
      ram_reg_6(4) => create_tree_U0_n_46,
      ram_reg_6(3) => create_tree_U0_n_47,
      ram_reg_6(2) => create_tree_U0_n_48,
      ram_reg_6(1) => create_tree_U0_n_49,
      ram_reg_6(0) => create_tree_U0_n_50,
      ram_reg_7 => compute_bit_length_U0_n_37,
      right_V_i_full_n => right_V_i_full_n,
      right_V_t_empty_n => right_V_t_empty_n
    );
sort_U0: entity work.design_1_huffman_encoding_0_1_sort
     port map (
      ADDRARDADDR(0) => memcore_iaddr_28(0),
      ADDRBWRADDR(0) => memcore_iaddr_29(0),
      Block_codeRepl810_pr_U0_ap_continue => Block_codeRepl810_pr_U0_ap_continue,
      CO(0) => ap_condition_pp0_exit_iter0_state2,
      DOADO(8 downto 0) => sort_U0_out_value_V_d0(8 downto 0),
      DOBDO(8 downto 0) => in_value_V_load_reg_6947(8 downto 0),
      Q(1) => ap_CS_fsm_state6_27,
      Q(0) => sort_U0_n_51,
      S(0) => sort_U0_n_89,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => sorted_1_U_n_42,
      ap_enable_reg_pp4_iter3_reg_0 => sort_U0_n_78,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      ap_sync_reg_channel_write_sorted_0_reg => sort_U0_n_93,
      ap_sync_reg_channel_write_sorted_0_reg_0 => sort_U0_n_94,
      ap_sync_reg_channel_write_sorted_0_reg_1 => sort_U0_n_95,
      ap_sync_reg_channel_write_sorted_0_reg_2 => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      ap_sync_reg_channel_write_sorted_1_reg => sort_U0_n_96,
      extLd7_loc_channel_empty_n => extLd7_loc_channel_empty_n,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      full_n_reg => sort_U0_n_91,
      full_n_reg_0 => sort_U0_n_92,
      \icmp_ln40_reg_6977_reg[0]_0\(0) => icmp_ln40_fu_6678_p2,
      in_frequency_V_load_reg_6952(31 downto 0) => in_frequency_V_load_reg_6952(31 downto 0),
      in_frequency_V_load_reg_69520 => in_frequency_V_load_reg_69520,
      internal_full_n_reg => start_for_Block_czec_U_n_10,
      \j5_0_i_i_reg_1755_reg[8]_0\(8) => \j5_0_i_i_reg_1755_reg__0\(8),
      \j5_0_i_i_reg_1755_reg[8]_0\(7 downto 0) => j5_0_i_i_reg_1755_reg(7 downto 0),
      \j7_0_i_i_reg_4718_reg[8]_0\(5) => \j7_0_i_i_reg_4718_reg__0\(8),
      \j7_0_i_i_reg_4718_reg[8]_0\(4 downto 0) => j7_0_i_i_reg_4718_reg(7 downto 3),
      \j_0_i_i_reg_293_reg[8]_0\(8) => j_0_i_i_reg_293_reg(8),
      \j_0_i_i_reg_293_reg[8]_0\(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \op2_assign_i_reg_676_reg[5]_0\(0) => tmp_fu_6650_p3,
      \op2_assign_i_reg_676_reg[5]_1\ => sort_U0_n_97,
      \op2_assign_i_reg_676_reg[5]_2\ => sort_U0_n_98,
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_ap_ready => sort_U0_ap_ready,
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_address0(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_1_i_full_n => sorted_1_i_full_n,
      \tptr_reg[0]\(0) => memcore_taddr_22(0),
      \tptr_reg[0]_0\(0) => memcore_taddr(0),
      \zext_ln69_reg_7064_reg[0]_0\(0) => icmp_ln67_fu_6831_p2,
      \zext_ln69_reg_7064_reg[7]_i_2\(2 downto 0) => extLd7_loc_channel_dout(2 downto 0)
    );
sorted_0_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_6
     port map (
      ADDRARDADDR(0) => memcore_iaddr_28(0),
      CO(0) => icmp_ln34_fu_145_p2,
      DOADO(8 downto 0) => sort_U0_out_value_V_d0(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      empty_n_reg_0 => sorted_0_U_n_19,
      empty_n_reg_1 => sorted_0_U_n_20,
      empty_n_reg_2 => sort_U0_n_91,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0(8 downto 0),
      \iptr_reg[0]_0\ => sort_U0_n_95,
      ram_reg => sort_U0_n_78,
      ram_reg_0(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_out_value_V_address0(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg
    );
sorted_1_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ocq_7
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_29(0),
      CO(0) => icmp_ln34_fu_145_p2,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => sorted_1_U_n_42,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      empty_n_reg_0 => sorted_1_U_n_43,
      empty_n_reg_1 => sort_U0_n_92,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      if_din(31 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy1_1_din(31 downto 0),
      \iptr_reg[0]_0\ => sort_U0_n_96,
      ram_reg => sort_U0_n_78,
      ram_reg_0(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_address0(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_i_full_n => sorted_1_i_full_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
sorted_copy1_0_chann_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d256_A
     port map (
      E(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      Q(0) => ap_CS_fsm_state4,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg(0) => ap_CS_fsm_state2_18,
      ap_rst_n => ap_rst_n,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      dout_valid_reg_0 => sorted_copy1_0_chann_U_n_7,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0(8 downto 0),
      if_dout(8 downto 0) => sorted_copy1_0_chann_dout(8 downto 0),
      sorted_copy1_0_chann_empty_n => sorted_copy1_0_chann_empty_n,
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n
    );
sorted_copy1_1_chann_U: entity work.design_1_huffman_encoding_0_1_fifo_w32_d256_A
     port map (
      E(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      Q(0) => ap_CS_fsm_state4,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      dout_valid_reg_0 => sorted_copy1_1_chann_U_n_7,
      if_din(31 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy1_1_din(31 downto 0),
      if_dout(31 downto 0) => sorted_copy1_1_chann_dout(31 downto 0),
      sorted_copy1_0_chann_empty_n => sorted_copy1_0_chann_empty_n,
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n
    );
sorted_copy2_value_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_8
     port map (
      ADDRARDADDR(0) => memcore_iaddr_30(0),
      CO(0) => icmp_ln21_fu_190_p2,
      DOBDO(7 downto 0) => sorted_value_V_load_reg_299(7 downto 0),
      E(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      Loop_copy_sorted_pro_U0_ap_continue => Loop_copy_sorted_pro_U0_ap_continue,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_1,
      canonize_tree_U0_ap_ready => canonize_tree_U0_ap_ready,
      empty_n_reg_0 => Loop_copy_sorted_pro_U0_n_35,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_d0(8 downto 0),
      \iptr_reg[0]_0\ => Loop_copy_sorted_pro_U0_n_38,
      ram_reg(2) => ap_CS_fsm_state6,
      ram_reg(1) => canonize_tree_U0_sorted_value_V_ce0,
      ram_reg(0) => ap_CS_fsm_state3_3,
      ram_reg_0(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0(7 downto 0),
      ram_reg_1(7 downto 0) => canonize_tree_U0_sorted_value_V_address0(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n
    );
start_for_Block_czec_U: entity work.design_1_huffman_encoding_0_1_start_for_Block_czec
     port map (
      Block_codeRepl810_pr_U0_ap_continue => Block_codeRepl810_pr_U0_ap_continue,
      Block_codeRepl810_pr_U0_ap_start => Block_codeRepl810_pr_U0_ap_start,
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      Q(0) => truncate_tree_U0_n_21,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      filter_U0_ap_start => filter_U0_ap_start,
      int_ap_idle_reg(0) => Loop_copy_sorted_pro_U0_n_12,
      int_ap_idle_reg_0 => sorted_0_U_n_19,
      internal_empty_n_reg_0 => start_for_Block_czec_U_n_10,
      internal_empty_n_reg_1 => start_for_Block_czec_U_n_11,
      internal_empty_n_reg_2 => start_for_Block_czec_U_n_12,
      internal_empty_n_reg_3 => start_for_Block_czec_U_n_13,
      internal_full_n_reg_0 => start_for_Block_czec_U_n_9,
      \mOutPtr_reg[1]_0\ => n_c_U_n_19,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      start_for_Block_codeRepl810_pr_U0_full_n => start_for_Block_codeRepl810_pr_U0_full_n,
      start_once_reg => start_once_reg_21,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
start_for_Block_pBew_U: entity work.design_1_huffman_encoding_0_1_start_for_Block_pBew
     port map (
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      \mOutPtr_reg[0]_0\ => extLd_loc_c19_U_n_9,
      \mOutPtr_reg[0]_1\ => sorted_0_U_n_19,
      \mOutPtr_reg[1]_0\ => Loop_copy_sorted_pro_U0_n_36,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_create_Aem_U: entity work.design_1_huffman_encoding_0_1_start_for_create_Aem
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_ap_start => create_tree_U0_ap_start,
      \mOutPtr_reg[0]_0\(0) => create_tree_U0_ap_ready,
      \mOutPtr_reg[0]_1\ => sorted_0_U_n_19,
      \mOutPtr_reg[1]_0\ => Loop_copy_sorted_pro_U0_n_37,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg
    );
symbol_bits_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_yd2
     port map (
      ADDRARDADDR(7 downto 0) => canonize_tree_U0_symbol_bits_V_address0(7 downto 0),
      ADDRBWRADDR(7 downto 0) => create_codeword_U0_symbol_bits_V_address0(7 downto 0),
      CO(0) => icmp_ln21_fu_190_p2,
      D(3) => symbol_bits_V_U_n_17,
      D(2) => symbol_bits_V_U_n_18,
      D(1) => symbol_bits_V_U_n_19,
      D(0) => symbol_bits_V_U_n_20,
      DIADI(4) => canonize_tree_U0_n_56,
      DIADI(3) => canonize_tree_U0_n_57,
      DIADI(2) => canonize_tree_U0_n_58,
      DIADI(1) => canonize_tree_U0_n_59,
      DIADI(0) => canonize_tree_U0_n_60,
      DOBDO(4 downto 0) => length_V_reg_402(4 downto 0),
      E(0) => create_codeword_U0_symbol_bits_V_ce0,
      SS(0) => ap_rst_n_inv,
      WEA(0) => canonize_tree_U0_symbol_bits_V_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_5,
      canonize_tree_U0_ap_continue => canonize_tree_U0_ap_continue,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      \count_reg[0]_0\(0) => ap_CS_fsm_state3_3,
      \count_reg[0]_1\ => create_codeword_U0_n_57,
      empty_n_reg_0 => canonize_tree_U0_n_54,
      full_n => full_n,
      icmp_ln883_fu_265_p2 => icmp_ln883_fu_265_p2,
      \iptr_reg[0]_0\(0) => memcore_iaddr_32(0),
      \iptr_reg[0]_1\ => canonize_tree_U0_n_55,
      length_V_reg_4020 => length_V_reg_4020,
      ram_reg => symbol_bits_V_U_n_21,
      ram_reg_0(1) => symbol_bits_V_U_n_22,
      ram_reg_0(0) => symbol_bits_V_U_n_23,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]_0\(0) => memcore_taddr_31(0),
      \tptr_reg[0]_1\ => create_codeword_U0_n_60
    );
truncate_tree_U0: entity work.design_1_huffman_encoding_0_1_truncate_tree
     port map (
      ADDRARDADDR(5) => truncate_tree_U0_n_51,
      ADDRARDADDR(4) => truncate_tree_U0_n_52,
      ADDRARDADDR(3) => truncate_tree_U0_n_53,
      ADDRARDADDR(2) => truncate_tree_U0_n_54,
      ADDRARDADDR(1) => truncate_tree_U0_n_55,
      ADDRARDADDR(0) => truncate_tree_U0_n_56,
      ADDRBWRADDR(2 downto 1) => \buf_a0[1]_4\(5 downto 4),
      ADDRBWRADDR(0) => \buf_a0[1]_4\(0),
      D(8 downto 0) => p_1_in_35(8 downto 0),
      DIBDI(8) => truncate_tree_U0_n_69,
      DIBDI(7) => truncate_tree_U0_n_70,
      DIBDI(6) => truncate_tree_U0_n_71,
      DIBDI(5) => truncate_tree_U0_n_72,
      DIBDI(4) => truncate_tree_U0_n_73,
      DIBDI(3) => truncate_tree_U0_n_74,
      DIBDI(2) => truncate_tree_U0_n_75,
      DIBDI(1) => truncate_tree_U0_n_76,
      DIBDI(0) => truncate_tree_U0_n_77,
      DOBDO(8 downto 0) => input_length_histogr_1_reg_384(8 downto 0),
      E(0) => ap_NS_fsm14_out,
      Q(0) => canonize_tree_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEA(0) => truncate_tree_U0_n_65,
      WEBWE(0) => truncate_tree_U0_n_67,
      \ap_CS_fsm_reg[11]_0\(0) => truncate_tree_U0_n_66,
      \ap_CS_fsm_reg[17]_0\(5) => truncate_tree_U0_output_length_histogram2_V_ce0,
      \ap_CS_fsm_reg[17]_0\(4) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[17]_0\(3) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[17]_0\(2) => ap_CS_fsm_state3_33,
      \ap_CS_fsm_reg[17]_0\(1) => truncate_tree_U0_input_length_histogram_V_ce0,
      \ap_CS_fsm_reg[17]_0\(0) => truncate_tree_U0_n_21,
      \ap_CS_fsm_reg[3]_0\(0) => truncate_tree_U0_n_68,
      \ap_CS_fsm_reg[9]_0\ => truncate_tree_U0_n_63,
      \ap_CS_fsm_reg[9]_1\ => truncate_tree_U0_n_64,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => truncated_length_his_U_n_31,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      ap_sync_reg_channel_write_truncated_length_his_1_reg => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      full_n_reg => truncate_tree_U0_n_49,
      full_n_reg_0 => truncate_tree_U0_n_50,
      grp_fu_197_p2 => grp_fu_197_p2,
      \i2_0_reg_186_reg[5]_0\(5) => truncate_tree_U0_n_57,
      \i2_0_reg_186_reg[5]_0\(4) => truncate_tree_U0_n_58,
      \i2_0_reg_186_reg[5]_0\(3) => truncate_tree_U0_n_59,
      \i2_0_reg_186_reg[5]_0\(2) => truncate_tree_U0_n_60,
      \i2_0_reg_186_reg[5]_0\(1) => truncate_tree_U0_n_61,
      \i2_0_reg_186_reg[5]_0\(0) => truncate_tree_U0_n_62,
      \i_0_reg_153_reg[5]_0\(5 downto 0) => truncate_tree_U0_input_length_histogram_V_address0(5 downto 0),
      iptr => iptr_36,
      ram_reg(1 downto 0) => canonize_tree_U0_codeword_length_histogram_V_address0(5 downto 4),
      reg_2061 => reg_2061,
      \reg_206_reg[8]_0\(8 downto 0) => truncate_tree_U0_output_length_histogram2_V_d0(8 downto 0),
      \reg_206_reg[8]_1\(8) => truncated_length_his_U_n_11,
      \reg_206_reg[8]_1\(7) => truncated_length_his_U_n_12,
      \reg_206_reg[8]_1\(6) => truncated_length_his_U_n_13,
      \reg_206_reg[8]_1\(5) => truncated_length_his_U_n_14,
      \reg_206_reg[8]_1\(4) => truncated_length_his_U_n_15,
      \reg_206_reg[8]_1\(3) => truncated_length_his_U_n_16,
      \reg_206_reg[8]_1\(2) => truncated_length_his_U_n_17,
      \reg_206_reg[8]_1\(1) => truncated_length_his_U_n_18,
      \reg_206_reg[8]_1\(0) => truncated_length_his_U_n_19,
      \reg_212_reg[7]_0\(8) => truncate_tree_U0_n_78,
      \reg_212_reg[7]_0\(7) => truncate_tree_U0_n_79,
      \reg_212_reg[7]_0\(6) => truncate_tree_U0_n_80,
      \reg_212_reg[7]_0\(5) => truncate_tree_U0_n_81,
      \reg_212_reg[7]_0\(4) => truncate_tree_U0_n_82,
      \reg_212_reg[7]_0\(3) => truncate_tree_U0_n_83,
      \reg_212_reg[7]_0\(2) => truncate_tree_U0_n_84,
      \reg_212_reg[7]_0\(1) => truncate_tree_U0_n_85,
      \reg_212_reg[7]_0\(0) => truncate_tree_U0_n_86,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start,
      truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) => truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 1),
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      \zext_ln45_reg_448_reg[5]_0\(5 downto 0) => truncate_tree_U0_output_length_histogram2_V_address0(5 downto 0)
    );
truncated_length_his_1_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_vdy_9
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      codeword_length_hist_1_reg_3780 => codeword_length_hist_1_reg_3780,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      empty_n_reg_0 => create_codeword_U0_n_56,
      full_n => full_n_12,
      full_n_reg_0 => truncated_length_his_1_U_n_19,
      \iptr_reg[0]_0\ => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      ram_reg(8 downto 0) => codeword_length_hist_1_reg_378(8 downto 0),
      ram_reg_0(0) => truncate_tree_U0_output_length_histogram2_V_ce0,
      ram_reg_1(5 downto 0) => truncate_tree_U0_output_length_histogram2_V_address0(5 downto 0),
      ram_reg_2(4 downto 0) => create_codeword_U0_codeword_length_histogram_V_address0(4 downto 0),
      ram_reg_3(8 downto 0) => truncate_tree_U0_output_length_histogram2_V_d0(8 downto 0),
      \tptr_reg[0]_0\(0) => memcore_taddr_34(0),
      \tptr_reg[0]_1\ => create_codeword_U0_n_59,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
truncated_length_his_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI
     port map (
      ADDRARDADDR(5) => truncate_tree_U0_n_51,
      ADDRARDADDR(4) => truncate_tree_U0_n_52,
      ADDRARDADDR(3) => truncate_tree_U0_n_53,
      ADDRARDADDR(2) => truncate_tree_U0_n_54,
      ADDRARDADDR(1) => truncate_tree_U0_n_55,
      ADDRARDADDR(0) => truncate_tree_U0_n_56,
      ADDRBWRADDR(5 downto 0) => \buf_a0[1]_4\(5 downto 0),
      CO(0) => icmp_ln21_fu_190_p2,
      D(8 downto 0) => p_1_in_35(8 downto 0),
      DIBDI(8) => truncate_tree_U0_n_69,
      DIBDI(7) => truncate_tree_U0_n_70,
      DIBDI(6) => truncate_tree_U0_n_71,
      DIBDI(5) => truncate_tree_U0_n_72,
      DIBDI(4) => truncate_tree_U0_n_73,
      DIBDI(3) => truncate_tree_U0_n_74,
      DIBDI(2) => truncate_tree_U0_n_75,
      DIBDI(1) => truncate_tree_U0_n_76,
      DIBDI(0) => truncate_tree_U0_n_77,
      E(0) => ap_NS_fsm14_out,
      Q(0) => compute_bit_length_U0_n_28,
      SS(0) => ap_rst_n_inv,
      WEA(0) => truncate_tree_U0_n_65,
      WEBWE(0) => truncate_tree_U0_n_67,
      \ap_CS_fsm_reg[5]\(3) => canonize_tree_U0_sorted_value_V_ce0,
      \ap_CS_fsm_reg[5]\(2) => canonize_tree_U0_codeword_length_histogram_V_ce0,
      \ap_CS_fsm_reg[5]\(1) => ap_CS_fsm_state3_3,
      \ap_CS_fsm_reg[5]\(0) => canonize_tree_U0_n_19,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => truncated_length_his_U_n_31,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      compute_bit_length_U0_ap_start => compute_bit_length_U0_ap_start,
      count0 => count0,
      empty_n_reg_0 => truncated_length_his_U_n_44,
      grp_fu_197_p2 => grp_fu_197_p2,
      icmp_ln879_reg_272 => icmp_ln879_reg_272,
      \icmp_ln879_reg_272_reg[0]\(0) => ap_NS_fsm(5),
      iptr => iptr_36,
      \p_066_0_i_i_reg_127_reg[8]\(8 downto 0) => p_1_in(8 downto 0),
      ram_reg(8) => truncated_length_his_U_n_11,
      ram_reg(7) => truncated_length_his_U_n_12,
      ram_reg(6) => truncated_length_his_U_n_13,
      ram_reg(5) => truncated_length_his_U_n_14,
      ram_reg(4) => truncated_length_his_U_n_15,
      ram_reg(3) => truncated_length_his_U_n_16,
      ram_reg(2) => truncated_length_his_U_n_17,
      ram_reg(1) => truncated_length_his_U_n_18,
      ram_reg(0) => truncated_length_his_U_n_19,
      ram_reg_0 => truncated_length_his_U_n_41,
      ram_reg_1 => truncated_length_his_U_n_42,
      ram_reg_2 => truncate_tree_U0_n_63,
      ram_reg_3(5 downto 0) => \buf_a0[0]_2\(5 downto 0),
      ram_reg_4 => truncate_tree_U0_n_64,
      ram_reg_5(5) => truncate_tree_U0_n_57,
      ram_reg_5(4) => truncate_tree_U0_n_58,
      ram_reg_5(3) => truncate_tree_U0_n_59,
      ram_reg_5(2) => truncate_tree_U0_n_60,
      ram_reg_5(1) => truncate_tree_U0_n_61,
      ram_reg_5(0) => truncate_tree_U0_n_62,
      ram_reg_6(8) => truncate_tree_U0_n_78,
      ram_reg_6(7) => truncate_tree_U0_n_79,
      ram_reg_6(6) => truncate_tree_U0_n_80,
      ram_reg_6(5) => truncate_tree_U0_n_81,
      ram_reg_6(4) => truncate_tree_U0_n_82,
      ram_reg_6(3) => truncate_tree_U0_n_83,
      ram_reg_6(2) => truncate_tree_U0_n_84,
      ram_reg_6(1) => truncate_tree_U0_n_85,
      ram_reg_6(0) => truncate_tree_U0_n_86,
      ram_reg_7(0) => truncate_tree_U0_n_66,
      ram_reg_8(0) => truncate_tree_U0_n_68,
      ram_reg_9(0) => truncate_tree_U0_output_length_histogram2_V_d0(0),
      reg_2061 => reg_2061,
      \reg_212_reg[0]\(1) => ap_CS_fsm_state14,
      \reg_212_reg[0]\(0) => ap_CS_fsm_state7,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      \t_V_5_reg_151_reg[1]\ => canonize_tree_U0_n_21,
      \t_V_5_reg_151_reg[8]\(8 downto 0) => p_066_0_i_i_reg_127(8 downto 0),
      tptr => tptr,
      \tptr_reg[0]_0\ => canonize_tree_U0_n_20,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(7 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 1),
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n
    );
val_assign5_loc_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d5_A
     port map (
      CO(0) => icmp_ln34_fu_145_p2,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      canonize_tree_U0_val_assign5_loc_read => canonize_tree_U0_val_assign5_loc_read,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      \in\(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      \out\(8 downto 0) => val_assign5_loc_c_dout(8 downto 0),
      shiftReg_ce => shiftReg_ce,
      val_assign5_loc_c_empty_n => val_assign5_loc_c_empty_n,
      val_assign5_loc_c_full_n => val_assign5_loc_c_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    symbol_histogram_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    symbol_histogram_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID : out STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    encoding_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_huffman_encoding_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_huffman_encoding_0_1 : entity is "design_1_huffman_encoding_0_1,huffman_encoding,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_huffman_encoding_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_huffman_encoding_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_huffman_encoding_0_1 : entity is "huffman_encoding,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of design_1_huffman_encoding_0_1 : entity is "yes";
end design_1_huffman_encoding_0_1;

architecture STRUCTURE of design_1_huffman_encoding_0_1 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:symbol_histogram:encoding, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of encoding_TREADY : signal is "xilinx.com:interface:axis:1.0 encoding TREADY";
  attribute X_INTERFACE_INFO of encoding_TVALID : signal is "xilinx.com:interface:axis:1.0 encoding TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of symbol_histogram_TREADY : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TREADY";
  attribute X_INTERFACE_INFO of symbol_histogram_TVALID : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TVALID";
  attribute X_INTERFACE_INFO of encoding_TDATA : signal is "xilinx.com:interface:axis:1.0 encoding TDATA";
  attribute X_INTERFACE_INFO of encoding_TDEST : signal is "xilinx.com:interface:axis:1.0 encoding TDEST";
  attribute X_INTERFACE_PARAMETER of encoding_TDEST : signal is "XIL_INTERFACENAME encoding, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of encoding_TID : signal is "xilinx.com:interface:axis:1.0 encoding TID";
  attribute X_INTERFACE_INFO of encoding_TKEEP : signal is "xilinx.com:interface:axis:1.0 encoding TKEEP";
  attribute X_INTERFACE_INFO of encoding_TLAST : signal is "xilinx.com:interface:axis:1.0 encoding TLAST";
  attribute X_INTERFACE_INFO of encoding_TSTRB : signal is "xilinx.com:interface:axis:1.0 encoding TSTRB";
  attribute X_INTERFACE_INFO of encoding_TUSER : signal is "xilinx.com:interface:axis:1.0 encoding TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
  attribute X_INTERFACE_INFO of symbol_histogram_TDATA : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TDATA";
  attribute X_INTERFACE_INFO of symbol_histogram_TDEST : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TDEST";
  attribute X_INTERFACE_PARAMETER of symbol_histogram_TDEST : signal is "XIL_INTERFACENAME symbol_histogram, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of symbol_histogram_TID : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TID";
  attribute X_INTERFACE_INFO of symbol_histogram_TKEEP : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TKEEP";
  attribute X_INTERFACE_INFO of symbol_histogram_TLAST : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TLAST";
  attribute X_INTERFACE_INFO of symbol_histogram_TSTRB : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TSTRB";
  attribute X_INTERFACE_INFO of symbol_histogram_TUSER : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TUSER";
begin
inst: entity work.design_1_huffman_encoding_0_1_huffman_encoding
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TDATA(31 downto 0) => encoding_TDATA(31 downto 0),
      encoding_TDEST(0) => encoding_TDEST(0),
      encoding_TID(0) => encoding_TID(0),
      encoding_TKEEP(3 downto 0) => encoding_TKEEP(3 downto 0),
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TSTRB(3 downto 0) => encoding_TSTRB(3 downto 0),
      encoding_TUSER(0) => encoding_TUSER(0),
      encoding_TVALID => encoding_TVALID,
      interrupt => interrupt,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      symbol_histogram_TDATA(47 downto 0) => symbol_histogram_TDATA(47 downto 0),
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TKEEP(5 downto 0) => symbol_histogram_TKEEP(5 downto 0),
      symbol_histogram_TLAST(0) => symbol_histogram_TLAST(0),
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      symbol_histogram_TSTRB(5 downto 0) => symbol_histogram_TSTRB(5 downto 0),
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
end STRUCTURE;
