-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_generate_ibh_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_ibhMetaFifo_dout : IN STD_LOGIC_VECTOR (191 downto 0);
    tx_ibhMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_ibhMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    tx_ibhMetaFifo_empty_n : IN STD_LOGIC;
    tx_ibhMetaFifo_read : OUT STD_LOGIC;
    tx_dstQpFifo_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    tx_dstQpFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_dstQpFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_dstQpFifo_empty_n : IN STD_LOGIC;
    tx_dstQpFifo_read : OUT STD_LOGIC;
    stateTable2txIbh_rsp_dout : IN STD_LOGIC_VECTOR (122 downto 0);
    stateTable2txIbh_rsp_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    stateTable2txIbh_rsp_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    stateTable2txIbh_rsp_empty_n : IN STD_LOGIC;
    stateTable2txIbh_rsp_read : OUT STD_LOGIC;
    txIbh2stateTable_upd_req_din : OUT STD_LOGIC_VECTOR (40 downto 0);
    txIbh2stateTable_upd_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    txIbh2stateTable_upd_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    txIbh2stateTable_upd_req_full_n : IN STD_LOGIC;
    txIbh2stateTable_upd_req_write : OUT STD_LOGIC;
    tx_ibhHeaderFifo_din : OUT STD_LOGIC_VECTOR (112 downto 0);
    tx_ibhHeaderFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_ibhHeaderFifo_full_n : IN STD_LOGIC;
    tx_ibhHeaderFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_generate_ibh_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv192_lc_15 : STD_LOGIC_VECTOR (191 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_i_nbreadreq_fu_152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op32_read_state1 : BOOLEAN;
    signal ap_predicate_op40_read_state1 : BOOLEAN;
    signal tmp_i_263_nbreadreq_fu_172_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal gi_state_1_load_reg_610 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_i_reg_618 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_627 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op85_write_state2 : BOOLEAN;
    signal ap_predicate_op88_write_state2 : BOOLEAN;
    signal tmp_i_263_reg_636 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln983_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op95_write_state2 : BOOLEAN;
    signal ap_predicate_op98_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal gi_state_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_op_code_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    signal header_header_V_4 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal meta_dest_qp_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal meta_numPkg_V : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal tx_ibhMetaFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_dstQpFifo_blk_n : STD_LOGIC;
    signal tx_ibhHeaderFifo_blk_n : STD_LOGIC;
    signal txIbh2stateTable_upd_req_blk_n : STD_LOGIC;
    signal stateTable2txIbh_rsp_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln957_s_reg_622 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_44_fu_385_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_44_reg_631 : STD_LOGIC_VECTOR (95 downto 0);
    signal qpState_req_next_psn_V_reg_640 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln983_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_471_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_23_fu_529_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 : STD_LOGIC_VECTOR (95 downto 0);
    signal opcode_fu_221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln974_fu_560_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_06_fu_590_p4 : STD_LOGIC_VECTOR (40 downto 0);
    signal p_05_fu_565_p3 : STD_LOGIC_VECTOR (112 downto 0);
    signal p_04_fu_601_p3 : STD_LOGIC_VECTOR (112 downto 0);
    signal trunc_ln344_fu_271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_45_fu_275_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_216_i_fu_319_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_215_i_fu_309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_214_i_fu_299_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_46_fu_287_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_47_fu_329_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln628_5_fu_371_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_218_i_fu_361_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_217_i_fu_351_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_48_fu_339_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_49_fu_375_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_207_i_fu_449_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_206_i_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_205_i_fu_429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_209_i_fu_459_p5 : STD_LOGIC_VECTOR (24 downto 0);
    signal qpState_resp_epsn_V_fu_409_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal psn_V_fu_489_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln628_fu_515_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_i_fu_505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_202_i_fu_495_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_50_fu_519_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln_i_fu_553_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln186_fu_577_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal nextPsn_V_fu_581_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_198 : BOOLEAN;
    signal ap_condition_203 : BOOLEAN;
    signal ap_condition_208 : BOOLEAN;
    signal ap_condition_213 : BOOLEAN;
    signal ap_condition_46 : BOOLEAN;
    signal ap_condition_242 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_const_boolean_1 = ap_condition_203)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 <= p_Result_23_fu_529_p5;
                elsif ((ap_const_boolean_1 = ap_condition_198)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 <= p_Result_s_fu_471_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 <= ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200;
                end if;
            end if; 
        end if;
    end process;

    gi_state_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if (((tmp_i_263_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_1))) then 
                    gi_state_1 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_213)) then 
                    gi_state_1 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    header_header_V_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_const_boolean_1 = ap_condition_203)) then 
                    header_header_V_4 <= p_Result_23_fu_529_p5;
                elsif ((ap_const_boolean_1 = ap_condition_198)) then 
                    header_header_V_4 <= p_Result_s_fu_471_p5;
                elsif ((ap_const_boolean_1 = ap_condition_46)) then 
                    header_header_V_4 <= p_Result_44_fu_385_p5;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                gi_state_1_load_reg_610 <= gi_state_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_263_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln983_reg_645 <= icmp_ln983_fu_423_p2;
                qpState_req_next_psn_V_reg_640 <= stateTable2txIbh_rsp_dout(71 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                meta_dest_qp_V_1 <= tx_ibhMetaFifo_dout(79 downto 64);
                meta_numPkg_V <= tx_ibhMetaFifo_dout(181 downto 160);
                meta_op_code_2 <= opcode_fu_221_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Result_44_reg_631 <= p_Result_44_fu_385_p5;
                tmp_reg_627 <= tx_ibhMetaFifo_dout(128 downto 128);
                trunc_ln957_s_reg_622 <= tx_ibhMetaFifo_dout(79 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_201_i_reg_618 <= tmp_201_i_nbreadreq_fu_152_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gi_state_1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_263_reg_636 <= tmp_i_263_nbreadreq_fu_172_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((gi_state_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_614 <= tmp_i_nbreadreq_fu_144_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_ibhMetaFifo_empty_n, ap_predicate_op32_read_state1, tx_dstQpFifo_empty_n, ap_predicate_op40_read_state1, stateTable2txIbh_rsp_empty_n, ap_predicate_op61_read_state1, ap_done_reg, txIbh2stateTable_upd_req_full_n, ap_predicate_op85_write_state2, tx_ibhHeaderFifo_full_n, ap_predicate_op88_write_state2, ap_predicate_op95_write_state2, ap_predicate_op98_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (stateTable2txIbh_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (tx_dstQpFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op32_read_state1 = ap_const_boolean_1) and (tx_ibhMetaFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op88_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_ibhMetaFifo_empty_n, ap_predicate_op32_read_state1, tx_dstQpFifo_empty_n, ap_predicate_op40_read_state1, stateTable2txIbh_rsp_empty_n, ap_predicate_op61_read_state1, ap_done_reg, txIbh2stateTable_upd_req_full_n, ap_predicate_op85_write_state2, tx_ibhHeaderFifo_full_n, ap_predicate_op88_write_state2, ap_predicate_op95_write_state2, ap_predicate_op98_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (stateTable2txIbh_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (tx_dstQpFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op32_read_state1 = ap_const_boolean_1) and (tx_ibhMetaFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op88_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_ibhMetaFifo_empty_n, ap_predicate_op32_read_state1, tx_dstQpFifo_empty_n, ap_predicate_op40_read_state1, stateTable2txIbh_rsp_empty_n, ap_predicate_op61_read_state1, ap_done_reg, txIbh2stateTable_upd_req_full_n, ap_predicate_op85_write_state2, tx_ibhHeaderFifo_full_n, ap_predicate_op88_write_state2, ap_predicate_op95_write_state2, ap_predicate_op98_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (stateTable2txIbh_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (tx_dstQpFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op32_read_state1 = ap_const_boolean_1) and (tx_ibhMetaFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op88_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_ibhMetaFifo_empty_n, ap_predicate_op32_read_state1, tx_dstQpFifo_empty_n, ap_predicate_op40_read_state1, stateTable2txIbh_rsp_empty_n, ap_predicate_op61_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (stateTable2txIbh_rsp_empty_n = ap_const_logic_0)) or ((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (tx_dstQpFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op32_read_state1 = ap_const_boolean_1) and (tx_ibhMetaFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(txIbh2stateTable_upd_req_full_n, ap_predicate_op85_write_state2, tx_ibhHeaderFifo_full_n, ap_predicate_op88_write_state2, ap_predicate_op95_write_state2, ap_predicate_op98_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((txIbh2stateTable_upd_req_full_n = ap_const_logic_0) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op88_write_state2 = ap_const_boolean_1) and (tx_ibhHeaderFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_198_assign_proc : process(tmp_i_263_nbreadreq_fu_172_p3, gi_state_1, icmp_ln983_fu_423_p2)
    begin
                ap_condition_198 <= ((tmp_i_263_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_1) and (icmp_ln983_fu_423_p2 = ap_const_lv1_0));
    end process;


    ap_condition_203_assign_proc : process(tmp_i_263_nbreadreq_fu_172_p3, gi_state_1, icmp_ln983_fu_423_p2)
    begin
                ap_condition_203 <= ((tmp_i_263_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_1) and (icmp_ln983_fu_423_p2 = ap_const_lv1_1));
    end process;


    ap_condition_208_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_208 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_213_assign_proc : process(tmp_i_nbreadreq_fu_144_p3, tmp_201_i_nbreadreq_fu_152_p3, gi_state_1, tmp_fu_247_p3)
    begin
                ap_condition_213 <= ((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0) and (tmp_fu_247_p3 = ap_const_lv1_0));
    end process;


    ap_condition_242_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_242 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_46_assign_proc : process(tmp_i_nbreadreq_fu_144_p3, tmp_201_i_nbreadreq_fu_152_p3, gi_state_1)
    begin
                ap_condition_46 <= ((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op32_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_144_p3, tmp_201_i_nbreadreq_fu_152_p3, gi_state_1)
    begin
                ap_predicate_op32_read_state1 <= ((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0));
    end process;


    ap_predicate_op40_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_144_p3, tmp_201_i_nbreadreq_fu_152_p3, gi_state_1)
    begin
                ap_predicate_op40_read_state1 <= ((tmp_201_i_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_144_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_0));
    end process;


    ap_predicate_op61_read_state1_assign_proc : process(tmp_i_263_nbreadreq_fu_172_p3, gi_state_1)
    begin
                ap_predicate_op61_read_state1 <= ((tmp_i_263_nbreadreq_fu_172_p3 = ap_const_lv1_1) and (gi_state_1 = ap_const_lv1_1));
    end process;


    ap_predicate_op85_write_state2_assign_proc : process(gi_state_1_load_reg_610, tmp_i_reg_614, tmp_201_i_reg_618, tmp_reg_627)
    begin
                ap_predicate_op85_write_state2 <= ((tmp_reg_627 = ap_const_lv1_0) and (tmp_201_i_reg_618 = ap_const_lv1_1) and (tmp_i_reg_614 = ap_const_lv1_1) and (gi_state_1_load_reg_610 = ap_const_lv1_0));
    end process;


    ap_predicate_op88_write_state2_assign_proc : process(gi_state_1_load_reg_610, tmp_i_reg_614, tmp_201_i_reg_618, tmp_reg_627)
    begin
                ap_predicate_op88_write_state2 <= ((tmp_reg_627 = ap_const_lv1_1) and (tmp_201_i_reg_618 = ap_const_lv1_1) and (tmp_i_reg_614 = ap_const_lv1_1) and (gi_state_1_load_reg_610 = ap_const_lv1_0));
    end process;


    ap_predicate_op95_write_state2_assign_proc : process(gi_state_1_load_reg_610, tmp_i_263_reg_636, icmp_ln983_reg_645)
    begin
                ap_predicate_op95_write_state2 <= ((gi_state_1_load_reg_610 = ap_const_lv1_1) and (icmp_ln983_reg_645 = ap_const_lv1_0) and (tmp_i_263_reg_636 = ap_const_lv1_1));
    end process;


    ap_predicate_op98_write_state2_assign_proc : process(gi_state_1_load_reg_610, tmp_i_263_reg_636)
    begin
                ap_predicate_op98_write_state2 <= ((gi_state_1_load_reg_610 = ap_const_lv1_1) and (tmp_i_263_reg_636 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln983_fu_423_p2 <= "1" when (meta_op_code_2 = ap_const_lv32_11) else "0";
    nextPsn_V_fu_581_p2 <= std_logic_vector(unsigned(qpState_req_next_psn_V_reg_640) + unsigned(zext_ln186_fu_577_p1));
    opcode_fu_221_p1 <= tx_ibhMetaFifo_dout(32 - 1 downto 0);
    or_ln_i_fu_553_p3 <= (ap_const_lv1_0 & trunc_ln957_s_reg_622);
    p_04_fu_601_p3 <= (ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200 & ap_const_lv17_0);
    p_05_fu_565_p3 <= (p_Result_44_reg_631 & ap_const_lv17_0);
    p_06_fu_590_p4 <= ((ap_const_lv1_1 & nextPsn_V_fu_581_p2) & meta_dest_qp_V_1);
    p_Result_23_fu_529_p5 <= (p_Result_50_fu_519_p4 & header_header_V_4(71 downto 0));
    p_Result_44_fu_385_p5 <= (p_Result_48_fu_339_p5(95 downto 64) & p_Result_49_fu_375_p4 & p_Result_48_fu_339_p5(39 downto 0));
    p_Result_45_fu_275_p5 <= (header_header_V_4(95 downto 8) & trunc_ln344_fu_271_p1);
    p_Result_46_fu_287_p5 <= (p_Result_45_fu_275_p5(95 downto 32) & ap_const_lv16_FFFF & p_Result_45_fu_275_p5(15 downto 0));
    p_Result_47_fu_329_p4 <= ((tmp_216_i_fu_319_p4 & tmp_215_i_fu_309_p4) & tmp_214_i_fu_299_p4);
    p_Result_48_fu_339_p5 <= (p_Result_47_fu_329_p4 & p_Result_46_fu_287_p5(71 downto 0));
    p_Result_49_fu_375_p4 <= ((trunc_ln628_5_fu_371_p1 & tmp_218_i_fu_361_p4) & tmp_217_i_fu_351_p4);
    p_Result_50_fu_519_p4 <= ((trunc_ln628_fu_515_p1 & tmp_203_i_fu_505_p4) & tmp_202_i_fu_495_p4);
    p_Result_s_fu_471_p5 <= (tmp_209_i_fu_459_p5 & header_header_V_4(70 downto 0));
    psn_V_fu_489_p2 <= std_logic_vector(unsigned(qpState_resp_epsn_V_fu_409_p1) + unsigned(ap_const_lv24_FFFFFF));
    qpState_resp_epsn_V_fu_409_p1 <= stateTable2txIbh_rsp_dout(24 - 1 downto 0);

    stateTable2txIbh_rsp_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, stateTable2txIbh_rsp_empty_n, ap_predicate_op61_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            stateTable2txIbh_rsp_blk_n <= stateTable2txIbh_rsp_empty_n;
        else 
            stateTable2txIbh_rsp_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stateTable2txIbh_rsp_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op61_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            stateTable2txIbh_rsp_read <= ap_const_logic_1;
        else 
            stateTable2txIbh_rsp_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_201_i_nbreadreq_fu_152_p3 <= (0=>(tx_dstQpFifo_empty_n), others=>'-');
    tmp_202_i_fu_495_p4 <= psn_V_fu_489_p2(23 downto 16);
    tmp_203_i_fu_505_p4 <= psn_V_fu_489_p2(15 downto 8);
    tmp_205_i_fu_429_p4 <= stateTable2txIbh_rsp_dout(71 downto 64);
    tmp_206_i_fu_439_p4 <= stateTable2txIbh_rsp_dout(63 downto 56);
    tmp_207_i_fu_449_p4 <= stateTable2txIbh_rsp_dout(55 downto 48);
    tmp_209_i_fu_459_p5 <= (((tmp_207_i_fu_449_p4 & tmp_206_i_fu_439_p4) & tmp_205_i_fu_429_p4) & ap_const_lv1_1);
    tmp_214_i_fu_299_p4 <= tx_ibhMetaFifo_dout(119 downto 112);
    tmp_215_i_fu_309_p4 <= tx_ibhMetaFifo_dout(111 downto 104);
    tmp_216_i_fu_319_p4 <= tx_ibhMetaFifo_dout(103 downto 96);
    tmp_217_i_fu_351_p4 <= tx_dstQpFifo_dout(23 downto 16);
    tmp_218_i_fu_361_p4 <= tx_dstQpFifo_dout(15 downto 8);
    tmp_fu_247_p3 <= tx_ibhMetaFifo_dout(128 downto 128);
    tmp_i_263_nbreadreq_fu_172_p3 <= (0=>(stateTable2txIbh_rsp_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_144_p3 <= (0=>(tx_ibhMetaFifo_empty_n), others=>'-');
    trunc_ln344_fu_271_p1 <= tx_ibhMetaFifo_dout(8 - 1 downto 0);
    trunc_ln628_5_fu_371_p1 <= tx_dstQpFifo_dout(8 - 1 downto 0);
    trunc_ln628_fu_515_p1 <= psn_V_fu_489_p2(8 - 1 downto 0);

    txIbh2stateTable_upd_req_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, txIbh2stateTable_upd_req_full_n, ap_predicate_op85_write_state2, ap_predicate_op95_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)))) then 
            txIbh2stateTable_upd_req_blk_n <= txIbh2stateTable_upd_req_full_n;
        else 
            txIbh2stateTable_upd_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txIbh2stateTable_upd_req_din_assign_proc : process(ap_predicate_op85_write_state2, ap_predicate_op95_write_state2, zext_ln974_fu_560_p1, p_06_fu_590_p4, ap_condition_242)
    begin
        if ((ap_const_boolean_1 = ap_condition_242)) then
            if ((ap_predicate_op95_write_state2 = ap_const_boolean_1)) then 
                txIbh2stateTable_upd_req_din <= p_06_fu_590_p4;
            elsif ((ap_predicate_op85_write_state2 = ap_const_boolean_1)) then 
                txIbh2stateTable_upd_req_din <= zext_ln974_fu_560_p1;
            else 
                txIbh2stateTable_upd_req_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            txIbh2stateTable_upd_req_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    txIbh2stateTable_upd_req_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op85_write_state2, ap_predicate_op95_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op85_write_state2 = ap_const_boolean_1)))) then 
            txIbh2stateTable_upd_req_write <= ap_const_logic_1;
        else 
            txIbh2stateTable_upd_req_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_dstQpFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_dstQpFifo_empty_n, ap_predicate_op40_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_dstQpFifo_blk_n <= tx_dstQpFifo_empty_n;
        else 
            tx_dstQpFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_dstQpFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op40_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op40_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_dstQpFifo_read <= ap_const_logic_1;
        else 
            tx_dstQpFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhHeaderFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_ibhHeaderFifo_full_n, ap_predicate_op88_write_state2, ap_predicate_op98_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op88_write_state2 = ap_const_boolean_1)))) then 
            tx_ibhHeaderFifo_blk_n <= tx_ibhHeaderFifo_full_n;
        else 
            tx_ibhHeaderFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhHeaderFifo_din_assign_proc : process(ap_predicate_op88_write_state2, ap_predicate_op98_write_state2, p_05_fu_565_p3, p_04_fu_601_p3, ap_condition_242)
    begin
        if ((ap_const_boolean_1 = ap_condition_242)) then
            if ((ap_predicate_op98_write_state2 = ap_const_boolean_1)) then 
                tx_ibhHeaderFifo_din <= p_04_fu_601_p3;
            elsif ((ap_predicate_op88_write_state2 = ap_const_boolean_1)) then 
                tx_ibhHeaderFifo_din <= p_05_fu_565_p3;
            else 
                tx_ibhHeaderFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_ibhHeaderFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_ibhHeaderFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op88_write_state2, ap_predicate_op98_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op88_write_state2 = ap_const_boolean_1)))) then 
            tx_ibhHeaderFifo_write <= ap_const_logic_1;
        else 
            tx_ibhHeaderFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_ibhMetaFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_ibhMetaFifo_empty_n, ap_predicate_op32_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op32_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_ibhMetaFifo_blk_n <= tx_ibhMetaFifo_empty_n;
        else 
            tx_ibhMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_ibhMetaFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op32_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op32_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_ibhMetaFifo_read <= ap_const_logic_1;
        else 
            tx_ibhMetaFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln186_fu_577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(meta_numPkg_V),24));
    zext_ln974_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_i_fu_553_p3),41));
end behav;
