INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_25MHz/clk_25MHz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_25MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/ip/clk_25MHz/clk_25MHz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_25MHz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Campo/Documents/VGA-Controller/VGA-Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
