/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [13:0] _03_;
  wire [7:0] _04_;
  wire [10:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[53] ? in_data[82] : in_data[32];
  assign celloutsig_1_19z = celloutsig_1_3z ? celloutsig_1_0z : in_data[126];
  assign celloutsig_0_5z = celloutsig_0_3z ? _00_ : celloutsig_0_0z;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_8z = in_data[16] ? celloutsig_0_1z : _01_;
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_0_10z = _02_ ? celloutsig_0_6z : celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[16] : in_data[29];
  assign celloutsig_1_3z = celloutsig_1_1z[0] ? celloutsig_1_0z : celloutsig_1_2z[2];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_1_9z[3:0], celloutsig_1_1z, celloutsig_1_9z };
  reg [10:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 11'h000;
    else _17_ <= { _03_[5:4], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_15z };
  assign out_data[138:128] = _17_;
  reg [7:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 8'h00;
    else _18_ <= { in_data[54:53], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _00_, _04_[6], _01_, _04_[4:0] } = _18_;
  reg [10:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 11'h000;
    else _19_ <= { celloutsig_0_6z, celloutsig_0_0z, _00_, _04_[6], _01_, _04_[4:0], celloutsig_0_6z };
  assign { _05_[10:1], _02_ } = _19_;
  assign celloutsig_1_6z = in_data[136:120] < in_data[185:169];
  assign celloutsig_1_9z = { in_data[99:98], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[131:127] };
  assign celloutsig_1_1z = { in_data[151:150], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[110:109], in_data[96] };
  assign celloutsig_1_2z = in_data[166:164] % { 1'h1, in_data[135:134] };
  assign celloutsig_1_4z = in_data[120:97] % { 1'h1, in_data[134:116], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_8z, _05_[10:1], _02_, celloutsig_0_0z } | { _05_[5:1], _02_, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_8z = { in_data[118:109], celloutsig_1_1z, celloutsig_1_7z } | { in_data[153:143], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_18z = | { _05_[8:2], celloutsig_0_5z };
  assign celloutsig_1_12z = ^ { celloutsig_1_4z[16:8], celloutsig_1_0z };
  assign celloutsig_1_0z = ^ in_data[186:180];
  assign celloutsig_1_15z = ~((celloutsig_1_6z & celloutsig_1_8z[10]) | celloutsig_1_9z[1]);
  assign celloutsig_0_3z = ~((in_data[28] & celloutsig_0_1z) | in_data[26]);
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_8z) | celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z & _04_[2]) | in_data[62]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_2z[1]) | celloutsig_1_6z);
  assign { _04_[7], _04_[5] } = { _00_, _01_ };
  assign _05_[0] = _02_;
  assign { out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
