-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spmm_hls_spmm_hls_Pipeline_read_data_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_stream_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    A_stream_empty_n : IN STD_LOGIC;
    A_stream_read : OUT STD_LOGIC;
    p_lcssa13391530 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13341524 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13291518 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13241512 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13191506 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13141500 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13091494 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa13041488 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12991482 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12941476 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12891470 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12841464 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12791458 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12741452 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12691446 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12641440 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12591434 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12541428 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12491422 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12441416 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12391410 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12341404 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12291398 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12241392 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12191386 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12141380 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12091374 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa12041368 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa11991362 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa11941356 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa11891350 : IN STD_LOGIC_VECTOR (30 downto 0);
    p_lcssa1344 : IN STD_LOGIC_VECTOR (30 downto 0);
    ping : IN STD_LOGIC_VECTOR (0 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    p_out8 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out8_ap_vld : OUT STD_LOGIC;
    p_out9 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out9_ap_vld : OUT STD_LOGIC;
    p_out10 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out10_ap_vld : OUT STD_LOGIC;
    p_out11 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out11_ap_vld : OUT STD_LOGIC;
    p_out12 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out12_ap_vld : OUT STD_LOGIC;
    p_out13 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out13_ap_vld : OUT STD_LOGIC;
    p_out14 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out14_ap_vld : OUT STD_LOGIC;
    p_out15 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out15_ap_vld : OUT STD_LOGIC;
    p_out16 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out16_ap_vld : OUT STD_LOGIC;
    p_out17 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out17_ap_vld : OUT STD_LOGIC;
    p_out18 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out18_ap_vld : OUT STD_LOGIC;
    p_out19 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out19_ap_vld : OUT STD_LOGIC;
    p_out20 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out20_ap_vld : OUT STD_LOGIC;
    p_out21 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out21_ap_vld : OUT STD_LOGIC;
    p_out22 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out22_ap_vld : OUT STD_LOGIC;
    p_out23 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out23_ap_vld : OUT STD_LOGIC;
    p_out24 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out24_ap_vld : OUT STD_LOGIC;
    p_out25 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out25_ap_vld : OUT STD_LOGIC;
    p_out26 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out26_ap_vld : OUT STD_LOGIC;
    p_out27 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out27_ap_vld : OUT STD_LOGIC;
    p_out28 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out28_ap_vld : OUT STD_LOGIC;
    p_out29 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out29_ap_vld : OUT STD_LOGIC;
    p_out30 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out30_ap_vld : OUT STD_LOGIC;
    p_out31 : OUT STD_LOGIC_VECTOR (30 downto 0);
    p_out31_ap_vld : OUT STD_LOGIC );
end;


architecture behav of spmm_hls_spmm_hls_Pipeline_read_data_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln30_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal A_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ping_read_reg_1482 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln33_fu_944_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln33_reg_1489 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_fu_204 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln30_fu_938_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_col_V_fu_208 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_1_fu_212 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_2_fu_216 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_3_fu_220 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_4_fu_224 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_5_fu_228 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_6_fu_232 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_7_fu_236 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_8_fu_240 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_9_fu_244 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_10_fu_248 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_11_fu_252 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_12_fu_256 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_13_fu_260 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_14_fu_264 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_15_fu_268 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_16_fu_272 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_17_fu_276 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_18_fu_280 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_19_fu_284 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_20_fu_288 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_21_fu_292 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_22_fu_296 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_23_fu_300 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_24_fu_304 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_25_fu_308 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_26_fu_312 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_27_fu_316 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_28_fu_320 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_29_fu_324 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_30_fu_328 : STD_LOGIC_VECTOR (30 downto 0);
    signal x_col_V_31_fu_332 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_532 : BOOLEAN;
    signal ap_condition_536 : BOOLEAN;
    signal ap_condition_540 : BOOLEAN;
    signal ap_condition_544 : BOOLEAN;
    signal ap_condition_548 : BOOLEAN;
    signal ap_condition_552 : BOOLEAN;
    signal ap_condition_556 : BOOLEAN;
    signal ap_condition_560 : BOOLEAN;
    signal ap_condition_564 : BOOLEAN;
    signal ap_condition_568 : BOOLEAN;
    signal ap_condition_571 : BOOLEAN;
    signal ap_condition_575 : BOOLEAN;
    signal ap_condition_579 : BOOLEAN;
    signal ap_condition_583 : BOOLEAN;
    signal ap_condition_587 : BOOLEAN;
    signal ap_condition_591 : BOOLEAN;
    signal ap_condition_595 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_601 : BOOLEAN;
    signal ap_condition_604 : BOOLEAN;
    signal ap_condition_607 : BOOLEAN;
    signal ap_condition_610 : BOOLEAN;
    signal ap_condition_613 : BOOLEAN;
    signal ap_condition_616 : BOOLEAN;
    signal ap_condition_619 : BOOLEAN;
    signal ap_condition_622 : BOOLEAN;
    signal ap_condition_625 : BOOLEAN;
    signal ap_condition_628 : BOOLEAN;
    signal ap_condition_631 : BOOLEAN;
    signal ap_condition_634 : BOOLEAN;
    signal ap_condition_637 : BOOLEAN;
    signal ap_condition_640 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component spmm_hls_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component spmm_hls_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln30_fu_932_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_204 <= add_ln30_fu_938_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_204 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    x_col_V_10_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_10_fu_248 <= p_lcssa12341404;
                elsif ((ap_const_boolean_1 = ap_condition_532)) then 
                    x_col_V_10_fu_248 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_11_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_11_fu_252 <= p_lcssa12391410;
                elsif ((ap_const_boolean_1 = ap_condition_536)) then 
                    x_col_V_11_fu_252 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_12_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_12_fu_256 <= p_lcssa12441416;
                elsif ((ap_const_boolean_1 = ap_condition_540)) then 
                    x_col_V_12_fu_256 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_13_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_13_fu_260 <= p_lcssa12491422;
                elsif ((ap_const_boolean_1 = ap_condition_544)) then 
                    x_col_V_13_fu_260 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_14_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_14_fu_264 <= p_lcssa12541428;
                elsif ((ap_const_boolean_1 = ap_condition_548)) then 
                    x_col_V_14_fu_264 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_15_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_15_fu_268 <= p_lcssa12591434;
                elsif ((ap_const_boolean_1 = ap_condition_552)) then 
                    x_col_V_15_fu_268 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_16_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_16_fu_272 <= p_lcssa12641440;
                elsif ((ap_const_boolean_1 = ap_condition_556)) then 
                    x_col_V_16_fu_272 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_17_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_17_fu_276 <= p_lcssa12691446;
                elsif ((ap_const_boolean_1 = ap_condition_560)) then 
                    x_col_V_17_fu_276 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_18_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_18_fu_280 <= p_lcssa12741452;
                elsif ((ap_const_boolean_1 = ap_condition_564)) then 
                    x_col_V_18_fu_280 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_19_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_19_fu_284 <= p_lcssa12791458;
                elsif ((ap_const_boolean_1 = ap_condition_568)) then 
                    x_col_V_19_fu_284 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_1_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_1_fu_212 <= p_lcssa11891350;
                elsif ((ap_const_boolean_1 = ap_condition_571)) then 
                    x_col_V_1_fu_212 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_20_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_20_fu_288 <= p_lcssa12841464;
                elsif ((ap_const_boolean_1 = ap_condition_575)) then 
                    x_col_V_20_fu_288 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_21_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_21_fu_292 <= p_lcssa12891470;
                elsif ((ap_const_boolean_1 = ap_condition_579)) then 
                    x_col_V_21_fu_292 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_22_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_22_fu_296 <= p_lcssa12941476;
                elsif ((ap_const_boolean_1 = ap_condition_583)) then 
                    x_col_V_22_fu_296 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_23_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_23_fu_300 <= p_lcssa12991482;
                elsif ((ap_const_boolean_1 = ap_condition_587)) then 
                    x_col_V_23_fu_300 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_24_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_24_fu_304 <= p_lcssa13041488;
                elsif ((ap_const_boolean_1 = ap_condition_591)) then 
                    x_col_V_24_fu_304 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_25_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_25_fu_308 <= p_lcssa13091494;
                elsif ((ap_const_boolean_1 = ap_condition_595)) then 
                    x_col_V_25_fu_308 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_26_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_26_fu_312 <= p_lcssa13141500;
                elsif ((ap_const_boolean_1 = ap_condition_598)) then 
                    x_col_V_26_fu_312 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_27_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_27_fu_316 <= p_lcssa13191506;
                elsif ((ap_const_boolean_1 = ap_condition_601)) then 
                    x_col_V_27_fu_316 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_28_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_28_fu_320 <= p_lcssa13241512;
                elsif ((ap_const_boolean_1 = ap_condition_604)) then 
                    x_col_V_28_fu_320 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_29_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_29_fu_324 <= p_lcssa13291518;
                elsif ((ap_const_boolean_1 = ap_condition_607)) then 
                    x_col_V_29_fu_324 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_2_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_2_fu_216 <= p_lcssa11941356;
                elsif ((ap_const_boolean_1 = ap_condition_610)) then 
                    x_col_V_2_fu_216 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_30_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_30_fu_328 <= p_lcssa13341524;
                elsif ((ap_const_boolean_1 = ap_condition_613)) then 
                    x_col_V_30_fu_328 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_31_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_31_fu_332 <= p_lcssa13391530;
                elsif ((ap_const_boolean_1 = ap_condition_616)) then 
                    x_col_V_31_fu_332 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_3_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_3_fu_220 <= p_lcssa11991362;
                elsif ((ap_const_boolean_1 = ap_condition_619)) then 
                    x_col_V_3_fu_220 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_4_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_4_fu_224 <= p_lcssa12041368;
                elsif ((ap_const_boolean_1 = ap_condition_622)) then 
                    x_col_V_4_fu_224 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_5_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_5_fu_228 <= p_lcssa12091374;
                elsif ((ap_const_boolean_1 = ap_condition_625)) then 
                    x_col_V_5_fu_228 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_6_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_6_fu_232 <= p_lcssa12141380;
                elsif ((ap_const_boolean_1 = ap_condition_628)) then 
                    x_col_V_6_fu_232 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_7_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_7_fu_236 <= p_lcssa12191386;
                elsif ((ap_const_boolean_1 = ap_condition_631)) then 
                    x_col_V_7_fu_236 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_8_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_8_fu_240 <= p_lcssa12241392;
                elsif ((ap_const_boolean_1 = ap_condition_634)) then 
                    x_col_V_8_fu_240 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_9_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_9_fu_244 <= p_lcssa12291398;
                elsif ((ap_const_boolean_1 = ap_condition_637)) then 
                    x_col_V_9_fu_244 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;

    x_col_V_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    x_col_V_fu_208 <= p_lcssa1344;
                elsif ((ap_const_boolean_1 = ap_condition_640)) then 
                    x_col_V_fu_208 <= A_stream_dout(62 downto 32);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln30_fu_932_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln33_reg_1489 <= trunc_ln33_fu_944_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    A_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, A_stream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_stream_blk_n <= A_stream_empty_n;
        else 
            A_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    A_stream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_stream_read <= ap_const_logic_1;
        else 
            A_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln30_fu_938_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, A_stream_empty_n)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_const_logic_0 = A_stream_empty_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, A_stream_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_0 = A_stream_empty_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, A_stream_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = A_stream_empty_n) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(A_stream_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (ap_const_logic_0 = A_stream_empty_n);
    end process;


    ap_condition_532_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_532 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_4) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_536_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_536 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_3) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_540_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_540 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_2) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_544_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_544 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_1) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_548_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_548 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_0) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_552_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_552 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_F) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_556_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_556 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_E) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_560_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_560 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_D) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_564_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_564 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_C) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_568_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_568 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_B) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_571_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_571 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_D) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_575_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_575 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_A) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_579_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_579 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_9) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_583_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_583 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_8) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_587_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_587 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_7) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_591_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_591 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_6) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_595_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_595 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_5) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_598_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_598 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_4) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_601_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_601 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_3) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_604_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_604 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_2) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_607_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_607 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_1) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_610_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_610 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_C) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_613_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_613 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_0) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_616_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_616 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_F) and (ping_read_reg_1482 = ap_const_lv1_1));
    end process;


    ap_condition_619_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_619 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_B) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_622_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_622 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_A) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_625_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_625 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_9) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_628_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_628 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_8) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_631_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_631 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_7) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_634_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_634 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_6) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_637_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_637 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_5) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_640_assign_proc : process(ap_enable_reg_pp0_iter1, ping_read_reg_1482, trunc_ln33_reg_1489)
    begin
                ap_condition_640 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln33_reg_1489 = ap_const_lv4_E) and (ping_read_reg_1482 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln30_fu_932_p2)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_204, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_204;
        end if; 
    end process;

    icmp_ln30_fu_932_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv5_10) else "0";
    p_out <= x_col_V_31_fu_332;
    p_out1 <= x_col_V_30_fu_328;
    p_out10 <= x_col_V_21_fu_292;

    p_out10_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out10_ap_vld <= ap_const_logic_1;
        else 
            p_out10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out11 <= x_col_V_20_fu_288;

    p_out11_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out11_ap_vld <= ap_const_logic_1;
        else 
            p_out11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out12 <= x_col_V_19_fu_284;

    p_out12_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out12_ap_vld <= ap_const_logic_1;
        else 
            p_out12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out13 <= x_col_V_18_fu_280;

    p_out13_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out13_ap_vld <= ap_const_logic_1;
        else 
            p_out13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out14 <= x_col_V_17_fu_276;

    p_out14_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out14_ap_vld <= ap_const_logic_1;
        else 
            p_out14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out15 <= x_col_V_16_fu_272;

    p_out15_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out15_ap_vld <= ap_const_logic_1;
        else 
            p_out15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out16 <= x_col_V_15_fu_268;

    p_out16_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out16_ap_vld <= ap_const_logic_1;
        else 
            p_out16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out17 <= x_col_V_14_fu_264;

    p_out17_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out17_ap_vld <= ap_const_logic_1;
        else 
            p_out17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out18 <= x_col_V_13_fu_260;

    p_out18_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out18_ap_vld <= ap_const_logic_1;
        else 
            p_out18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out19 <= x_col_V_12_fu_256;

    p_out19_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out19_ap_vld <= ap_const_logic_1;
        else 
            p_out19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= x_col_V_29_fu_324;
    p_out20 <= x_col_V_11_fu_252;

    p_out20_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out20_ap_vld <= ap_const_logic_1;
        else 
            p_out20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out21 <= x_col_V_10_fu_248;

    p_out21_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out21_ap_vld <= ap_const_logic_1;
        else 
            p_out21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out22 <= x_col_V_9_fu_244;

    p_out22_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out22_ap_vld <= ap_const_logic_1;
        else 
            p_out22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out23 <= x_col_V_8_fu_240;

    p_out23_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out23_ap_vld <= ap_const_logic_1;
        else 
            p_out23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out24 <= x_col_V_7_fu_236;

    p_out24_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out24_ap_vld <= ap_const_logic_1;
        else 
            p_out24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out25 <= x_col_V_6_fu_232;

    p_out25_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out25_ap_vld <= ap_const_logic_1;
        else 
            p_out25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out26 <= x_col_V_5_fu_228;

    p_out26_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out26_ap_vld <= ap_const_logic_1;
        else 
            p_out26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out27 <= x_col_V_4_fu_224;

    p_out27_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out27_ap_vld <= ap_const_logic_1;
        else 
            p_out27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out28 <= x_col_V_3_fu_220;

    p_out28_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out28_ap_vld <= ap_const_logic_1;
        else 
            p_out28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out29 <= x_col_V_2_fu_216;

    p_out29_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out29_ap_vld <= ap_const_logic_1;
        else 
            p_out29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= x_col_V_28_fu_320;
    p_out30 <= x_col_V_1_fu_212;

    p_out30_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out30_ap_vld <= ap_const_logic_1;
        else 
            p_out30_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out31 <= x_col_V_fu_208;

    p_out31_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out31_ap_vld <= ap_const_logic_1;
        else 
            p_out31_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= x_col_V_27_fu_316;

    p_out4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= x_col_V_26_fu_312;

    p_out5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= x_col_V_25_fu_308;

    p_out6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= x_col_V_24_fu_304;

    p_out7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out8 <= x_col_V_23_fu_300;

    p_out8_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out8_ap_vld <= ap_const_logic_1;
        else 
            p_out8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out9 <= x_col_V_22_fu_296;

    p_out9_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out9_ap_vld <= ap_const_logic_1;
        else 
            p_out9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln30_fu_932_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln30_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ping_read_reg_1482 <= ping;
    trunc_ln33_fu_944_p1 <= ap_sig_allocacmp_i_1(4 - 1 downto 0);
end behav;
