Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece.cmu.edu/support/xilinx/xilinx.release/Vivado-2015.2/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 59e691da5a294821974d353606a17697 --debug typical --relax --mt 8 --include ../../../mainProject.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog --include ../../../mainProject.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog --include ../../../mainProject.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog -L xil_defaultlib -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L c_reg_fd_v12_0 -L xbip_dsp48_wrapper_v3_0 -L xbip_dsp48_addsub_v3_0 -L xbip_addsub_v3_0 -L c_addsub_v12_0 -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot attenTest_behav xil_defaultlib.attenTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="16",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.198_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/audioMemTest.sv" Line 23. Module audioMemTest has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 23. Module comInterface has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 126. Module regReceiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 76. Module commandDecoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/attenTest/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" Line 56. Module blk_mem_gen_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 3401. Module blk_mem_gen_v8_2(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="16",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____17.198_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1951. Module BLK_MEM_GEN_v8_2_mem_module(C_CORENAME="blk_mem_gen_v8_2",C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_MEM_TYPE=3,C_BYTE_SIZE=9,C_USE_BRAM_BLOCK=0,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA="0",C_HAS_RSTA=0,C_RST_PRIORITY_A="CE",C_RSTRAM_A=0,C_INITA_VAL="0",C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A="WRITE_FIRST",C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=65536,C_READ_DEPTH_A=65536,C_ADDRA_WIDTH=16,C_HAS_RSTB=0,C_RST_PRIORITY_B="CE",C_RSTRAM_B=0,C_INITB_VAL="0",C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B="WRITE_FIRST",C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=65536,C_READ_DEPTH_B=65536,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,FLOP_DELAY=100,C_DISABLE_WARN_BHV_COLL=0,C_EN_ECC_PIPE=0,C_DISABLE_WARN_BHV_RANGE=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=1,C_HAS_REGCE=0,C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=1,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=1,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1563. Module BLK_MEM_GEN_v8_2_output_stage(C_FAMILY="zynq",C_XDEVICEFAMILY="zynq",C_HAS_RST=0,C_RSTRAM=0,C_RST_PRIORITY="CE",C_INIT_VAL="0",C_HAS_EN=0,C_HAS_REGCE=0,C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_MEM_OUTPUT_REGS=0,C_USE_SOFTECC=0,C_USE_ECC=0,NUM_STAGES=0,C_EN_ECC_PIPE=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" Line 1859. Module BLK_MEM_GEN_v8_2_softecc_output_reg_stage(C_DATA_WIDTH=8,C_ADDRB_WIDTH=16,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,FLOP_DELAY=100) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/audioMemTest.sv" Line 23. Module audioMemTest has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 23. Module comInterface has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 126. Module regReceiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.srcs/sources_1/new/comInterface.sv" Line 76. Module commandDecoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/afs/ece.cmu.edu/usr/suyashb/Private/545/mainProject/mainProject.sim/attenTest/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.audioMemTest
Compiling module xil_defaultlib.regReceiver
Compiling module xil_defaultlib.commandDecoder
Compiling module xil_defaultlib.comInterface
Compiling module xil_defaultlib.attenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot attenTest_behav
