[08/19 04:11:23      0s] 
[08/19 04:11:23      0s] Cadence Innovus(TM) Implementation System.
[08/19 04:11:23      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/19 04:11:23      0s] 
[08/19 04:11:23      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[08/19 04:11:23      0s] Options:	
[08/19 04:11:23      0s] Date:		Sat Aug 19 04:11:23 2023
[08/19 04:11:23      0s] Host:		vlsicadclient13 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[08/19 04:11:23      0s] OS:		Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
[08/19 04:11:23      0s] 
[08/19 04:11:23      0s] License:
[08/19 04:11:23      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[08/19 04:11:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/19 04:11:35      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[08/19 04:11:37     10s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[08/19 04:11:37     10s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[08/19 04:11:37     10s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[08/19 04:11:37     10s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[08/19 04:11:37     10s] @(#)CDS: CPE v21.10-p004
[08/19 04:11:37     10s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[08/19 04:11:37     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[08/19 04:11:37     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[08/19 04:11:37     10s] @(#)CDS: RCDB 11.15.0
[08/19 04:11:37     10s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[08/19 04:11:37     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc.

[08/19 04:11:37     10s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[08/19 04:11:39     12s] 
[08/19 04:11:39     12s] **INFO:  MMMC transition support version v31-84 
[08/19 04:11:39     12s] 
[08/19 04:11:39     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/19 04:11:39     12s] <CMD> suppressMessage ENCEXT-2799
[08/19 04:11:39     12s] <CMD> getVersion
[08/19 04:11:39     12s] [INFO] Loading PVS 21.12 fill procedures
[08/19 04:11:40     12s] <CMD> win
[08/19 04:13:00     29s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[08/19 04:13:00     29s] <CMD> set conf_qxconf_file NULL
[08/19 04:13:00     29s] <CMD> set conf_qxlib_file NULL
[08/19 04:13:00     29s] <CMD> set dbgDualViewAwareXTree 1
[08/19 04:13:00     29s] <CMD> set defHierChar /
[08/19 04:13:00     29s] <CMD> set distributed_client_message_echo 1
[08/19 04:13:00     29s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[08/19 04:13:00     29s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[08/19 04:13:00     29s] <CMD> set enc_enable_print_mode_command_reset_options 1
[08/19 04:13:00     29s] <CMD> set init_design_settop 0
[08/19 04:13:00     29s] <CMD> set init_gnd_net VSS
[08/19 04:13:00     29s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[08/19 04:13:00     29s] <CMD> set init_mmmc_file counter_final.view
[08/19 04:13:00     29s] <CMD> set init_pwr_net VDD
[08/19 04:13:00     29s] <CMD> set init_verilog ../synthesis/reports/new_results/hdl_synthesis.v
[08/19 04:13:00     29s] <CMD> get_message -id GLOBAL-100 -suppress
[08/19 04:13:00     29s] <CMD> get_message -id GLOBAL-100 -suppress
[08/19 04:13:00     29s] <CMD> set latch_time_borrow_mode max_borrow
[08/19 04:13:00     29s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[08/19 04:13:00     29s] <CMD> set pegDefaultResScaleFactor 1
[08/19 04:13:00     29s] <CMD> set pegDetailResScaleFactor 1
[08/19 04:13:00     29s] <CMD> set pegEnableDualViewForTQuantus 1
[08/19 04:13:00     29s] <CMD> get_message -id GLOBAL-100 -suppress
[08/19 04:13:00     29s] <CMD> get_message -id GLOBAL-100 -suppress
[08/19 04:13:00     29s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[08/19 04:13:00     29s] <CMD> set spgUnflattenIlmInCheckPlace 2
[08/19 04:13:00     29s] <CMD> set init_verilog_tolerate_port_mismatch 0
[08/19 04:13:00     29s] <CMD> set load_netlist_ignore_undefined_cell 1
[08/19 04:13:09     31s] <CMD> init_design
[08/19 04:13:09     31s] #% Begin Load MMMC data ... (date=08/19 04:13:09, mem=644.5M)
[08/19 04:13:09     31s] #% End Load MMMC data ... (date=08/19 04:13:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=645.1M, current mem=645.1M)
[08/19 04:13:09     31s] 
[08/19 04:13:09     31s] Loading LEF file ../lef/gsclib045_tech.lef ...
[08/19 04:13:09     31s] 
[08/19 04:13:09     31s] Loading LEF file ../lef/gsclib045_macro.lef ...
[08/19 04:13:09     31s] Set DBUPerIGU to M2 pitch 400.
[08/19 04:13:10     31s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[08/19 04:13:10     31s] Type 'man IMPLF-200' for more detail.
[08/19 04:13:10     31s] 
[08/19 04:13:10     31s] viaInitial starts at Sat Aug 19 04:13:10 2023
viaInitial ends at Sat Aug 19 04:13:10 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[08/19 04:13:10     31s] Loading view definition file from counter_final.view
[08/19 04:13:10     31s] Reading slow timing library '/home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[08/19 04:13:10     31s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[08/19 04:13:10     31s] Read 480 cells in library 'slow_vdd1v0' 
[08/19 04:13:10     31s] Reading fast timing library '/home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[08/19 04:13:10     32s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[08/19 04:13:10     32s] Read 480 cells in library 'fast_vdd1v0' 
[08/19 04:13:10     32s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=716.8M, current mem=664.1M)
[08/19 04:13:10     32s] *** End library_loading (cpu=0.01min, real=0.00min, mem=16.9M, fe_cpu=0.54min, fe_real=1.78min, fe_mem=834.4M) ***
[08/19 04:13:10     32s] #% Begin Load netlist data ... (date=08/19 04:13:10, mem=664.1M)
[08/19 04:13:10     32s] *** Begin netlist parsing (mem=834.4M) ***
[08/19 04:13:10     32s] Created 480 new cells from 2 timing libraries.
[08/19 04:13:10     32s] Reading netlist ...
[08/19 04:13:10     32s] Backslashed names will retain backslash and a trailing blank character.
[08/19 04:13:10     32s] Reading verilog netlist '../synthesis/reports/new_results/hdl_synthesis.v'
[08/19 04:13:10     32s] 
[08/19 04:13:10     32s] *** Memory Usage v#1 (Current mem = 834.445M, initial mem = 316.848M) ***
[08/19 04:13:10     32s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=834.4M) ***
[08/19 04:13:10     32s] #% End Load netlist data ... (date=08/19 04:13:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.4M, current mem=673.4M)
[08/19 04:13:10     32s] Top level cell is counter.
[08/19 04:13:10     32s] Hooked 960 DB cells to tlib cells.
[08/19 04:13:10     32s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=689.6M, current mem=689.6M)
[08/19 04:13:10     32s] Starting recursive module instantiation check.
[08/19 04:13:10     32s] No recursion found.
[08/19 04:13:10     32s] Building hierarchical netlist for Cell counter ...
[08/19 04:13:10     32s] *** Netlist is unique.
[08/19 04:13:10     32s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[08/19 04:13:10     32s] ** info: there are 1055 modules.
[08/19 04:13:10     32s] ** info: there are 23 stdCell insts.
[08/19 04:13:10     32s] 
[08/19 04:13:10     32s] *** Memory Usage v#1 (Current mem = 888.871M, initial mem = 316.848M) ***
[08/19 04:13:10     32s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:13:10     32s] Type 'man IMPFP-3961' for more detail.
[08/19 04:13:10     32s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:13:10     32s] Type 'man IMPFP-3961' for more detail.
[08/19 04:13:10     32s] Set Default Net Delay as 1000 ps.
[08/19 04:13:10     32s] Set Default Net Load as 0.5 pF. 
[08/19 04:13:10     32s] Set Default Input Pin Transition as 0.1 ps.
[08/19 04:13:11     32s] Extraction setup Started 
[08/19 04:13:11     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/19 04:13:11     32s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[08/19 04:13:11     32s] Type 'man IMPEXT-6202' for more detail.
[08/19 04:13:11     32s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[08/19 04:13:11     32s] Cap table was created using Encounter 10.10-b056_1.
[08/19 04:13:11     32s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[08/19 04:13:11     32s] Set Shrink Factor to 0.90000
[08/19 04:13:11     32s] Importing multi-corner RC tables ... 
[08/19 04:13:11     32s] Summary of Active RC-Corners : 
[08/19 04:13:11     32s]  
[08/19 04:13:11     32s]  Analysis View: setup
[08/19 04:13:11     32s]     RC-Corner Name        : rc_corner
[08/19 04:13:11     32s]     RC-Corner Index       : 0
[08/19 04:13:11     32s]     RC-Corner Temperature : 25 Celsius
[08/19 04:13:11     32s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[08/19 04:13:11     32s]     RC-Corner PreRoute Res Factor         : 1
[08/19 04:13:11     32s]     RC-Corner PreRoute Cap Factor         : 1
[08/19 04:13:11     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[08/19 04:13:11     32s]  
[08/19 04:13:11     32s]  Analysis View: hold
[08/19 04:13:11     32s]     RC-Corner Name        : rc_corner
[08/19 04:13:11     32s]     RC-Corner Index       : 0
[08/19 04:13:11     32s]     RC-Corner Temperature : 25 Celsius
[08/19 04:13:11     32s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[08/19 04:13:11     32s]     RC-Corner PreRoute Res Factor         : 1
[08/19 04:13:11     32s]     RC-Corner PreRoute Cap Factor         : 1
[08/19 04:13:11     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/19 04:13:11     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/19 04:13:11     32s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[08/19 04:13:11     32s] LayerId::1 widthSet size::4
[08/19 04:13:11     32s] LayerId::2 widthSet size::4
[08/19 04:13:11     32s] LayerId::3 widthSet size::4
[08/19 04:13:11     32s] LayerId::4 widthSet size::4
[08/19 04:13:11     32s] LayerId::5 widthSet size::4
[08/19 04:13:11     32s] LayerId::6 widthSet size::4
[08/19 04:13:11     32s] LayerId::7 widthSet size::5
[08/19 04:13:11     32s] LayerId::8 widthSet size::5
[08/19 04:13:11     32s] LayerId::9 widthSet size::5
[08/19 04:13:11     32s] LayerId::10 widthSet size::4
[08/19 04:13:11     32s] LayerId::11 widthSet size::3
[08/19 04:13:11     32s] Updating RC grid for preRoute extraction ...
[08/19 04:13:11     32s] eee: pegSigSF::1.070000
[08/19 04:13:11     32s] Initializing multi-corner capacitance tables ... 
[08/19 04:13:11     32s] Initializing multi-corner resistance tables ...
[08/19 04:13:11     32s] Creating RPSQ from WeeR and WRes ...
[08/19 04:13:11     32s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:13:11     32s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:13:11     32s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:13:11     32s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[08/19 04:13:11     32s] *Info: initialize multi-corner CTS.
[08/19 04:13:11     32s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=942.2M, current mem=715.0M)
[08/19 04:13:11     32s] Reading timing constraints file '../synthesis/reports/new_results/counter_sdc.sdc' ...
[08/19 04:13:11     32s] Current (total cpu=0:00:32.8, real=0:01:48, peak res=960.2M, current mem=960.2M)
[08/19 04:13:11     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/new_results/counter_sdc.sdc, Line 9).
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/reports/new_results/counter_sdc.sdc, Line 10).
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] INFO (CTE): Reading of timing constraints file ../synthesis/reports/new_results/counter_sdc.sdc completed, with 2 WARNING
[08/19 04:13:11     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=980.0M, current mem=980.0M)
[08/19 04:13:11     32s] Current (total cpu=0:00:32.8, real=0:01:48, peak res=980.0M, current mem=980.0M)
[08/19 04:13:11     32s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[08/19 04:13:11     32s] Summary for sequential cells identification: 
[08/19 04:13:11     32s]   Identified SBFF number: 104
[08/19 04:13:11     32s]   Identified MBFF number: 0
[08/19 04:13:11     32s]   Identified SB Latch number: 0
[08/19 04:13:11     32s]   Identified MB Latch number: 0
[08/19 04:13:11     32s]   Not identified SBFF number: 16
[08/19 04:13:11     32s]   Not identified MBFF number: 0
[08/19 04:13:11     32s]   Not identified SB Latch number: 0
[08/19 04:13:11     32s]   Not identified MB Latch number: 0
[08/19 04:13:11     32s]   Number of sequential cells which are not FFs: 32
[08/19 04:13:11     32s] Total number of combinational cells: 318
[08/19 04:13:11     32s] Total number of sequential cells: 152
[08/19 04:13:11     32s] Total number of tristate cells: 10
[08/19 04:13:11     32s] Total number of level shifter cells: 0
[08/19 04:13:11     32s] Total number of power gating cells: 0
[08/19 04:13:11     32s] Total number of isolation cells: 0
[08/19 04:13:11     32s] Total number of power switch cells: 0
[08/19 04:13:11     32s] Total number of pulse generator cells: 0
[08/19 04:13:11     32s] Total number of always on buffers: 0
[08/19 04:13:11     32s] Total number of retention cells: 0
[08/19 04:13:11     32s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[08/19 04:13:11     32s] Total number of usable buffers: 16
[08/19 04:13:11     32s] List of unusable buffers:
[08/19 04:13:11     32s] Total number of unusable buffers: 0
[08/19 04:13:11     32s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[08/19 04:13:11     32s] Total number of usable inverters: 19
[08/19 04:13:11     32s] List of unusable inverters:
[08/19 04:13:11     32s] Total number of unusable inverters: 0
[08/19 04:13:11     32s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[08/19 04:13:11     32s] Total number of identified usable delay cells: 8
[08/19 04:13:11     32s] List of identified unusable delay cells:
[08/19 04:13:11     32s] Total number of identified unusable delay cells: 0
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Deleting Cell Server End ...
[08/19 04:13:11     32s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1001.9M, current mem=1001.8M)
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 04:13:11     32s] Summary for sequential cells identification: 
[08/19 04:13:11     32s]   Identified SBFF number: 104
[08/19 04:13:11     32s]   Identified MBFF number: 0
[08/19 04:13:11     32s]   Identified SB Latch number: 0
[08/19 04:13:11     32s]   Identified MB Latch number: 0
[08/19 04:13:11     32s]   Not identified SBFF number: 16
[08/19 04:13:11     32s]   Not identified MBFF number: 0
[08/19 04:13:11     32s]   Not identified SB Latch number: 0
[08/19 04:13:11     32s]   Not identified MB Latch number: 0
[08/19 04:13:11     32s]   Number of sequential cells which are not FFs: 32
[08/19 04:13:11     32s]  Visiting view : setup
[08/19 04:13:11     32s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 04:13:11     32s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 04:13:11     32s]  Visiting view : hold
[08/19 04:13:11     32s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 04:13:11     32s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 04:13:11     32s] TLC MultiMap info (StdDelay):
[08/19 04:13:11     32s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 04:13:11     32s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 04:13:11     32s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 04:13:11     32s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 04:13:11     32s]  Setting StdDelay to: 36.8ps
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 04:13:11     32s] 
[08/19 04:13:11     32s] *** Summary of all messages that are not suppressed in this session:
[08/19 04:13:11     32s] Severity  ID               Count  Summary                                  
[08/19 04:13:11     32s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/19 04:13:11     32s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[08/19 04:13:11     32s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[08/19 04:13:11     32s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[08/19 04:13:11     32s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[08/19 04:13:11     32s] *** Message Summary: 8 warning(s), 0 error(s)
[08/19 04:13:11     32s] 
[08/19 04:13:23     35s] <CMD> getMultiCpuUsage -localCpu
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:13:23     35s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:13:26     36s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:13:26     36s] <CMD> verify_drc
[08/19 04:13:26     36s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:13:26     36s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:13:26     36s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:13:26     36s]  *** Starting Verify DRC (MEM: 1194.5) ***
[08/19 04:13:26     36s] 
[08/19 04:13:26     36s] #create default rule from bind_ndr_rule rule=0x7efe51d995b0 0x7efe57364558
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[08/19 04:13:26     36s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:13:26     36s]   VERIFY DRC ...... Starting Verification
[08/19 04:13:26     36s]   VERIFY DRC ...... Initializing
[08/19 04:13:26     36s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:13:26     36s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:13:26     36s]   VERIFY DRC ...... Using new threading
[08/19 04:13:26     36s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.335 10.260} 1 of 1
[08/19 04:13:26     36s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:13:26     36s] 
[08/19 04:13:26     36s]   Verification Complete : 0 Viols.
[08/19 04:13:26     36s] 
[08/19 04:13:26     36s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[08/19 04:13:26     36s] 
[08/19 04:13:26     36s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:13:35     37s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:13:35     37s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:13:35     37s] 
[08/19 04:13:35     37s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:13:35     37s] Start Time: Sat Aug 19 04:13:35 2023
[08/19 04:13:35     37s] 
[08/19 04:13:35     37s] Design Name: counter
[08/19 04:13:35     37s] Database Units: 2000
[08/19 04:13:35     37s] Design Boundary: (0.0000, 0.0000) (10.3350, 10.2600)
[08/19 04:13:35     37s] Error Limit = 1000; Warning Limit = 50
[08/19 04:13:35     37s] Check all nets
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[7] of net count[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[6] of net count[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:13:35     37s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[5] of net count[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[4] of net count[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[3] of net count[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[2] of net count[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[1] of net count[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] **WARN: (IMPVFC-97):	IO pin count[0] of net count[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:13:35     37s] 
[08/19 04:13:35     37s] Begin Summary 
[08/19 04:13:35     37s]   Found no problems or warnings.
[08/19 04:13:35     37s] End Summary
[08/19 04:13:35     37s] 
[08/19 04:13:35     37s] End Time: Sat Aug 19 04:13:35 2023
[08/19 04:13:35     37s] Time Elapsed: 0:00:00.0
[08/19 04:13:35     37s] 
[08/19 04:13:35     37s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:13:35     37s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:13:35     37s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:13:35     37s] 
[08/19 04:13:50     41s] <CMD> getIoFlowFlag
[08/19 04:16:59     79s] <CMD> setIoFlowFlag 0
[08/19 04:16:59     79s] <CMD> floorPlan -site CoreSite -r 0.953088713423 0.699799 5 5 5 5
[08/19 04:16:59     79s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:16:59     79s] Type 'man IMPFP-3961' for more detail.
[08/19 04:16:59     79s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:16:59     79s] Type 'man IMPFP-3961' for more detail.
[08/19 04:16:59     79s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/19 04:16:59     79s] <CMD> uiSetTool select
[08/19 04:16:59     79s] <CMD> getIoFlowFlag
[08/19 04:16:59     79s] <CMD> fit
[08/19 04:17:05     80s] <CMD> setIoFlowFlag 0
[08/19 04:17:05     80s] <CMD> floorPlan -site CoreSite -r 0.678571428571 0.688889 5.0 5.13 5.0 5.13
[08/19 04:17:05     80s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:17:05     80s] Type 'man IMPFP-3961' for more detail.
[08/19 04:17:05     80s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[08/19 04:17:05     80s] Type 'man IMPFP-3961' for more detail.
[08/19 04:17:05     80s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/19 04:17:05     80s] <CMD> uiSetTool select
[08/19 04:17:05     80s] <CMD> getIoFlowFlag
[08/19 04:17:05     80s] <CMD> fit
[08/19 04:18:48    102s] <CMD> clearGlobalNets
[08/19 04:18:48    102s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[08/19 04:18:48    102s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[08/19 04:18:48    102s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[08/19 04:18:48    102s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[08/19 04:19:05    106s] <CMD> clearGlobalNets
[08/19 04:19:05    106s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[08/19 04:19:05    106s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[08/19 04:19:05    106s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[08/19 04:19:05    106s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:19:34    112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:21:35    137s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/19 04:21:35    137s] The ring targets are set to core/block ring wires.
[08/19 04:21:35    137s] addRing command will consider rows while creating rings.
[08/19 04:21:35    137s] addRing command will disallow rings to go over rows.
[08/19 04:21:35    137s] addRing command will ignore shorts while creating rings.
[08/19 04:21:35    137s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/19 04:21:35    137s] 
[08/19 04:21:35    137s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1297.2M)
[08/19 04:21:35    137s] Ring generation is complete.
[08/19 04:21:35    137s] vias are now being generated.
[08/19 04:21:35    137s] addRing created 8 wires.
[08/19 04:21:35    137s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/19 04:21:35    137s] +--------+----------------+----------------+
[08/19 04:21:35    137s] |  Layer |     Created    |     Deleted    |
[08/19 04:21:35    137s] +--------+----------------+----------------+
[08/19 04:21:35    137s] | Metal10|        4       |       NA       |
[08/19 04:21:35    137s] |  Via10 |        8       |        0       |
[08/19 04:21:35    137s] | Metal11|        4       |       NA       |
[08/19 04:21:35    137s] +--------+----------------+----------------+
[08/19 04:21:38    138s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/19 04:21:38    138s] The ring targets are set to core/block ring wires.
[08/19 04:21:38    138s] addRing command will consider rows while creating rings.
[08/19 04:21:38    138s] addRing command will disallow rings to go over rows.
[08/19 04:21:38    138s] addRing command will ignore shorts while creating rings.
[08/19 04:21:38    138s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/19 04:21:38    138s] 
[08/19 04:21:38    138s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1297.2M)
[08/19 04:21:38    138s] Ring generation is complete.
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:22:16    146s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:22:19    146s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:22:19    146s] <CMD> verify_drc
[08/19 04:22:19    146s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:22:19    146s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:22:19    146s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:22:19    146s]  *** Starting Verify DRC (MEM: 1297.2) ***
[08/19 04:22:19    146s] 
[08/19 04:22:19    146s]   VERIFY DRC ...... Starting Verification
[08/19 04:22:19    146s]   VERIFY DRC ...... Initializing
[08/19 04:22:19    146s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:22:19    146s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:22:19    146s]   VERIFY DRC ...... Using new threading
[08/19 04:22:19    146s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:22:19    146s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:22:19    146s] 
[08/19 04:22:19    146s]   Verification Complete : 0 Viols.
[08/19 04:22:19    146s] 
[08/19 04:22:19    146s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:22:19    146s] 
[08/19 04:22:19    146s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:22:27    148s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:22:27    148s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:22:27    148s] 
[08/19 04:22:27    148s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:22:27    148s] Start Time: Sat Aug 19 04:22:27 2023
[08/19 04:22:27    148s] 
[08/19 04:22:27    148s] Design Name: counter
[08/19 04:22:27    148s] Database Units: 2000
[08/19 04:22:27    148s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:22:27    148s] Error Limit = 1000; Warning Limit = 50
[08/19 04:22:27    148s] Check all nets
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[7] of net count[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[6] of net count[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:22:27    148s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[5] of net count[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[4] of net count[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[3] of net count[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[2] of net count[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[1] of net count[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] **WARN: (IMPVFC-97):	IO pin count[0] of net count[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:22:27    148s] 
[08/19 04:22:27    148s] Begin Summary 
[08/19 04:22:27    148s]   Found no problems or warnings.
[08/19 04:22:27    148s] End Summary
[08/19 04:22:27    148s] 
[08/19 04:22:27    148s] End Time: Sat Aug 19 04:22:27 2023
[08/19 04:22:27    148s] Time Elapsed: 0:00:00.0
[08/19 04:22:27    148s] 
[08/19 04:22:27    148s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:22:27    148s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:22:27    148s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:22:27    148s] 
[08/19 04:23:02    156s] <CMD> saveDesign counter_final_powerring
[08/19 04:23:03    156s] #% Begin save design ... (date=08/19 04:23:02, mem=1086.0M)
[08/19 04:23:03    156s] % Begin Save ccopt configuration ... (date=08/19 04:23:03, mem=1086.0M)
[08/19 04:23:03    156s] % End Save ccopt configuration ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1086.9M, current mem=1086.9M)
[08/19 04:23:03    156s] % Begin Save netlist data ... (date=08/19 04:23:03, mem=1087.0M)
[08/19 04:23:03    156s] Writing Binary DB to counter_final_powerring.dat/counter.v.bin in single-threaded mode...
[08/19 04:23:03    156s] % End Save netlist data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.0M, current mem=1087.0M)
[08/19 04:23:03    156s] Saving symbol-table file ...
[08/19 04:23:03    156s] Saving congestion map file counter_final_powerring.dat/counter.route.congmap.gz ...
[08/19 04:23:03    156s] % Begin Save AAE data ... (date=08/19 04:23:03, mem=1087.6M)
[08/19 04:23:03    156s] Saving AAE Data ...
[08/19 04:23:03    156s] % End Save AAE data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.6M, current mem=1087.6M)
[08/19 04:23:03    156s] Saving preference file counter_final_powerring.dat/gui.pref.tcl ...
[08/19 04:23:03    156s] Saving mode setting ...
[08/19 04:23:03    156s] Saving global file ...
[08/19 04:23:03    156s] % Begin Save floorplan data ... (date=08/19 04:23:03, mem=1090.5M)
[08/19 04:23:03    156s] Saving floorplan file ...
[08/19 04:23:03    156s] % End Save floorplan data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.6M, current mem=1090.6M)
[08/19 04:23:03    156s] Saving PG file counter_final_powerring.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:23:03 2023)
[08/19 04:23:03    156s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1294.8M) ***
[08/19 04:23:03    156s] Saving Drc markers ...
[08/19 04:23:03    156s] ... No Drc file written since there is no markers found.
[08/19 04:23:03    156s] % Begin Save placement data ... (date=08/19 04:23:03, mem=1090.7M)
[08/19 04:23:03    156s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:23:03    156s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:23:03    156s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1297.8M) ***
[08/19 04:23:03    156s] % End Save placement data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.7M, current mem=1090.7M)
[08/19 04:23:03    156s] % Begin Save routing data ... (date=08/19 04:23:03, mem=1090.7M)
[08/19 04:23:03    156s] Saving route file ...
[08/19 04:23:03    156s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1294.8M) ***
[08/19 04:23:03    156s] % End Save routing data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.9M, current mem=1090.9M)
[08/19 04:23:03    156s] Saving property file counter_final_powerring.dat/counter.prop
[08/19 04:23:03    156s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1297.8M) ***
[08/19 04:23:03    156s] % Begin Save power constraints data ... (date=08/19 04:23:03, mem=1091.5M)
[08/19 04:23:03    156s] % End Save power constraints data ... (date=08/19 04:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.6M, current mem=1091.6M)
[08/19 04:23:04    156s] Generated self-contained design counter_final_powerring.dat
[08/19 04:23:04    156s] #% End save design ... (date=08/19 04:23:04, total cpu=0:00:00.5, real=0:00:01.0, peak res=1121.3M, current mem=1093.7M)
[08/19 04:23:04    156s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:23:04    156s] 
[08/19 04:23:07    157s] <CMD> saveDesign counter_final_powerring
[08/19 04:23:07    157s] #% Begin save design ... (date=08/19 04:23:07, mem=1093.7M)
[08/19 04:23:07    157s] % Begin Save ccopt configuration ... (date=08/19 04:23:07, mem=1093.7M)
[08/19 04:23:07    157s] % End Save ccopt configuration ... (date=08/19 04:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.7M, current mem=1093.7M)
[08/19 04:23:07    157s] % Begin Save netlist data ... (date=08/19 04:23:07, mem=1093.7M)
[08/19 04:23:07    157s] Writing Binary DB to counter_final_powerring.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 04:23:07    157s] % End Save netlist data ... (date=08/19 04:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.7M, current mem=1093.7M)
[08/19 04:23:07    157s] Saving symbol-table file ...
[08/19 04:23:07    157s] Saving congestion map file counter_final_powerring.dat.tmp/counter.route.congmap.gz ...
[08/19 04:23:07    157s] % Begin Save AAE data ... (date=08/19 04:23:07, mem=1093.7M)
[08/19 04:23:07    157s] Saving AAE Data ...
[08/19 04:23:07    157s] % End Save AAE data ... (date=08/19 04:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.7M, current mem=1093.7M)
[08/19 04:23:07    157s] Saving preference file counter_final_powerring.dat.tmp/gui.pref.tcl ...
[08/19 04:23:07    157s] Saving mode setting ...
[08/19 04:23:07    157s] Saving global file ...
[08/19 04:23:07    157s] % Begin Save floorplan data ... (date=08/19 04:23:07, mem=1093.8M)
[08/19 04:23:07    157s] Saving floorplan file ...
[08/19 04:23:07    157s] % End Save floorplan data ... (date=08/19 04:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.8M, current mem=1093.8M)
[08/19 04:23:07    157s] Saving PG file counter_final_powerring.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:23:07 2023)
[08/19 04:23:07    157s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1330.6M) ***
[08/19 04:23:07    157s] Saving Drc markers ...
[08/19 04:23:07    157s] ... No Drc file written since there is no markers found.
[08/19 04:23:07    157s] % Begin Save placement data ... (date=08/19 04:23:07, mem=1093.8M)
[08/19 04:23:07    157s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:23:07    157s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:23:07    157s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1333.6M) ***
[08/19 04:23:07    157s] % End Save placement data ... (date=08/19 04:23:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.8M, current mem=1093.8M)
[08/19 04:23:07    157s] % Begin Save routing data ... (date=08/19 04:23:07, mem=1093.8M)
[08/19 04:23:07    157s] Saving route file ...
[08/19 04:23:08    157s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1330.6M) ***
[08/19 04:23:08    157s] % End Save routing data ... (date=08/19 04:23:08, total cpu=0:00:00.0, real=0:00:01.0, peak res=1093.8M, current mem=1093.8M)
[08/19 04:23:08    157s] Saving property file counter_final_powerring.dat.tmp/counter.prop
[08/19 04:23:08    157s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1333.6M) ***
[08/19 04:23:08    157s] % Begin Save power constraints data ... (date=08/19 04:23:08, mem=1093.8M)
[08/19 04:23:08    157s] % End Save power constraints data ... (date=08/19 04:23:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.8M, current mem=1093.8M)
[08/19 04:23:08    157s] Generated self-contained design counter_final_powerring.dat.tmp
[08/19 04:23:08    157s] #% End save design ... (date=08/19 04:23:08, total cpu=0:00:00.4, real=0:00:01.0, peak res=1124.6M, current mem=1094.2M)
[08/19 04:23:08    157s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:23:08    157s] 
[08/19 04:24:37    175s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/19 04:24:37    175s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[08/19 04:24:37    175s] *** Begin SPECIAL ROUTE on Sat Aug 19 04:24:37 2023 ***
[08/19 04:24:37    175s] SPECIAL ROUTE ran on directory: /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/physical_design
[08/19 04:24:37    175s] SPECIAL ROUTE ran on machine: vlsicadclient13 (Linux 3.10.0-957.el7.x86_64 x86_64 804Mhz)
[08/19 04:24:37    175s] 
[08/19 04:24:37    175s] Begin option processing ...
[08/19 04:24:37    175s] srouteConnectPowerBump set to false
[08/19 04:24:37    175s] routeSelectNet set to "VDD VSS"
[08/19 04:24:37    175s] routeSpecial set to true
[08/19 04:24:37    175s] srouteBlockPin set to "useLef"
[08/19 04:24:37    175s] srouteBottomLayerLimit set to 1
[08/19 04:24:37    175s] srouteBottomTargetLayerLimit set to 1
[08/19 04:24:37    175s] srouteConnectConverterPin set to false
[08/19 04:24:37    175s] srouteCrossoverViaBottomLayer set to 1
[08/19 04:24:37    175s] srouteCrossoverViaTopLayer set to 11
[08/19 04:24:37    175s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/19 04:24:37    175s] srouteFollowCorePinEnd set to 3
[08/19 04:24:37    175s] srouteJogControl set to "preferWithChanges differentLayer"
[08/19 04:24:37    175s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/19 04:24:37    175s] sroutePadPinAllPorts set to true
[08/19 04:24:37    175s] sroutePreserveExistingRoutes set to true
[08/19 04:24:37    175s] srouteRoutePowerBarPortOnBothDir set to true
[08/19 04:24:37    175s] srouteStopBlockPin set to "nearestTarget"
[08/19 04:24:37    175s] srouteTopLayerLimit set to 11
[08/19 04:24:37    175s] srouteTopTargetLayerLimit set to 11
[08/19 04:24:37    175s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2655.00 megs.
[08/19 04:24:37    175s] 
[08/19 04:24:37    175s] Reading DB technology information...
[08/19 04:24:37    176s] Finished reading DB technology information.
[08/19 04:24:37    176s] Reading floorplan and netlist information...
[08/19 04:24:37    176s] Finished reading floorplan and netlist information.
[08/19 04:24:37    176s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[08/19 04:24:37    176s] Read in 24 layers, 11 routing layers, 1 overlap layer
[08/19 04:24:37    176s] Read in 2 nondefault rules, 0 used
[08/19 04:24:37    176s] Read in 574 macros, 10 used
[08/19 04:24:37    176s] Read in 10 components
[08/19 04:24:37    176s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[08/19 04:24:37    176s] Read in 10 logical pins
[08/19 04:24:37    176s] Read in 10 nets
[08/19 04:24:37    176s] Read in 2 special nets, 2 routed
[08/19 04:24:37    176s] Read in 20 terminals
[08/19 04:24:37    176s] 2 nets selected.
[08/19 04:24:37    176s] 
[08/19 04:24:37    176s] Begin power routing ...
[08/19 04:24:37    176s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/19 04:24:37    176s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/19 04:24:37    176s] Type 'man IMPSR-1256' for more detail.
[08/19 04:24:37    176s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/19 04:24:37    176s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/19 04:24:37    176s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/19 04:24:37    176s] Type 'man IMPSR-1256' for more detail.
[08/19 04:24:37    176s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/19 04:24:37    176s] CPU time for VDD FollowPin 0 seconds
[08/19 04:24:37    176s] CPU time for VSS FollowPin 0 seconds
[08/19 04:24:37    176s]   Number of IO ports routed: 0
[08/19 04:24:37    176s]   Number of Block ports routed: 0
[08/19 04:24:37    176s]   Number of Stripe ports routed: 0
[08/19 04:24:37    176s]   Number of Core ports routed: 10
[08/19 04:24:37    176s]   Number of Pad ports routed: 0
[08/19 04:24:37    176s]   Number of Power Bump ports routed: 0
[08/19 04:24:37    176s]   Number of Followpin connections: 5
[08/19 04:24:37    176s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2671.00 megs.
[08/19 04:24:37    176s] 
[08/19 04:24:37    176s] 
[08/19 04:24:37    176s] 
[08/19 04:24:37    176s]  Begin updating DB with routing results ...
[08/19 04:24:37    176s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[08/19 04:24:37    176s] Pin and blockage extraction finished
[08/19 04:24:37    176s] 
[08/19 04:24:37    176s] sroute created 15 wires.
[08/19 04:24:37    176s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[08/19 04:24:37    176s] +--------+----------------+----------------+
[08/19 04:24:37    176s] |  Layer |     Created    |     Deleted    |
[08/19 04:24:37    176s] +--------+----------------+----------------+
[08/19 04:24:37    176s] | Metal1 |       15       |       NA       |
[08/19 04:24:37    176s] |  Via1  |       10       |        0       |
[08/19 04:24:37    176s] |  Via2  |       10       |        0       |
[08/19 04:24:37    176s] |  Via3  |       10       |        0       |
[08/19 04:24:37    176s] |  Via4  |       10       |        0       |
[08/19 04:24:37    176s] |  Via5  |       10       |        0       |
[08/19 04:24:37    176s] |  Via6  |       10       |        0       |
[08/19 04:24:37    176s] |  Via7  |       10       |        0       |
[08/19 04:24:37    176s] |  Via8  |       10       |        0       |
[08/19 04:24:37    176s] |  Via9  |       10       |        0       |
[08/19 04:24:37    176s] +--------+----------------+----------------+
[08/19 04:24:42    177s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/19 04:24:42    177s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
[08/19 04:24:42    177s] *** Begin SPECIAL ROUTE on Sat Aug 19 04:24:42 2023 ***
[08/19 04:24:42    177s] SPECIAL ROUTE ran on directory: /home/arshkedia/Documents/Anand_counter/Cadence_design_database_45nm/physical_design
[08/19 04:24:42    177s] SPECIAL ROUTE ran on machine: vlsicadclient13 (Linux 3.10.0-957.el7.x86_64 x86_64 801Mhz)
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s] Begin option processing ...
[08/19 04:24:42    177s] srouteConnectPowerBump set to false
[08/19 04:24:42    177s] routeSelectNet set to "VDD VSS"
[08/19 04:24:42    177s] routeSpecial set to true
[08/19 04:24:42    177s] srouteBlockPin set to "useLef"
[08/19 04:24:42    177s] srouteBottomLayerLimit set to 1
[08/19 04:24:42    177s] srouteBottomTargetLayerLimit set to 1
[08/19 04:24:42    177s] srouteConnectConverterPin set to false
[08/19 04:24:42    177s] srouteCrossoverViaBottomLayer set to 1
[08/19 04:24:42    177s] srouteCrossoverViaTopLayer set to 11
[08/19 04:24:42    177s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/19 04:24:42    177s] srouteFollowCorePinEnd set to 3
[08/19 04:24:42    177s] srouteJogControl set to "preferWithChanges differentLayer"
[08/19 04:24:42    177s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/19 04:24:42    177s] sroutePadPinAllPorts set to true
[08/19 04:24:42    177s] sroutePreserveExistingRoutes set to true
[08/19 04:24:42    177s] srouteRoutePowerBarPortOnBothDir set to true
[08/19 04:24:42    177s] srouteStopBlockPin set to "nearestTarget"
[08/19 04:24:42    177s] srouteTopLayerLimit set to 11
[08/19 04:24:42    177s] srouteTopTargetLayerLimit set to 11
[08/19 04:24:42    177s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2671.00 megs.
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s] Reading DB technology information...
[08/19 04:24:42    177s] Finished reading DB technology information.
[08/19 04:24:42    177s] Reading floorplan and netlist information...
[08/19 04:24:42    177s] Finished reading floorplan and netlist information.
[08/19 04:24:42    177s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[08/19 04:24:42    177s] Read in 24 layers, 11 routing layers, 1 overlap layer
[08/19 04:24:42    177s] Read in 2 nondefault rules, 0 used
[08/19 04:24:42    177s] Read in 574 macros, 10 used
[08/19 04:24:42    177s] Read in 10 components
[08/19 04:24:42    177s]   10 core components: 10 unplaced, 0 placed, 0 fixed
[08/19 04:24:42    177s] Read in 10 logical pins
[08/19 04:24:42    177s] Read in 10 nets
[08/19 04:24:42    177s] Read in 2 special nets, 2 routed
[08/19 04:24:42    177s] Read in 20 terminals
[08/19 04:24:42    177s] 2 nets selected.
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s] Begin power routing ...
[08/19 04:24:42    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/19 04:24:42    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/19 04:24:42    177s] Type 'man IMPSR-1256' for more detail.
[08/19 04:24:42    177s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/19 04:24:42    177s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[08/19 04:24:42    177s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[08/19 04:24:42    177s] Type 'man IMPSR-1256' for more detail.
[08/19 04:24:42    177s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/19 04:24:42    177s] CPU time for VDD FollowPin 0 seconds
[08/19 04:24:42    177s] CPU time for VSS FollowPin 0 seconds
[08/19 04:24:42    177s]   Number of IO ports routed: 0
[08/19 04:24:42    177s]   Number of Block ports routed: 0
[08/19 04:24:42    177s]   Number of Stripe ports routed: 0
[08/19 04:24:42    177s]   Number of Core ports routed: 0
[08/19 04:24:42    177s]   Number of Pad ports routed: 0
[08/19 04:24:42    177s]   Number of Power Bump ports routed: 0
[08/19 04:24:42    177s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2672.00 megs.
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s] 
[08/19 04:24:42    177s]  Begin updating DB with routing results ...
[08/19 04:24:42    177s]  Updating DB with 0 via definition ...
[08/19 04:24:42    177s] sroute created 0 wire.
[08/19 04:24:42    177s] ViaGen created 0 via, deleted 0 via to avoid violation.
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:24:50    179s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:24:53    179s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:24:53    179s] <CMD> verify_drc
[08/19 04:24:53    179s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:24:53    179s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:24:53    179s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:24:53    179s]  *** Starting Verify DRC (MEM: 1366.1) ***
[08/19 04:24:53    179s] 
[08/19 04:24:53    179s]   VERIFY DRC ...... Starting Verification
[08/19 04:24:53    179s]   VERIFY DRC ...... Initializing
[08/19 04:24:53    179s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:24:53    179s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:24:53    179s]   VERIFY DRC ...... Using new threading
[08/19 04:24:53    179s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:24:53    179s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:24:53    179s] 
[08/19 04:24:53    179s]   Verification Complete : 0 Viols.
[08/19 04:24:53    179s] 
[08/19 04:24:53    179s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:24:53    179s] 
[08/19 04:24:53    179s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:25:10    183s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:25:10    183s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:25:10    183s] 
[08/19 04:25:10    183s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:25:10    183s] Start Time: Sat Aug 19 04:25:10 2023
[08/19 04:25:10    183s] 
[08/19 04:25:10    183s] Design Name: counter
[08/19 04:25:10    183s] Database Units: 2000
[08/19 04:25:10    183s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:25:10    183s] Error Limit = 1000; Warning Limit = 50
[08/19 04:25:10    183s] Check all nets
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[7] of net count[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[6] of net count[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:25:10    183s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[5] of net count[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[4] of net count[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[3] of net count[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[2] of net count[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[1] of net count[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] **WARN: (IMPVFC-97):	IO pin count[0] of net count[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:25:10    183s] 
[08/19 04:25:10    183s] Begin Summary 
[08/19 04:25:10    183s]   Found no problems or warnings.
[08/19 04:25:10    183s] End Summary
[08/19 04:25:10    183s] 
[08/19 04:25:10    183s] End Time: Sat Aug 19 04:25:10 2023
[08/19 04:25:10    183s] Time Elapsed: 0:00:00.0
[08/19 04:25:10    183s] 
[08/19 04:25:10    183s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:25:10    183s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:25:10    183s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:25:10    183s] 
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingOffset 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingThreshold 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeRingLayers {}
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeWidth 10.0
[08/19 04:25:50    191s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/19 04:27:12    208s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[08/19 04:27:12    208s] addStripe will allow jog to connect padcore ring and block ring.
[08/19 04:27:12    208s] 
[08/19 04:27:12    208s] Stripes will stop at the boundary of the specified area.
[08/19 04:27:12    208s] When breaking rings, the power planner will consider the existence of blocks.
[08/19 04:27:12    208s] Stripes will not extend to closest target.
[08/19 04:27:12    208s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/19 04:27:12    208s] Stripes will not be created over regions without power planning wires.
[08/19 04:27:12    208s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/19 04:27:12    208s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/19 04:27:12    208s] Offset for stripe breaking is set to 0.
[08/19 04:27:12    208s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[08/19 04:27:12    208s] 
[08/19 04:27:12    208s] Initialize fgc environment(mem: 1374.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:12    208s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:12    208s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:12    208s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:12    208s] Starting stripe generation ...
[08/19 04:27:12    208s] Non-Default Mode Option Settings :
[08/19 04:27:12    208s]   NONE
[08/19 04:27:12    208s] Stripe generation is complete.
[08/19 04:27:12    208s] vias are now being generated.
[08/19 04:27:12    208s] addStripe created 4 wires.
[08/19 04:27:12    208s] ViaGen created 98 vias, deleted 0 via to avoid violation.
[08/19 04:27:12    208s] +--------+----------------+----------------+
[08/19 04:27:12    208s] |  Layer |     Created    |     Deleted    |
[08/19 04:27:12    208s] +--------+----------------+----------------+
[08/19 04:27:12    208s] |  Via1  |       10       |        0       |
[08/19 04:27:12    208s] |  Via2  |       10       |        0       |
[08/19 04:27:12    208s] |  Via3  |       10       |        0       |
[08/19 04:27:12    208s] |  Via4  |       10       |        0       |
[08/19 04:27:12    208s] |  Via5  |       10       |        0       |
[08/19 04:27:12    208s] |  Via6  |       10       |        0       |
[08/19 04:27:12    208s] |  Via7  |       10       |        0       |
[08/19 04:27:12    208s] |  Via8  |       10       |        0       |
[08/19 04:27:12    208s] |  Via9  |       10       |        0       |
[08/19 04:27:12    208s] | Metal10|        4       |       NA       |
[08/19 04:27:12    208s] |  Via10 |        8       |        0       |
[08/19 04:27:12    208s] +--------+----------------+----------------+
[08/19 04:27:14    208s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[08/19 04:27:14    208s] addStripe will allow jog to connect padcore ring and block ring.
[08/19 04:27:14    208s] 
[08/19 04:27:14    208s] Stripes will stop at the boundary of the specified area.
[08/19 04:27:14    208s] When breaking rings, the power planner will consider the existence of blocks.
[08/19 04:27:14    208s] Stripes will not extend to closest target.
[08/19 04:27:14    208s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/19 04:27:14    208s] Stripes will not be created over regions without power planning wires.
[08/19 04:27:14    208s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/19 04:27:14    208s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/19 04:27:14    208s] Offset for stripe breaking is set to 0.
[08/19 04:27:14    208s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[08/19 04:27:14    208s] 
[08/19 04:27:14    208s] Initialize fgc environment(mem: 1374.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:14    208s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:14    208s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:14    208s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1374.6M)
[08/19 04:27:14    208s] Starting stripe generation ...
[08/19 04:27:14    208s] Non-Default Mode Option Settings :
[08/19 04:27:14    208s]   NONE
[08/19 04:27:14    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.900000, 2.830000) (6.900000, 14.270000) because same wire already exists.
[08/19 04:27:14    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (16.650000, 2.830000) (16.650000, 14.270000) because same wire already exists.
[08/19 04:27:14    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.150000, 0.580000) (9.150000, 16.520000) because same wire already exists.
[08/19 04:27:14    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (18.900000, 0.580000) (18.900000, 16.520000) because same wire already exists.
[08/19 04:27:14    208s] Stripe generation is complete.
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:27:36    213s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:27:39    214s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:27:39    214s] <CMD> verify_drc
[08/19 04:27:39    214s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:27:39    214s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:27:39    214s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:27:39    214s]  *** Starting Verify DRC (MEM: 1374.6) ***
[08/19 04:27:39    214s] 
[08/19 04:27:39    214s]   VERIFY DRC ...... Starting Verification
[08/19 04:27:39    214s]   VERIFY DRC ...... Initializing
[08/19 04:27:39    214s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:27:39    214s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:27:39    214s]   VERIFY DRC ...... Using new threading
[08/19 04:27:39    214s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:27:39    214s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:27:39    214s] 
[08/19 04:27:39    214s]   Verification Complete : 0 Viols.
[08/19 04:27:39    214s] 
[08/19 04:27:39    214s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:27:39    214s] 
[08/19 04:27:39    214s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:27:48    216s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:27:48    216s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:27:48    216s] 
[08/19 04:27:48    216s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:27:48    216s] Start Time: Sat Aug 19 04:27:48 2023
[08/19 04:27:48    216s] 
[08/19 04:27:48    216s] Design Name: counter
[08/19 04:27:48    216s] Database Units: 2000
[08/19 04:27:48    216s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:27:48    216s] Error Limit = 1000; Warning Limit = 50
[08/19 04:27:48    216s] Check all nets
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[7] of net count[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[6] of net count[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:27:48    216s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[5] of net count[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[4] of net count[4] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[3] of net count[3] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[2] of net count[2] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[1] of net count[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] **WARN: (IMPVFC-97):	IO pin count[0] of net count[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[08/19 04:27:48    216s] 
[08/19 04:27:48    216s] Begin Summary 
[08/19 04:27:48    216s]   Found no problems or warnings.
[08/19 04:27:48    216s] End Summary
[08/19 04:27:48    216s] 
[08/19 04:27:48    216s] End Time: Sat Aug 19 04:27:48 2023
[08/19 04:27:48    216s] Time Elapsed: 0:00:00.0
[08/19 04:27:48    216s] 
[08/19 04:27:48    216s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:27:48    216s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:27:48    216s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:27:48    216s] 
[08/19 04:28:08    220s] <CMD> saveDesign counter_final_powerstripes
[08/19 04:28:08    220s] #% Begin save design ... (date=08/19 04:28:08, mem=1119.9M)
[08/19 04:28:08    220s] % Begin Save ccopt configuration ... (date=08/19 04:28:08, mem=1119.9M)
[08/19 04:28:08    220s] % End Save ccopt configuration ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.1M, current mem=1120.1M)
[08/19 04:28:08    220s] % Begin Save netlist data ... (date=08/19 04:28:08, mem=1120.1M)
[08/19 04:28:08    220s] Writing Binary DB to counter_final_powerstripes.dat/counter.v.bin in single-threaded mode...
[08/19 04:28:08    220s] % End Save netlist data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.1M, current mem=1120.1M)
[08/19 04:28:08    220s] Saving symbol-table file ...
[08/19 04:28:08    220s] Saving congestion map file counter_final_powerstripes.dat/counter.route.congmap.gz ...
[08/19 04:28:08    220s] % Begin Save AAE data ... (date=08/19 04:28:08, mem=1120.2M)
[08/19 04:28:08    220s] Saving AAE Data ...
[08/19 04:28:08    220s] % End Save AAE data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.2M, current mem=1120.2M)
[08/19 04:28:08    220s] Saving preference file counter_final_powerstripes.dat/gui.pref.tcl ...
[08/19 04:28:08    220s] Saving mode setting ...
[08/19 04:28:08    220s] Saving global file ...
[08/19 04:28:08    220s] % Begin Save floorplan data ... (date=08/19 04:28:08, mem=1120.5M)
[08/19 04:28:08    220s] Saving floorplan file ...
[08/19 04:28:08    220s] % End Save floorplan data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.5M, current mem=1120.5M)
[08/19 04:28:08    220s] Saving PG file counter_final_powerstripes.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:28:08 2023)
[08/19 04:28:08    220s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
[08/19 04:28:08    220s] Saving Drc markers ...
[08/19 04:28:08    220s] ... No Drc file written since there is no markers found.
[08/19 04:28:08    220s] % Begin Save placement data ... (date=08/19 04:28:08, mem=1120.5M)
[08/19 04:28:08    220s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:28:08    220s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:28:08    220s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1371.1M) ***
[08/19 04:28:08    220s] % End Save placement data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.5M, current mem=1120.5M)
[08/19 04:28:08    220s] % Begin Save routing data ... (date=08/19 04:28:08, mem=1120.5M)
[08/19 04:28:08    220s] Saving route file ...
[08/19 04:28:08    220s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1368.1M) ***
[08/19 04:28:08    220s] % End Save routing data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.5M, current mem=1120.5M)
[08/19 04:28:08    220s] Saving property file counter_final_powerstripes.dat/counter.prop
[08/19 04:28:08    220s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1371.1M) ***
[08/19 04:28:08    220s] % Begin Save power constraints data ... (date=08/19 04:28:08, mem=1120.5M)
[08/19 04:28:08    220s] % End Save power constraints data ... (date=08/19 04:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.5M, current mem=1120.5M)
[08/19 04:28:09    220s] Generated self-contained design counter_final_powerstripes.dat
[08/19 04:28:09    220s] #% End save design ... (date=08/19 04:28:09, total cpu=0:00:00.4, real=0:00:01.0, peak res=1151.3M, current mem=1119.5M)
[08/19 04:28:09    220s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:28:09    220s] 
[08/19 04:28:11    221s] <CMD> saveDesign counter_final_powerstripes
[08/19 04:28:11    221s] #% Begin save design ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] % Begin Save ccopt configuration ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] % End Save ccopt configuration ... (date=08/19 04:28:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:11    221s] % Begin Save netlist data ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] Writing Binary DB to counter_final_powerstripes.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 04:28:11    221s] % End Save netlist data ... (date=08/19 04:28:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:11    221s] Saving symbol-table file ...
[08/19 04:28:11    221s] Saving congestion map file counter_final_powerstripes.dat.tmp/counter.route.congmap.gz ...
[08/19 04:28:11    221s] % Begin Save AAE data ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] Saving AAE Data ...
[08/19 04:28:11    221s] % End Save AAE data ... (date=08/19 04:28:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:11    221s] Saving preference file counter_final_powerstripes.dat.tmp/gui.pref.tcl ...
[08/19 04:28:11    221s] Saving mode setting ...
[08/19 04:28:11    221s] Saving global file ...
[08/19 04:28:11    221s] % Begin Save floorplan data ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] Saving floorplan file ...
[08/19 04:28:11    221s] % End Save floorplan data ... (date=08/19 04:28:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:11    221s] Saving PG file counter_final_powerstripes.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:28:11 2023)
[08/19 04:28:11    221s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1369.7M) ***
[08/19 04:28:11    221s] Saving Drc markers ...
[08/19 04:28:11    221s] ... No Drc file written since there is no markers found.
[08/19 04:28:11    221s] % Begin Save placement data ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:28:11    221s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:28:11    221s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1372.7M) ***
[08/19 04:28:11    221s] % End Save placement data ... (date=08/19 04:28:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:11    221s] % Begin Save routing data ... (date=08/19 04:28:11, mem=1119.5M)
[08/19 04:28:11    221s] Saving route file ...
[08/19 04:28:12    221s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1369.7M) ***
[08/19 04:28:12    221s] % End Save routing data ... (date=08/19 04:28:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:12    221s] Saving property file counter_final_powerstripes.dat.tmp/counter.prop
[08/19 04:28:12    221s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1372.7M) ***
[08/19 04:28:12    221s] % Begin Save power constraints data ... (date=08/19 04:28:12, mem=1119.5M)
[08/19 04:28:12    221s] % End Save power constraints data ... (date=08/19 04:28:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:12    221s] Generated self-contained design counter_final_powerstripes.dat.tmp
[08/19 04:28:12    221s] #% End save design ... (date=08/19 04:28:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=1119.5M, current mem=1119.5M)
[08/19 04:28:12    221s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:28:12    221s] 
[08/19 04:31:52    266s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:32:40    276s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:33:03    281s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:33:03    281s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:33:03    281s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.0 0.0 -pin clk
[08/19 04:33:03    281s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1374.6M).
[08/19 04:33:03    281s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:33:16    284s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:33:17    284s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:33:40    289s] <CMD> selectWire 0.4500 0.5800 2.2500 16.5200 10 VSS
[08/19 04:34:47    303s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:34:47    303s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:34:47    303s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.0 0.095 -pin clk
[08/19 04:34:47    303s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:34:47    303s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1371.6M).
[08/19 04:34:47    303s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:35:02    306s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:35:02    306s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:35:04    307s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:35:15    309s] <CMD> uiSetTool select
[08/19 04:35:27    312s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:35:27    312s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:35:27    312s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -side Left -layer 1 -assign 0.043 9.3925 -pin clk
[08/19 04:35:27    312s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:35:27    312s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1373.5M).
[08/19 04:35:27    312s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:39:03    358s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:39:52    368s] <CMD> uiSetTool select
[08/19 04:39:59    370s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:39:59    370s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:39:59    370s] <CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign -0.0115 4.6085 -pin rst
[08/19 04:39:59    370s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:39:59    370s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1375.4M).
[08/19 04:39:59    370s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:41:58    395s] <CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
[08/19 04:42:10    397s] <CMD> uiSetTool select
[08/19 04:42:20    400s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:42:20    400s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:42:20    400s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2 -start 3.033 17.058 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 04:42:20    400s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:42:20    400s] Successfully spread [8] pins.
[08/19 04:42:20    400s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1374.3M).
[08/19 04:42:20    400s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:42:57    408s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:42:57    408s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:42:57    408s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2.2 -start 3.1 17.1 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 04:42:57    408s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:42:57    408s] Successfully spread [8] pins.
[08/19 04:42:57    408s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1375.2M).
[08/19 04:42:57    408s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:43:06    409s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:43:06    409s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:43:06    409s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2 -start 3.1 17.1 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 04:43:06    409s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:43:06    409s] Successfully spread [8] pins.
[08/19 04:43:06    409s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1375.1M).
[08/19 04:43:06    409s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:43:24    413s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/19 04:43:24    413s] <CMD> setPinAssignMode -pinEditInBatch true
[08/19 04:43:24    413s] <CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType start -spacing 2.2 -start 3.1 17.1 -pin {{count[0]} {count[1]} {count[2]} {count[3]} {count[4]} {count[5]} {count[6]} {count[7]}}
[08/19 04:43:24    413s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:43:24    413s] Successfully spread [8] pins.
[08/19 04:43:24    413s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1376.0M).
[08/19 04:43:24    413s] <CMD> setPinAssignMode -pinEditInBatch false
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:43:35    416s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:43:38    416s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:43:38    416s] <CMD> verify_drc
[08/19 04:43:38    416s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:43:38    416s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:43:38    416s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:43:38    416s]  *** Starting Verify DRC (MEM: 1381.9) ***
[08/19 04:43:38    416s] 
[08/19 04:43:38    416s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:43:38    416s]   VERIFY DRC ...... Starting Verification
[08/19 04:43:38    416s]   VERIFY DRC ...... Initializing
[08/19 04:43:38    416s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:43:38    416s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:43:38    416s]   VERIFY DRC ...... Using new threading
[08/19 04:43:38    416s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:43:38    416s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:43:38    416s] 
[08/19 04:43:38    416s]   Verification Complete : 0 Viols.
[08/19 04:43:38    416s] 
[08/19 04:43:38    416s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:43:38    416s] 
[08/19 04:43:38    416s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:43:50    419s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:43:50    419s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:43:50    419s] 
[08/19 04:43:50    419s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:43:50    419s] Start Time: Sat Aug 19 04:43:50 2023
[08/19 04:43:50    419s] 
[08/19 04:43:50    419s] Design Name: counter
[08/19 04:43:50    419s] Database Units: 2000
[08/19 04:43:50    419s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:43:50    419s] Error Limit = 1000; Warning Limit = 50
[08/19 04:43:50    419s] Check all nets
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:43:50    419s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:43:50    419s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:43:50    419s] 
[08/19 04:43:50    419s] Begin Summary 
[08/19 04:43:50    419s]   Found no problems or warnings.
[08/19 04:43:50    419s] End Summary
[08/19 04:43:50    419s] 
[08/19 04:43:50    419s] End Time: Sat Aug 19 04:43:50 2023
[08/19 04:43:50    419s] Time Elapsed: 0:00:00.0
[08/19 04:43:50    419s] 
[08/19 04:43:50    419s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:43:50    419s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:43:50    419s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:43:50    419s] 
[08/19 04:44:11    424s] <CMD> uiSetTool obstruct
[08/19 04:44:26    427s] <CMD> gui_select -toggle -rect {10.45350 11.75750 11.05150 10.99650}
[08/19 04:44:41    430s] <CMD> pan 0.00000 0.00000
[08/19 04:44:44    431s] <CMD> createPlaceBlockage -box 10.39900 10.37100 12.27450 11.75750 -type hard
[08/19 04:44:47    431s] <CMD> selectObstruct 10.2 10.26 12.4 11.97 defScreenName
[08/19 04:44:52    432s] <CMD> ui_view_box
[08/19 04:44:52    432s] <CMD> ui_view_box
[08/19 04:44:52    432s] <CMD> pan 3.785125 0
[08/19 04:44:52    432s] <CMD> pan 3.78500 0.00000
[08/19 04:45:02    435s] <CMD> fit
[08/19 04:45:07    436s] <CMD> pan 0.00000 0.00000
[08/19 04:45:21    439s] <CMD> pan 0.00000 0.00000
[08/19 04:45:28    440s] <CMD> pan 0.00000 0.00000
[08/19 04:45:32    441s] <CMD> uiSetTool sizeBlkg
[08/19 04:45:34    442s] <CMD> uiSetTool obstruct
[08/19 04:45:36    442s] <CMD> pan 0.00000 0.00000
[08/19 04:45:40    443s] <CMD> pan 0.00000 0.00000
[08/19 04:45:45    444s] <CMD> pan 0.00000 0.00000
[08/19 04:45:52    445s] <CMD> pan 0.00000 0.00000
[08/19 04:45:55    446s] <CMD> ui_view_box
[08/19 04:45:55    446s] <CMD> ui_view_box
[08/19 04:45:55    446s] <CMD> pan -3.785125 0
[08/19 04:45:55    446s] <CMD> pan -3.78500 0.00000
[08/19 04:46:00    447s] <CMD> fit
[08/19 04:46:04    448s] <CMD> uiSetTool obstruct
[08/19 04:46:05    448s] <CMD> uiSetTool obstruct
[08/19 04:46:18    451s] <CMD> pan 0.00000 0.00000
[08/19 04:46:22    452s] <CMD> pan 0.00000 0.00000
[08/19 04:46:56    459s] <CMD> pan 0.00000 0.00000
[08/19 04:47:11    463s] <CMD> pan 0.00000 0.00000
[08/19 04:47:27    466s] <CMD> pan 0.00000 0.00000
[08/19 04:47:54    472s] **WARN: (IMPDBTCL-204):	'isNoFlop' is not a recognized object/attribute for object type 'sWire'. For help use 'dbSchema sWire' to get list of all supported (settable/unsettable) objects and attributes.
[08/19 04:47:54    472s] Type 'man IMPDBTCL-204' for more detail.
[08/19 04:49:03    486s] <CMD> dbSetObjFPlanBox [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 10.26 12.4 11.97 -name defScreenName] 20400 20520 22800 23940
[08/19 04:49:03    486s] <CMD> dbSetObjFPlanBox [uiGetRecordObjByInfo -objType pBlkg -rect 10.2 10.26 11.4 11.97 -name defScreenName] 21600 20520 24000 23940
[08/19 04:49:03    486s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.8 10.26 12.0 11.97 -name defScreenName].type Soft
[08/19 04:49:03    486s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.8 10.26 12.0 11.97 -name defScreenName].density 50
[08/19 04:49:03    486s] <CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 10.8 10.26 12.0 11.97 -name defScreenName].isNoFlop 1
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:49:17    489s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:49:21    490s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:49:21    490s] <CMD> verify_drc
[08/19 04:49:21    490s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:49:21    490s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:49:21    490s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:49:21    490s]  *** Starting Verify DRC (MEM: 1382.7) ***
[08/19 04:49:21    490s] 
[08/19 04:49:21    490s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:49:21    490s]   VERIFY DRC ...... Starting Verification
[08/19 04:49:21    490s]   VERIFY DRC ...... Initializing
[08/19 04:49:21    490s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:49:21    490s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:49:21    490s]   VERIFY DRC ...... Using new threading
[08/19 04:49:21    490s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:49:21    490s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 04:49:21    490s] 
[08/19 04:49:21    490s]   Verification Complete : 0 Viols.
[08/19 04:49:21    490s] 
[08/19 04:49:21    490s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:49:21    490s] 
[08/19 04:49:21    490s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:49:33    492s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:49:33    492s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:49:33    492s] 
[08/19 04:49:33    492s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:49:33    492s] Start Time: Sat Aug 19 04:49:33 2023
[08/19 04:49:33    492s] 
[08/19 04:49:33    492s] Design Name: counter
[08/19 04:49:33    492s] Database Units: 2000
[08/19 04:49:33    492s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:49:33    492s] Error Limit = 1000; Warning Limit = 50
[08/19 04:49:33    492s] Check all nets
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin CK of net clk has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[0] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[1] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[2] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[4] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[3] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[5] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin RN of net rst has not been placed. Please make sure instance count_reg[6] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin A of net count[7] has not been placed. Please make sure instance g269__6260 is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin Q of net count[7] has not been placed. Please make sure instance count_reg[7] is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g273__3680 is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (IMPVFC-96):	Instance pin A of net count[6] has not been placed. Please make sure instance g260__2398 is placed and rerun verifyConnectivity.
[08/19 04:49:33    492s] **WARN: (EMS-27):	Message (IMPVFC-96) has exceeded the current message display limit of 20.
[08/19 04:49:33    492s] To increase the message display limit, refer to the product command reference manual.
[08/19 04:49:33    492s] 
[08/19 04:49:33    492s] Begin Summary 
[08/19 04:49:33    492s]   Found no problems or warnings.
[08/19 04:49:33    492s] End Summary
[08/19 04:49:33    492s] 
[08/19 04:49:33    492s] End Time: Sat Aug 19 04:49:33 2023
[08/19 04:49:33    492s] Time Elapsed: 0:00:00.0
[08/19 04:49:33    492s] 
[08/19 04:49:33    492s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:49:33    492s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:49:33    492s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:49:33    492s] 
[08/19 04:50:04    499s] <CMD> saveDesign counter_final_blockage
[08/19 04:50:04    499s] #% Begin save design ... (date=08/19 04:50:04, mem=1128.7M)
[08/19 04:50:04    499s] % Begin Save ccopt configuration ... (date=08/19 04:50:04, mem=1128.7M)
[08/19 04:50:04    499s] % End Save ccopt configuration ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.9M, current mem=1128.9M)
[08/19 04:50:04    499s] % Begin Save netlist data ... (date=08/19 04:50:04, mem=1128.9M)
[08/19 04:50:04    499s] Writing Binary DB to counter_final_blockage.dat/counter.v.bin in single-threaded mode...
[08/19 04:50:04    499s] % End Save netlist data ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.9M, current mem=1128.9M)
[08/19 04:50:04    499s] Saving symbol-table file ...
[08/19 04:50:04    499s] Saving congestion map file counter_final_blockage.dat/counter.route.congmap.gz ...
[08/19 04:50:04    499s] % Begin Save AAE data ... (date=08/19 04:50:04, mem=1128.9M)
[08/19 04:50:04    499s] Saving AAE Data ...
[08/19 04:50:04    499s] % End Save AAE data ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1128.9M, current mem=1128.9M)
[08/19 04:50:04    499s] Saving preference file counter_final_blockage.dat/gui.pref.tcl ...
[08/19 04:50:04    499s] Saving mode setting ...
[08/19 04:50:04    499s] Saving global file ...
[08/19 04:50:04    499s] % Begin Save floorplan data ... (date=08/19 04:50:04, mem=1129.0M)
[08/19 04:50:04    499s] Saving floorplan file ...
[08/19 04:50:04    499s] % End Save floorplan data ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.0M, current mem=1129.0M)
[08/19 04:50:04    499s] Saving PG file counter_final_blockage.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:50:04 2023)
[08/19 04:50:04    499s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1376.1M) ***
[08/19 04:50:04    499s] Saving Drc markers ...
[08/19 04:50:04    499s] ... No Drc file written since there is no markers found.
[08/19 04:50:04    499s] % Begin Save placement data ... (date=08/19 04:50:04, mem=1129.0M)
[08/19 04:50:04    499s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:50:04    499s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:50:04    499s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1379.1M) ***
[08/19 04:50:04    499s] % End Save placement data ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.0M, current mem=1129.0M)
[08/19 04:50:04    499s] % Begin Save routing data ... (date=08/19 04:50:04, mem=1129.0M)
[08/19 04:50:04    499s] Saving route file ...
[08/19 04:50:04    499s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1376.1M) ***
[08/19 04:50:04    499s] % End Save routing data ... (date=08/19 04:50:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.0M, current mem=1129.0M)
[08/19 04:50:04    499s] Saving property file counter_final_blockage.dat/counter.prop
[08/19 04:50:04    499s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1379.1M) ***
[08/19 04:50:05    499s] % Begin Save power constraints data ... (date=08/19 04:50:04, mem=1129.0M)
[08/19 04:50:05    499s] % End Save power constraints data ... (date=08/19 04:50:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.0M, current mem=1129.0M)
[08/19 04:50:05    499s] Generated self-contained design counter_final_blockage.dat
[08/19 04:50:05    499s] #% End save design ... (date=08/19 04:50:05, total cpu=0:00:00.4, real=0:00:01.0, peak res=1159.4M, current mem=1129.6M)
[08/19 04:50:05    499s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:50:05    499s] 
[08/19 04:50:08    500s] <CMD> saveDesign counter_final_blockage
[08/19 04:50:08    500s] #% Begin save design ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] % Begin Save ccopt configuration ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] % End Save ccopt configuration ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] % Begin Save netlist data ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] Writing Binary DB to counter_final_blockage.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 04:50:08    500s] % End Save netlist data ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] Saving symbol-table file ...
[08/19 04:50:08    500s] Saving congestion map file counter_final_blockage.dat.tmp/counter.route.congmap.gz ...
[08/19 04:50:08    500s] % Begin Save AAE data ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] Saving AAE Data ...
[08/19 04:50:08    500s] % End Save AAE data ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] Saving preference file counter_final_blockage.dat.tmp/gui.pref.tcl ...
[08/19 04:50:08    500s] Saving mode setting ...
[08/19 04:50:08    500s] Saving global file ...
[08/19 04:50:08    500s] % Begin Save floorplan data ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] Saving floorplan file ...
[08/19 04:50:08    500s] % End Save floorplan data ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] Saving PG file counter_final_blockage.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:50:08 2023)
[08/19 04:50:08    500s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1377.7M) ***
[08/19 04:50:08    500s] Saving Drc markers ...
[08/19 04:50:08    500s] ... No Drc file written since there is no markers found.
[08/19 04:50:08    500s] % Begin Save placement data ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:50:08    500s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:50:08    500s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1380.7M) ***
[08/19 04:50:08    500s] % End Save placement data ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] % Begin Save routing data ... (date=08/19 04:50:08, mem=1129.6M)
[08/19 04:50:08    500s] Saving route file ...
[08/19 04:50:08    500s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1377.7M) ***
[08/19 04:50:08    500s] % End Save routing data ... (date=08/19 04:50:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:08    500s] Saving property file counter_final_blockage.dat.tmp/counter.prop
[08/19 04:50:08    500s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1380.7M) ***
[08/19 04:50:09    500s] % Begin Save power constraints data ... (date=08/19 04:50:09, mem=1129.6M)
[08/19 04:50:09    500s] % End Save power constraints data ... (date=08/19 04:50:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.6M, current mem=1129.6M)
[08/19 04:50:09    501s] Generated self-contained design counter_final_blockage.dat.tmp
[08/19 04:50:09    501s] #% End save design ... (date=08/19 04:50:09, total cpu=0:00:00.4, real=0:00:01.0, peak res=1160.4M, current mem=1129.6M)
[08/19 04:50:09    501s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:50:09    501s] 
[08/19 04:52:28    529s] <CMD> setPlaceMode -fp false
[08/19 04:52:28    529s] <CMD> place_design
[08/19 04:52:28    529s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[08/19 04:52:28    529s] #Start colorize_geometry on Sat Aug 19 04:52:28 2023
[08/19 04:52:28    529s] #
[08/19 04:52:28    529s] ### Time Record (colorize_geometry) is installed.
[08/19 04:52:28    529s] ### Time Record (Pre Callback) is installed.
[08/19 04:52:28    529s] ### Time Record (Pre Callback) is uninstalled.
[08/19 04:52:28    529s] ### Time Record (DB Import) is installed.
[08/19 04:52:28    529s] ### info: trigger incremental cell import ( 574 new cells ).
[08/19 04:52:28    529s] ### info: trigger incremental reloading library data ( #cell = 574 ).
[08/19 04:52:28    529s] #WARNING (NRDB-166) Boundary for CELL_VIEW counter,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[08/19 04:52:28    529s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=984943660 pin_access=1 inst_pattern=1
[08/19 04:52:28    529s] ### Time Record (DB Import) is uninstalled.
[08/19 04:52:28    529s] ### Time Record (DB Export) is installed.
[08/19 04:52:28    529s] Extracting standard cell pins and blockage ...... 
[08/19 04:52:28    529s] Pin and blockage extraction finished
[08/19 04:52:28    529s] ### export design design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=984943660 pin_access=1 inst_pattern=1
[08/19 04:52:28    529s] ### Time Record (DB Export) is uninstalled.
[08/19 04:52:28    529s] ### Time Record (Post Callback) is installed.
[08/19 04:52:28    529s] ### Time Record (Post Callback) is uninstalled.
[08/19 04:52:28    529s] #
[08/19 04:52:28    529s] #colorize_geometry statistics:
[08/19 04:52:28    529s] #Cpu time = 00:00:00
[08/19 04:52:28    529s] #Elapsed time = 00:00:00
[08/19 04:52:28    529s] #Increased memory = 29.41 (MB)
[08/19 04:52:28    529s] #Total memory = 1166.00 (MB)
[08/19 04:52:28    529s] #Peak memory = 1167.24 (MB)
[08/19 04:52:28    529s] #Number of warnings = 1
[08/19 04:52:28    529s] #Total number of warnings = 17
[08/19 04:52:28    529s] #Number of fails = 0
[08/19 04:52:28    529s] #Total number of fails = 0
[08/19 04:52:28    529s] #Complete colorize_geometry on Sat Aug 19 04:52:28 2023
[08/19 04:52:28    529s] #
[08/19 04:52:28    529s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:52:28    529s] ### Time Record (colorize_geometry) is uninstalled.
[08/19 04:52:28    529s] ### 
[08/19 04:52:28    529s] ###   Scalability Statistics
[08/19 04:52:28    529s] ### 
[08/19 04:52:28    529s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:52:28    529s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/19 04:52:28    529s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:52:28    529s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/19 04:52:28    529s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/19 04:52:28    529s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/19 04:52:28    529s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/19 04:52:28    529s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/19 04:52:28    529s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:52:28    529s] ### 
[08/19 04:52:28    529s] *** Starting placeDesign default flow ***
[08/19 04:52:28    529s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:52:28    529s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=1414.6M
[08/19 04:52:28    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=1414.6M
[08/19 04:52:28    529s] *** Start deleteBufferTree ***
[08/19 04:52:28    529s] Info: Detect buffers to remove automatically.
[08/19 04:52:28    529s] Analyzing netlist ...
[08/19 04:52:28    529s] Updating netlist
[08/19 04:52:28    529s] 
[08/19 04:52:28    529s] *summary: 0 instances (buffers/inverters) removed
[08/19 04:52:28    529s] *** Finish deleteBufferTree (0:00:00.1) ***
[08/19 04:52:28    529s] 
[08/19 04:52:28    529s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:52:28    529s] 
[08/19 04:52:28    529s] TimeStamp Deleting Cell Server End ...
[08/19 04:52:28    529s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 04:52:28    529s] Set Using Default Delay Limit as 101.
[08/19 04:52:28    529s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 04:52:28    529s] Set Default Net Delay as 0 ps.
[08/19 04:52:28    529s] Set Default Net Load as 0 pF. 
[08/19 04:52:28    529s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 04:52:28    529s] Effort level <high> specified for reg2reg_tmp.28957 path_group
[08/19 04:52:28    529s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:52:29    530s] AAE DB initialization (MEM=1436.19 CPU=0:00:00.0 REAL=0:00:01.0) 
[08/19 04:52:29    530s] #################################################################################
[08/19 04:52:29    530s] # Design Stage: PreRoute
[08/19 04:52:29    530s] # Design Name: counter
[08/19 04:52:29    530s] # Design Mode: 90nm
[08/19 04:52:29    530s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:52:29    530s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:52:29    530s] # Signoff Settings: SI Off 
[08/19 04:52:29    530s] #################################################################################
[08/19 04:52:29    530s] Calculate delays in BcWc mode...
[08/19 04:52:29    530s] Topological Sorting (REAL = 0:00:00.0, MEM = 1436.2M, InitMEM = 1436.2M)
[08/19 04:52:29    530s] Start delay calculation (fullDC) (1 T). (MEM=1436.19)
[08/19 04:52:29    530s] Start AAE Lib Loading. (MEM=1447.7)
[08/19 04:52:29    530s] End AAE Lib Loading. (MEM=1457.24 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 04:52:29    530s] End AAE Lib Interpolated Model. (MEM=1457.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:52:29    530s] Total number of fetched objects 26
[08/19 04:52:29    530s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:52:29    530s] End delay calculation. (MEM=1495.39 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:52:29    530s] End delay calculation (fullDC). (MEM=1477.86 CPU=0:00:00.1 REAL=0:00:00.0)
[08/19 04:52:29    530s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1477.9M) ***
[08/19 04:52:29    530s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 04:52:29    530s] Set Using Default Delay Limit as 1000.
[08/19 04:52:29    530s] Set Default Net Delay as 1000 ps.
[08/19 04:52:29    530s] Set Default Net Load as 0.5 pF. 
[08/19 04:52:29    530s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/19 04:52:29    530s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1468.3M, EPOCH TIME: 1692400949.092655
[08/19 04:52:29    530s] Deleted 0 physical inst  (cell - / prefix -).
[08/19 04:52:29    530s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1468.3M, EPOCH TIME: 1692400949.092744
[08/19 04:52:29    530s] INFO: #ExclusiveGroups=0
[08/19 04:52:29    530s] INFO: There are no Exclusive Groups.
[08/19 04:52:29    530s] *** Starting "NanoPlace(TM) placement v#2 (mem=1468.3M)" ...
[08/19 04:52:29    530s] Wait...
[08/19 04:52:29    531s] *** Build Buffered Sizing Timing Model
[08/19 04:52:29    531s] (cpu=0:00:00.9 mem=1476.3M) ***
[08/19 04:52:30    531s] *** Build Virtual Sizing Timing Model
[08/19 04:52:30    531s] (cpu=0:00:00.9 mem=1476.3M) ***
[08/19 04:52:30    531s] No user-set net weight.
[08/19 04:52:30    531s] Net fanout histogram:
[08/19 04:52:30    531s] 2		: 10 (38.5%) nets
[08/19 04:52:30    531s] 3		: 4 (15.4%) nets
[08/19 04:52:30    531s] 4     -	14	: 12 (46.2%) nets
[08/19 04:52:30    531s] 15    -	39	: 0 (0.0%) nets
[08/19 04:52:30    531s] 40    -	79	: 0 (0.0%) nets
[08/19 04:52:30    531s] 80    -	159	: 0 (0.0%) nets
[08/19 04:52:30    531s] 160   -	319	: 0 (0.0%) nets
[08/19 04:52:30    531s] 320   -	639	: 0 (0.0%) nets
[08/19 04:52:30    531s] 640   -	1279	: 0 (0.0%) nets
[08/19 04:52:30    531s] 1280  -	2559	: 0 (0.0%) nets
[08/19 04:52:30    531s] 2560  -	5119	: 0 (0.0%) nets
[08/19 04:52:30    531s] 5120+		: 0 (0.0%) nets
[08/19 04:52:30    531s] no activity file in design. spp won't run.
[08/19 04:52:30    531s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/19 04:52:30    531s] Scan chains were not defined.
[08/19 04:52:30    531s] z: 2, totalTracks: 1
[08/19 04:52:30    531s] z: 4, totalTracks: 1
[08/19 04:52:30    531s] z: 6, totalTracks: 1
[08/19 04:52:30    531s] z: 8, totalTracks: 1
[08/19 04:52:30    531s] All LLGs are deleted
[08/19 04:52:30    531s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1476.3M, EPOCH TIME: 1692400950.113067
[08/19 04:52:30    531s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1476.3M, EPOCH TIME: 1692400950.113282
[08/19 04:52:30    531s] # Building counter llgBox search-tree.
[08/19 04:52:30    531s] #std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[08/19 04:52:30    531s] #ioInst=0 #net=26 #term=93 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[08/19 04:52:30    531s] stdCell: 23 single + 0 double + 0 multi
[08/19 04:52:30    531s] Total standard cell length = 0.0434 (mm), area = 0.0001 (mm^2)
[08/19 04:52:30    531s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1476.3M, EPOCH TIME: 1692400950.113542
[08/19 04:52:30    531s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1476.3M, EPOCH TIME: 1692400950.114324
[08/19 04:52:30    531s] Core basic site is CoreSite
[08/19 04:52:30    531s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1476.3M, EPOCH TIME: 1692400950.127561
[08/19 04:52:30    531s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1508.4M, EPOCH TIME: 1692400950.130476
[08/19 04:52:30    531s] Use non-trimmed site array because memory saving is not enough.
[08/19 04:52:30    531s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 04:52:30    531s] SiteArray: use 4,096 bytes
[08/19 04:52:30    531s] SiteArray: current memory after site array memory allocation 1508.4M
[08/19 04:52:30    531s] SiteArray: FP blocked sites are writable
[08/19 04:52:30    531s] Estimated cell power/ground rail width = 0.160 um
[08/19 04:52:30    531s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:52:30    531s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1508.4M, EPOCH TIME: 1692400950.131008
[08/19 04:52:30    531s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.131131
[08/19 04:52:30    531s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1508.4M, EPOCH TIME: 1692400950.131594
[08/19 04:52:30    531s] 
[08/19 04:52:30    531s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:52:30    531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1508.4M, EPOCH TIME: 1692400950.131735
[08/19 04:52:30    531s] 
[08/19 04:52:30    531s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:52:30    531s] OPERPROF: Starting pre-place ADS at level 1, MEM:1508.4M, EPOCH TIME: 1692400950.131860
[08/19 04:52:30    531s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1508.4M, EPOCH TIME: 1692400950.131929
[08/19 04:52:30    531s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1508.4M, EPOCH TIME: 1692400950.131961
[08/19 04:52:30    531s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.131997
[08/19 04:52:30    531s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1508.4M, EPOCH TIME: 1692400950.132027
[08/19 04:52:30    531s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1508.4M, EPOCH TIME: 1692400950.132053
[08/19 04:52:30    531s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.132102
[08/19 04:52:30    531s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1508.4M, EPOCH TIME: 1692400950.132131
[08/19 04:52:30    531s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.132161
[08/19 04:52:30    531s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.132188
[08/19 04:52:30    531s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.132216
[08/19 04:52:30    531s] Skip auto density screen due to aggressive settings.
[08/19 04:52:30    531s] res site 1.
[08/19 04:52:30    531s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1508.4M, EPOCH TIME: 1692400950.132299
[08/19 04:52:30    531s] Average module density = 0.700.
[08/19 04:52:30    531s] Density for the design = 0.700.
[08/19 04:52:30    531s]        = stdcell_area 217 sites (74 um^2) / alloc_area 310 sites (106 um^2).
[08/19 04:52:30    531s] Pin Density = 0.2943.
[08/19 04:52:30    531s]             = total # of pins 93 / total area 316.
[08/19 04:52:30    531s] OPERPROF: Starting spMPad at level 1, MEM:1472.4M, EPOCH TIME: 1692400950.133420
[08/19 04:52:30    531s] OPERPROF:   Starting spContextMPad at level 2, MEM:1472.4M, EPOCH TIME: 1692400950.133460
[08/19 04:52:30    531s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1472.4M, EPOCH TIME: 1692400950.133489
[08/19 04:52:30    531s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1472.4M, EPOCH TIME: 1692400950.133519
[08/19 04:52:30    531s] Initial padding reaches pin density 0.500 for top
[08/19 04:52:30    531s] InitPadU 0.700 -> 0.823 for top
[08/19 04:52:30    531s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1472.4M, EPOCH TIME: 1692400950.133680
[08/19 04:52:30    531s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1472.4M, EPOCH TIME: 1692400950.133720
[08/19 04:52:30    531s] === lastAutoLevel = 4 
[08/19 04:52:30    531s] OPERPROF: Starting spInitNetWt at level 1, MEM:1472.4M, EPOCH TIME: 1692400950.133850
[08/19 04:52:30    531s] no activity file in design. spp won't run.
[08/19 04:52:30    531s] [spp] 0
[08/19 04:52:30    531s] [adp] 0:1:1:3
[08/19 04:52:30    531s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.017, MEM:1501.2M, EPOCH TIME: 1692400950.151310
[08/19 04:52:30    531s] Clock gating cells determined by native netlist tracing.
[08/19 04:52:30    531s] no activity file in design. spp won't run.
[08/19 04:52:30    531s] no activity file in design. spp won't run.
[08/19 04:52:30    531s] Effort level <high> specified for reg2reg path_group
[08/19 04:52:30    531s] OPERPROF: Starting npMain at level 1, MEM:1504.2M, EPOCH TIME: 1692400950.188376
[08/19 04:52:31    531s] OPERPROF:   Starting npPlace at level 2, MEM:1504.2M, EPOCH TIME: 1692400951.190472
[08/19 04:52:31    531s] Iteration  1: Total net bbox = 1.721e+02 (8.66e+01 8.55e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 1.886e+02 (9.69e+01 9.17e+01)
[08/19 04:52:31    531s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1504.2M
[08/19 04:52:31    531s] Iteration  2: Total net bbox = 1.721e+02 (8.66e+01 8.55e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 1.886e+02 (9.69e+01 9.17e+01)
[08/19 04:52:31    531s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1504.2M
[08/19 04:52:31    531s] exp_mt_sequential is set from setPlaceMode option to 1
[08/19 04:52:31    531s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[08/19 04:52:31    531s] place_exp_mt_interval set to default 32
[08/19 04:52:31    531s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/19 04:52:31    531s] Iteration  3: Total net bbox = 1.246e+02 (6.85e+01 5.61e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 1.407e+02 (7.92e+01 6.15e+01)
[08/19 04:52:31    531s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.6M
[08/19 04:52:31    531s] Total number of setup views is 1.
[08/19 04:52:31    531s] Total number of active setup views is 1.
[08/19 04:52:31    531s] Active setup views:
[08/19 04:52:31    531s]     setup
[08/19 04:52:31    531s] Iteration  4: Total net bbox = 1.486e+02 (6.81e+01 8.04e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 1.672e+02 (8.06e+01 8.66e+01)
[08/19 04:52:31    531s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.6M
[08/19 04:52:31    531s] Iteration  5: Total net bbox = 1.824e+02 (8.62e+01 9.62e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 2.038e+02 (9.99e+01 1.04e+02)
[08/19 04:52:31    531s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1505.6M
[08/19 04:52:31    531s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.023, MEM:1505.6M, EPOCH TIME: 1692400951.213158
[08/19 04:52:31    531s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:1.025, MEM:1505.6M, EPOCH TIME: 1692400951.213423
[08/19 04:52:31    531s] [adp] clock
[08/19 04:52:31    531s] [adp] weight, nr nets, wire length
[08/19 04:52:31    531s] [adp]      0        1  21.117000
[08/19 04:52:31    531s] [adp] data
[08/19 04:52:31    531s] [adp] weight, nr nets, wire length
[08/19 04:52:31    531s] [adp]      0       25  172.167500
[08/19 04:52:31    531s] [adp] 0.000000|0.000000|0.000000
[08/19 04:52:31    531s] Iteration  6: Total net bbox = 1.933e+02 (9.57e+01 9.75e+01)
[08/19 04:52:31    531s]               Est.  stn bbox = 2.141e+02 (1.09e+02 1.05e+02)
[08/19 04:52:31    531s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1505.6M
[08/19 04:52:31    531s] *** cost = 1.933e+02 (9.57e+01 9.75e+01) (cpu for global=0:00:00.1) real=0:00:01.0***
[08/19 04:52:31    531s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[08/19 04:52:31    531s] Saved padding area to DB
[08/19 04:52:31    531s] All LLGs are deleted
[08/19 04:52:31    531s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1505.6M, EPOCH TIME: 1692400951.227824
[08/19 04:52:31    531s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1505.6M, EPOCH TIME: 1692400951.228093
[08/19 04:52:31    531s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 04:52:31    531s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[08/19 04:52:31    531s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 04:52:31    531s] Type 'man IMPSP-9025' for more detail.
[08/19 04:52:31    531s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1505.6M, EPOCH TIME: 1692400951.229442
[08/19 04:52:31    531s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1505.6M, EPOCH TIME: 1692400951.229512
[08/19 04:52:31    531s] z: 2, totalTracks: 1
[08/19 04:52:31    531s] z: 4, totalTracks: 1
[08/19 04:52:31    531s] z: 6, totalTracks: 1
[08/19 04:52:31    531s] z: 8, totalTracks: 1
[08/19 04:52:31    531s] #spOpts: mergeVia=F 
[08/19 04:52:31    531s] All LLGs are deleted
[08/19 04:52:31    531s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1505.6M, EPOCH TIME: 1692400951.231476
[08/19 04:52:31    531s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1505.6M, EPOCH TIME: 1692400951.231657
[08/19 04:52:31    531s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1505.6M, EPOCH TIME: 1692400951.231707
[08/19 04:52:31    531s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1505.6M, EPOCH TIME: 1692400951.232492
[08/19 04:52:31    531s] Core basic site is CoreSite
[08/19 04:52:31    531s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1505.6M, EPOCH TIME: 1692400951.245203
[08/19 04:52:31    531s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1513.6M, EPOCH TIME: 1692400951.248049
[08/19 04:52:31    531s] Fast DP-INIT is on for default
[08/19 04:52:31    531s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:52:31    531s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1513.6M, EPOCH TIME: 1692400951.248827
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:52:31    531s] OPERPROF:       Starting CMU at level 4, MEM:1513.6M, EPOCH TIME: 1692400951.248928
[08/19 04:52:31    531s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1513.6M, EPOCH TIME: 1692400951.249245
[08/19 04:52:31    531s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1513.6M, EPOCH TIME: 1692400951.249291
[08/19 04:52:31    531s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1513.6MB).
[08/19 04:52:31    531s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1513.6M, EPOCH TIME: 1692400951.249380
[08/19 04:52:31    531s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1513.6M, EPOCH TIME: 1692400951.249417
[08/19 04:52:31    531s] TDRefine: refinePlace mode is spiral
[08/19 04:52:31    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.1
[08/19 04:52:31    531s] OPERPROF: Starting RefinePlace at level 1, MEM:1513.6M, EPOCH TIME: 1692400951.249465
[08/19 04:52:31    531s] *** Starting refinePlace (0:08:52 mem=1513.6M) ***
[08/19 04:52:31    531s] Total net bbox length = 1.933e+02 (9.575e+01 9.754e+01) (ext = 7.039e+01)
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:52:31    531s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:52:31    531s] (I)      Default power domain name = counter
[08/19 04:52:31    531s] .Default power domain name = counter
[08/19 04:52:31    531s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1513.6M, EPOCH TIME: 1692400951.250984
[08/19 04:52:31    531s] Starting refinePlace ...
[08/19 04:52:31    531s] Default power domain name = counter
[08/19 04:52:31    531s] .Default power domain name = counter
[08/19 04:52:31    531s] .** Cut row section cpu time 0:00:00.0.
[08/19 04:52:31    531s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 04:52:31    531s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1513.6MB) @(0:08:52 - 0:08:52).
[08/19 04:52:31    531s] Move report: preRPlace moves 23 insts, mean move: 0.76 um, max move: 1.65 um 
[08/19 04:52:31    531s] 	Max move on inst (g266__5526): (9.53, 8.23) --> (9.80, 6.84)
[08/19 04:52:31    531s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[08/19 04:52:31    531s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 04:52:31    531s] Placement tweakage begins.
[08/19 04:52:31    531s] wire length = 2.414e+02
[08/19 04:52:31    531s] wire length = 2.358e+02
[08/19 04:52:31    531s] Placement tweakage ends.
[08/19 04:52:31    531s] Move report: tweak moves 8 insts, mean move: 0.90 um, max move: 1.40 um 
[08/19 04:52:31    531s] 	Max move on inst (g267__4319): (16.40, 6.84) --> (15.00, 6.84)
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 04:52:31    531s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 04:52:31    531s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:52:31    531s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:52:31    531s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1514.6MB) @(0:08:52 - 0:08:52).
[08/19 04:52:31    531s] Move report: Detail placement moves 23 insts, mean move: 0.95 um, max move: 2.06 um 
[08/19 04:52:31    531s] 	Max move on inst (g271__1617): (15.28, 9.48) --> (14.00, 10.26)
[08/19 04:52:31    531s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
[08/19 04:52:31    531s] Statistics of distance of Instance movement in refine placement:
[08/19 04:52:31    531s]   maximum (X+Y) =         2.06 um
[08/19 04:52:31    531s]   inst (g271__1617) with max move: (15.2845, 9.48) -> (14, 10.26)
[08/19 04:52:31    531s]   mean    (X+Y) =         0.95 um
[08/19 04:52:31    531s] Summary Report:
[08/19 04:52:31    531s] Instances move: 23 (out of 23 movable)
[08/19 04:52:31    531s] Instances flipped: 0
[08/19 04:52:31    531s] Mean displacement: 0.95 um
[08/19 04:52:31    531s] Max displacement: 2.06 um (Instance: g271__1617) (15.2845, 9.48) -> (14, 10.26)
[08/19 04:52:31    531s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[08/19 04:52:31    531s] Total instances moved : 23
[08/19 04:52:31    531s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1514.6M, EPOCH TIME: 1692400951.258195
[08/19 04:52:31    531s] Total net bbox length = 2.034e+02 (9.409e+01 1.093e+02) (ext = 6.579e+01)
[08/19 04:52:31    531s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
[08/19 04:52:31    531s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1514.6MB) @(0:08:52 - 0:08:52).
[08/19 04:52:31    531s] *** Finished refinePlace (0:08:52 mem=1514.6M) ***
[08/19 04:52:31    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.1
[08/19 04:52:31    531s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1514.6M, EPOCH TIME: 1692400951.258401
[08/19 04:52:31    531s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1514.6M, EPOCH TIME: 1692400951.258439
[08/19 04:52:31    531s] All LLGs are deleted
[08/19 04:52:31    531s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.6M, EPOCH TIME: 1692400951.258795
[08/19 04:52:31    531s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1692400951.258961
[08/19 04:52:31    531s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1514.6M, EPOCH TIME: 1692400951.259797
[08/19 04:52:31    531s] *** End of Placement (cpu=0:00:01.2, real=0:00:02.0, mem=1514.6M) ***
[08/19 04:52:31    531s] z: 2, totalTracks: 1
[08/19 04:52:31    531s] z: 4, totalTracks: 1
[08/19 04:52:31    531s] z: 6, totalTracks: 1
[08/19 04:52:31    531s] z: 8, totalTracks: 1
[08/19 04:52:31    531s] #spOpts: mergeVia=F 
[08/19 04:52:31    531s] All LLGs are deleted
[08/19 04:52:31    531s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1514.6M, EPOCH TIME: 1692400951.261657
[08/19 04:52:31    531s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1692400951.261829
[08/19 04:52:31    531s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1514.6M, EPOCH TIME: 1692400951.261872
[08/19 04:52:31    531s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1514.6M, EPOCH TIME: 1692400951.262628
[08/19 04:52:31    531s] Core basic site is CoreSite
[08/19 04:52:31    531s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1514.6M, EPOCH TIME: 1692400951.276970
[08/19 04:52:31    531s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1514.6M, EPOCH TIME: 1692400951.279399
[08/19 04:52:31    531s] Fast DP-INIT is on for default
[08/19 04:52:31    531s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:52:31    531s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1514.6M, EPOCH TIME: 1692400951.280268
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:52:31    531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1514.6M, EPOCH TIME: 1692400951.280380
[08/19 04:52:31    531s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1514.6M, EPOCH TIME: 1692400951.280438
[08/19 04:52:31    531s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1692400951.280489
[08/19 04:52:31    531s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 04:52:31    531s] Density distribution unevenness ratio = 0.000%
[08/19 04:52:31    531s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1514.6M, EPOCH TIME: 1692400951.280558
[08/19 04:52:31    531s] All LLGs are deleted
[08/19 04:52:31    531s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.6M, EPOCH TIME: 1692400951.280949
[08/19 04:52:31    531s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1514.6M, EPOCH TIME: 1692400951.281111
[08/19 04:52:31    531s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1514.6M, EPOCH TIME: 1692400951.281807
[08/19 04:52:31    531s] *** Free Virtual Timing Model ...(mem=1514.6M)
[08/19 04:52:31    531s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 04:52:31    531s] Set Using Default Delay Limit as 101.
[08/19 04:52:31    531s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 04:52:31    531s] Set Default Net Delay as 0 ps.
[08/19 04:52:31    531s] Set Default Net Load as 0 pF. 
[08/19 04:52:31    531s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 04:52:31    531s] Effort level <high> specified for reg2reg_tmp.28957 path_group
[08/19 04:52:31    531s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:52:31    531s] #################################################################################
[08/19 04:52:31    531s] # Design Stage: PreRoute
[08/19 04:52:31    531s] # Design Name: counter
[08/19 04:52:31    531s] # Design Mode: 90nm
[08/19 04:52:31    531s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:52:31    531s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:52:31    531s] # Signoff Settings: SI Off 
[08/19 04:52:31    531s] #################################################################################
[08/19 04:52:31    531s] Calculate delays in BcWc mode...
[08/19 04:52:31    531s] Topological Sorting (REAL = 0:00:00.0, MEM = 1503.1M, InitMEM = 1503.1M)
[08/19 04:52:31    531s] Start delay calculation (fullDC) (1 T). (MEM=1503.11)
[08/19 04:52:31    531s] End AAE Lib Interpolated Model. (MEM=1514.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:52:31    531s] Total number of fetched objects 26
[08/19 04:52:31    531s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:52:31    531s] End delay calculation. (MEM=1530.3 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:52:31    531s] End delay calculation (fullDC). (MEM=1530.3 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:52:31    531s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1530.3M) ***
[08/19 04:52:31    531s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 04:52:31    531s] Set Using Default Delay Limit as 1000.
[08/19 04:52:31    531s] Set Default Net Delay as 1000 ps.
[08/19 04:52:31    531s] Set Default Net Load as 0.5 pF. 
[08/19 04:52:31    531s] Info: Disable timing driven in postCTS congRepair.
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s] Starting congRepair ...
[08/19 04:52:31    531s] User Input Parameters:
[08/19 04:52:31    531s] - Congestion Driven    : On
[08/19 04:52:31    531s] - Timing Driven        : Off
[08/19 04:52:31    531s] - Area-Violation Based : On
[08/19 04:52:31    531s] - Start Rollback Level : -5
[08/19 04:52:31    531s] - Legalized            : On
[08/19 04:52:31    531s] - Window Based         : Off
[08/19 04:52:31    531s] - eDen incr mode       : Off
[08/19 04:52:31    531s] - Small incr mode      : Off
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1520.8M, EPOCH TIME: 1692400951.366961
[08/19 04:52:31    531s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1520.8M, EPOCH TIME: 1692400951.371569
[08/19 04:52:31    531s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1520.8M, EPOCH TIME: 1692400951.371620
[08/19 04:52:31    531s] Starting Early Global Route congestion estimation: mem = 1520.8M
[08/19 04:52:31    531s] ==================== Layers =====================
[08/19 04:52:31    531s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:52:31    531s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:52:31    531s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:52:31    531s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:52:31    531s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:52:31    531s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:52:31    531s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:52:31    531s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:52:31    531s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:52:31    531s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:52:31    531s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:52:31    531s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:52:31    531s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:52:31    531s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:52:31    531s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:52:31    531s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:52:31    531s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:52:31    531s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:52:31    531s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:52:31    531s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:52:31    531s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:52:31    531s] (I)      Started Import and model ( Curr Mem: 1520.79 MB )
[08/19 04:52:31    531s] (I)      Default power domain name = counter
[08/19 04:52:31    531s] .== Non-default Options ==
[08/19 04:52:31    531s] (I)      Maximum routing layer                              : 11
[08/19 04:52:31    531s] (I)      Number of threads                                  : 1
[08/19 04:52:31    531s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 04:52:31    531s] (I)      Method to set GCell size                           : row
[08/19 04:52:31    531s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:52:31    531s] (I)      Use row-based GCell size
[08/19 04:52:31    531s] (I)      Use row-based GCell align
[08/19 04:52:31    531s] (I)      layer 0 area = 80000
[08/19 04:52:31    531s] (I)      layer 1 area = 80000
[08/19 04:52:31    531s] (I)      layer 2 area = 80000
[08/19 04:52:31    531s] (I)      layer 3 area = 80000
[08/19 04:52:31    531s] (I)      layer 4 area = 80000
[08/19 04:52:31    531s] (I)      layer 5 area = 80000
[08/19 04:52:31    531s] (I)      layer 6 area = 80000
[08/19 04:52:31    531s] (I)      layer 7 area = 80000
[08/19 04:52:31    531s] (I)      layer 8 area = 80000
[08/19 04:52:31    531s] (I)      layer 9 area = 400000
[08/19 04:52:31    531s] (I)      layer 10 area = 400000
[08/19 04:52:31    531s] (I)      GCell unit size   : 3420
[08/19 04:52:31    531s] (I)      GCell multiplier  : 1
[08/19 04:52:31    531s] (I)      GCell row height  : 3420
[08/19 04:52:31    531s] (I)      Actual row height : 3420
[08/19 04:52:31    531s] (I)      GCell align ref   : 10000 10260
[08/19 04:52:31    531s] [NR-eGR] Track table information for default rule: 
[08/19 04:52:31    531s] [NR-eGR] Metal1 has no routable track
[08/19 04:52:31    531s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:52:31    531s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:52:31    531s] (I)      ==================== Default via =====================
[08/19 04:52:31    531s] (I)      +----+------------------+----------------------------+
[08/19 04:52:31    531s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:52:31    531s] (I)      +----+------------------+----------------------------+
[08/19 04:52:31    531s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:52:31    531s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:52:31    531s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:52:31    531s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:52:31    531s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:52:31    531s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:52:31    531s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:52:31    531s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:52:31    531s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:52:31    531s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:52:31    531s] (I)      +----+------------------+----------------------------+
[08/19 04:52:31    531s] [NR-eGR] Read 384 PG shapes
[08/19 04:52:31    531s] [NR-eGR] Read 0 clock shapes
[08/19 04:52:31    531s] [NR-eGR] Read 0 other shapes
[08/19 04:52:31    531s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:52:31    531s] [NR-eGR] #Instance Blockages : 0
[08/19 04:52:31    531s] [NR-eGR] #PG Blockages       : 384
[08/19 04:52:31    531s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:52:31    531s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:52:31    531s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:52:31    531s] [NR-eGR] #Other Blockages    : 0
[08/19 04:52:31    531s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:52:31    531s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:52:31    531s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 04:52:31    531s] (I)      early_global_route_priority property id does not exist.
[08/19 04:52:31    531s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:52:31    531s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:52:31    531s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:52:31    531s] (I)      Number of ignored nets                =      0
[08/19 04:52:31    531s] (I)      Number of connected nets              =      0
[08/19 04:52:31    531s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:52:31    531s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:52:31    531s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:52:31    531s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:52:31    531s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:52:31    531s] (I)      Ndr track 0 does not exist
[08/19 04:52:31    531s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:52:31    531s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:52:31    531s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:52:31    531s] (I)      Site width          :   400  (dbu)
[08/19 04:52:31    531s] (I)      Row height          :  3420  (dbu)
[08/19 04:52:31    531s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:52:31    531s] (I)      GCell width         :  3420  (dbu)
[08/19 04:52:31    531s] (I)      GCell height        :  3420  (dbu)
[08/19 04:52:31    531s] (I)      Grid                :    15    10    11
[08/19 04:52:31    531s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:52:31    531s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:52:31    531s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:52:31    531s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:52:31    531s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:52:31    531s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:52:31    531s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:52:31    531s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:52:31    531s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:52:31    531s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:52:31    531s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:52:31    531s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:52:31    531s] (I)      --------------------------------------------------------
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s] [NR-eGR] ============ Routing rule table ============
[08/19 04:52:31    531s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 04:52:31    531s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:52:31    531s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:52:31    531s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:52:31    531s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:52:31    531s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:52:31    531s] [NR-eGR] ========================================
[08/19 04:52:31    531s] [NR-eGR] 
[08/19 04:52:31    531s] (I)      =============== Blocked Tracks ===============
[08/19 04:52:31    531s] (I)      +-------+---------+----------+---------------+
[08/19 04:52:31    531s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:52:31    531s] (I)      +-------+---------+----------+---------------+
[08/19 04:52:31    531s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:52:31    531s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:52:31    531s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:52:31    531s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:52:31    531s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:52:31    531s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:52:31    531s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:52:31    531s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:52:31    531s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:52:31    531s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:52:31    531s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:52:31    531s] (I)      +-------+---------+----------+---------------+
[08/19 04:52:31    531s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1520.79 MB )
[08/19 04:52:31    531s] (I)      Reset routing kernel
[08/19 04:52:31    531s] (I)      Started Global Routing ( Curr Mem: 1520.79 MB )
[08/19 04:52:31    531s] (I)      totalPins=93  totalGlobalPin=86 (92.47%)
[08/19 04:52:31    531s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:52:31    531s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1a Route ============
[08/19 04:52:31    531s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1b Route ============
[08/19 04:52:31    531s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:52:31    531s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:52:31    531s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:52:31    531s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1c Route ============
[08/19 04:52:31    531s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1d Route ============
[08/19 04:52:31    531s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1e Route ============
[08/19 04:52:31    531s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:52:31    531s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] (I)      ============  Phase 1l Route ============
[08/19 04:52:31    531s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:52:31    531s] (I)      Layer  2:       1045        99         0           0        1154    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  3:       1193        55         0           0        1260    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:52:31    531s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:52:31    531s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:52:31    531s] (I)      Total:          9243       154         0         519       10101    ( 4.89%) 
[08/19 04:52:31    531s] (I)      
[08/19 04:52:31    531s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:52:31    531s] [NR-eGR]                        OverCon            
[08/19 04:52:31    531s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:52:31    531s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:52:31    531s] [NR-eGR] ----------------------------------------------
[08/19 04:52:31    531s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR] ----------------------------------------------
[08/19 04:52:31    531s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:52:31    531s] [NR-eGR] 
[08/19 04:52:31    531s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1528.79 MB )
[08/19 04:52:31    531s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:52:31    531s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:52:31    531s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1528.8M
[08/19 04:52:31    531s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.016, MEM:1528.8M, EPOCH TIME: 1692400951.387140
[08/19 04:52:31    531s] OPERPROF: Starting HotSpotCal at level 1, MEM:1528.8M, EPOCH TIME: 1692400951.387201
[08/19 04:52:31    531s] [hotspot] +------------+---------------+---------------+
[08/19 04:52:31    531s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:52:31    531s] [hotspot] +------------+---------------+---------------+
[08/19 04:52:31    531s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:52:31    531s] [hotspot] +------------+---------------+---------------+
[08/19 04:52:31    531s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:52:31    531s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:52:31    531s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1528.8M, EPOCH TIME: 1692400951.387415
[08/19 04:52:31    531s] Skipped repairing congestion.
[08/19 04:52:31    531s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1528.8M, EPOCH TIME: 1692400951.387497
[08/19 04:52:31    531s] Starting Early Global Route wiring: mem = 1528.8M
[08/19 04:52:31    531s] (I)      ============= Track Assignment ============
[08/19 04:52:31    531s] (I)      Started Track Assignment (1T) ( Curr Mem: 1528.79 MB )
[08/19 04:52:31    531s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 04:52:31    531s] (I)      Run Multi-thread track assignment
[08/19 04:52:31    531s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1528.79 MB )
[08/19 04:52:31    531s] (I)      Started Export ( Curr Mem: 1528.79 MB )
[08/19 04:52:31    531s] [NR-eGR]                  Length (um)  Vias 
[08/19 04:52:31    531s] [NR-eGR] -----------------------------------
[08/19 04:52:31    531s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 04:52:31    531s] [NR-eGR]  Metal2   (2V)           136   139 
[08/19 04:52:31    531s] [NR-eGR]  Metal3   (3H)           108     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 04:52:31    531s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 04:52:31    531s] [NR-eGR] -----------------------------------
[08/19 04:52:31    531s] [NR-eGR]           Total          243   232 
[08/19 04:52:31    531s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:52:31    531s] [NR-eGR] Total half perimeter of net bounding box: 203um
[08/19 04:52:31    531s] [NR-eGR] Total length: 243um, number of vias: 232
[08/19 04:52:31    531s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:52:31    531s] [NR-eGR] Total eGR-routed clock nets wire length: 31um, number of vias: 22
[08/19 04:52:31    531s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:52:31    531s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1528.79 MB )
[08/19 04:52:31    531s] Early Global Route wiring runtime: 0.00 seconds, mem = 1462.8M
[08/19 04:52:31    531s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1462.8M, EPOCH TIME: 1692400951.392013
[08/19 04:52:31    531s] Tdgp not successfully inited but do clear! skip clearing
[08/19 04:52:31    531s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:52:31    531s] *** Finishing placeDesign default flow ***
[08/19 04:52:31    531s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1462.8M **
[08/19 04:52:31    531s] Tdgp not successfully inited but do clear! skip clearing
[08/19 04:52:31    531s] 
[08/19 04:52:31    531s] *** Summary of all messages that are not suppressed in this session:
[08/19 04:52:31    531s] Severity  ID               Count  Summary                                  
[08/19 04:52:31    531s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/19 04:52:31    531s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 04:52:31    531s] *** Message Summary: 3 warning(s), 0 error(s)
[08/19 04:52:31    531s] 
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:52:53    536s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:53:35    544s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:53:35    544s] <CMD> verify_drc
[08/19 04:53:35    544s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:53:35    544s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:53:35    544s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:53:35    544s]  *** Starting Verify DRC (MEM: 1468.7) ***
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s]   VERIFY DRC ...... Starting Verification
[08/19 04:53:35    544s]   VERIFY DRC ...... Initializing
[08/19 04:53:35    544s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:53:35    544s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:53:35    544s]   VERIFY DRC ...... Using new threading
[08/19 04:53:35    544s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:53:35    544s]   VERIFY DRC ...... Sub-Area : 1 complete 147 Viols.
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s]   Verification Complete : 147 Viols.
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s]  Violation Summary By Layer and Type:
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s] 	         MetSpc    Short      Mar outOfDie   EOLSpc    NSMet   Totals
[08/19 04:53:35    544s] 	Metal1       20        7        0       10        6        0       43
[08/19 04:53:35    544s] 	Metal2       21       19       30       10        7        1       88
[08/19 04:53:35    544s] 	Metal3       12        4        0        0        0        0       16
[08/19 04:53:35    544s] 	Totals       53       30       30       20       13        1      147
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:53:35    544s] 
[08/19 04:53:35    544s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:53:54    548s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 04:53:54    548s] VERIFY_CONNECTIVITY use new engine.
[08/19 04:53:54    548s] 
[08/19 04:53:54    548s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 04:53:54    548s] Start Time: Sat Aug 19 04:53:54 2023
[08/19 04:53:54    548s] 
[08/19 04:53:54    548s] Design Name: counter
[08/19 04:53:54    548s] Database Units: 2000
[08/19 04:53:54    548s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 04:53:54    548s] Error Limit = 1000; Warning Limit = 50
[08/19 04:53:54    548s] Check all nets
[08/19 04:53:54    548s] 
[08/19 04:53:54    548s] Begin Summary 
[08/19 04:53:54    548s]   Found no problems or warnings.
[08/19 04:53:54    548s] End Summary
[08/19 04:53:54    548s] 
[08/19 04:53:54    548s] End Time: Sat Aug 19 04:53:54 2023
[08/19 04:53:54    548s] Time Elapsed: 0:00:00.0
[08/19 04:53:54    548s] 
[08/19 04:53:54    548s] ******** End: VERIFY CONNECTIVITY ********
[08/19 04:53:54    548s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 04:53:54    548s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 04:53:54    548s] 
[08/19 04:54:43    559s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[08/19 04:54:43    559s] <CMD> setEndCapMode -reset
[08/19 04:54:43    559s] <CMD> setEndCapMode -boundary_tap false
[08/19 04:54:43    559s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[08/19 04:54:43    559s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
[08/19 04:54:43    559s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[08/19 04:54:43    559s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[08/19 04:54:43    559s] <CMD> setPlaceMode -reset
[08/19 04:54:43    559s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[08/19 04:54:46    560s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[08/19 04:54:46    560s] <CMD> setEndCapMode -reset
[08/19 04:54:46    560s] <CMD> setEndCapMode -boundary_tap false
[08/19 04:54:46    560s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[08/19 04:54:48    560s] <CMD> setPlaceMode -fp false
[08/19 04:54:48    560s] <CMD> place_design
[08/19 04:54:48    560s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[08/19 04:54:48    560s] #Start colorize_geometry on Sat Aug 19 04:54:48 2023
[08/19 04:54:48    560s] #
[08/19 04:54:48    560s] ### Time Record (colorize_geometry) is installed.
[08/19 04:54:48    560s] ### Time Record (Pre Callback) is installed.
[08/19 04:54:48    560s] ### Time Record (Pre Callback) is uninstalled.
[08/19 04:54:48    560s] ### Time Record (DB Import) is installed.
[08/19 04:54:48    560s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=667377499 pin_access=1 inst_pattern=1
[08/19 04:54:48    560s] ### Time Record (DB Import) is uninstalled.
[08/19 04:54:48    560s] ### Time Record (DB Export) is installed.
[08/19 04:54:48    560s] ### export design design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=442344652 placement=667377499 pin_access=1 inst_pattern=1
[08/19 04:54:48    560s] ### Time Record (DB Export) is uninstalled.
[08/19 04:54:48    560s] ### Time Record (Post Callback) is installed.
[08/19 04:54:48    560s] ### Time Record (Post Callback) is uninstalled.
[08/19 04:54:48    560s] #
[08/19 04:54:48    560s] #colorize_geometry statistics:
[08/19 04:54:48    560s] #Cpu time = 00:00:00
[08/19 04:54:48    560s] #Elapsed time = 00:00:00
[08/19 04:54:48    560s] #Increased memory = -6.37 (MB)
[08/19 04:54:48    560s] #Total memory = 1196.26 (MB)
[08/19 04:54:48    560s] #Peak memory = 1225.48 (MB)
[08/19 04:54:48    560s] #Number of warnings = 0
[08/19 04:54:48    560s] #Total number of warnings = 17
[08/19 04:54:48    560s] #Number of fails = 0
[08/19 04:54:48    560s] #Total number of fails = 0
[08/19 04:54:48    560s] #Complete colorize_geometry on Sat Aug 19 04:54:48 2023
[08/19 04:54:48    560s] #
[08/19 04:54:48    560s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[08/19 04:54:48    560s] ### Time Record (colorize_geometry) is uninstalled.
[08/19 04:54:48    560s] ### 
[08/19 04:54:48    560s] ###   Scalability Statistics
[08/19 04:54:48    560s] ### 
[08/19 04:54:48    560s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:54:48    560s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[08/19 04:54:48    560s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:54:48    560s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[08/19 04:54:48    560s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[08/19 04:54:48    560s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[08/19 04:54:48    560s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[08/19 04:54:48    560s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[08/19 04:54:48    560s] ### ------------------------+----------------+----------------+----------------+
[08/19 04:54:48    560s] ### 
[08/19 04:54:48    560s] *** Starting placeDesign default flow ***
[08/19 04:54:48    560s] ### Creating LA Mngr. totSessionCpu=0:09:21 mem=1463.7M
[08/19 04:54:48    560s] ### Creating LA Mngr, finished. totSessionCpu=0:09:21 mem=1463.7M
[08/19 04:54:48    560s] *** Start deleteBufferTree ***
[08/19 04:54:48    560s] Info: Detect buffers to remove automatically.
[08/19 04:54:48    560s] Analyzing netlist ...
[08/19 04:54:48    560s] Updating netlist
[08/19 04:54:48    560s] 
[08/19 04:54:48    560s] *summary: 0 instances (buffers/inverters) removed
[08/19 04:54:48    560s] *** Finish deleteBufferTree (0:00:00.0) ***
[08/19 04:54:48    560s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 04:54:48    560s] Set Using Default Delay Limit as 101.
[08/19 04:54:48    560s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 04:54:48    560s] Set Default Net Delay as 0 ps.
[08/19 04:54:48    560s] Set Default Net Load as 0 pF. 
[08/19 04:54:48    560s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 04:54:49    560s] Effort level <high> specified for reg2reg_tmp.28957 path_group
[08/19 04:54:49    560s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:54:49    560s] #################################################################################
[08/19 04:54:49    560s] # Design Stage: PreRoute
[08/19 04:54:49    560s] # Design Name: counter
[08/19 04:54:49    560s] # Design Mode: 90nm
[08/19 04:54:49    560s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:54:49    560s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:54:49    560s] # Signoff Settings: SI Off 
[08/19 04:54:49    560s] #################################################################################
[08/19 04:54:49    560s] Calculate delays in BcWc mode...
[08/19 04:54:49    560s] Topological Sorting (REAL = 0:00:00.0, MEM = 1478.8M, InitMEM = 1478.8M)
[08/19 04:54:49    560s] Start delay calculation (fullDC) (1 T). (MEM=1478.77)
[08/19 04:54:49    560s] LayerId::1 widthSet size::4
[08/19 04:54:49    560s] LayerId::2 widthSet size::4
[08/19 04:54:49    560s] LayerId::3 widthSet size::4
[08/19 04:54:49    560s] LayerId::4 widthSet size::4
[08/19 04:54:49    560s] LayerId::5 widthSet size::4
[08/19 04:54:49    560s] LayerId::6 widthSet size::4
[08/19 04:54:49    560s] LayerId::7 widthSet size::5
[08/19 04:54:49    560s] LayerId::8 widthSet size::5
[08/19 04:54:49    560s] LayerId::9 widthSet size::5
[08/19 04:54:49    560s] LayerId::10 widthSet size::4
[08/19 04:54:49    560s] LayerId::11 widthSet size::3
[08/19 04:54:49    560s] Updating RC grid for preRoute extraction ...
[08/19 04:54:49    560s] eee: pegSigSF::1.070000
[08/19 04:54:49    560s] Initializing multi-corner capacitance tables ... 
[08/19 04:54:49    560s] Initializing multi-corner resistance tables ...
[08/19 04:54:49    560s] Creating RPSQ from WeeR and WRes ...
[08/19 04:54:49    560s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 04:54:49    560s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:54:49    560s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 04:54:49    560s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 04:54:49    560s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:54:49    560s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:54:49    560s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[08/19 04:54:49    560s] End AAE Lib Interpolated Model. (MEM=1490.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:54:49    560s] Total number of fetched objects 26
[08/19 04:54:49    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:54:49    560s] End delay calculation. (MEM=1529.98 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:54:49    560s] End delay calculation (fullDC). (MEM=1529.98 CPU=0:00:00.1 REAL=0:00:00.0)
[08/19 04:54:49    560s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1530.0M) ***
[08/19 04:54:49    560s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 04:54:49    560s] Set Using Default Delay Limit as 1000.
[08/19 04:54:49    560s] Set Default Net Delay as 1000 ps.
[08/19 04:54:49    560s] Set Default Net Load as 0.5 pF. 
[08/19 04:54:49    560s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/19 04:54:49    560s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1520.5M, EPOCH TIME: 1692401089.114304
[08/19 04:54:49    560s] Deleted 0 physical inst  (cell - / prefix -).
[08/19 04:54:49    560s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1520.5M, EPOCH TIME: 1692401089.114376
[08/19 04:54:49    560s] INFO: #ExclusiveGroups=0
[08/19 04:54:49    560s] INFO: There are no Exclusive Groups.
[08/19 04:54:49    560s] *** Starting "NanoPlace(TM) placement v#2 (mem=1520.5M)" ...
[08/19 04:54:49    561s] *** Build Buffered Sizing Timing Model
[08/19 04:54:49    561s] (cpu=0:00:00.8 mem=1520.5M) ***
[08/19 04:54:50    561s] *** Build Virtual Sizing Timing Model
[08/19 04:54:50    561s] (cpu=0:00:00.9 mem=1520.5M) ***
[08/19 04:54:50    561s] No user-set net weight.
[08/19 04:54:50    561s] Net fanout histogram:
[08/19 04:54:50    561s] 2		: 10 (38.5%) nets
[08/19 04:54:50    561s] 3		: 4 (15.4%) nets
[08/19 04:54:50    561s] 4     -	14	: 12 (46.2%) nets
[08/19 04:54:50    561s] 15    -	39	: 0 (0.0%) nets
[08/19 04:54:50    561s] 40    -	79	: 0 (0.0%) nets
[08/19 04:54:50    561s] 80    -	159	: 0 (0.0%) nets
[08/19 04:54:50    561s] 160   -	319	: 0 (0.0%) nets
[08/19 04:54:50    561s] 320   -	639	: 0 (0.0%) nets
[08/19 04:54:50    561s] 640   -	1279	: 0 (0.0%) nets
[08/19 04:54:50    561s] 1280  -	2559	: 0 (0.0%) nets
[08/19 04:54:50    561s] 2560  -	5119	: 0 (0.0%) nets
[08/19 04:54:50    561s] 5120+		: 0 (0.0%) nets
[08/19 04:54:50    561s] no activity file in design. spp won't run.
[08/19 04:54:50    561s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[08/19 04:54:50    561s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[08/19 04:54:50    561s] Define the scan chains before using this option.
[08/19 04:54:50    561s] Type 'man IMPSP-9042' for more detail.
[08/19 04:54:50    561s] z: 2, totalTracks: 1
[08/19 04:54:50    561s] z: 4, totalTracks: 1
[08/19 04:54:50    561s] z: 6, totalTracks: 1
[08/19 04:54:50    561s] z: 8, totalTracks: 1
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1520.5M, EPOCH TIME: 1692401090.053061
[08/19 04:54:50    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1520.5M, EPOCH TIME: 1692401090.053287
[08/19 04:54:50    561s] #std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[08/19 04:54:50    561s] #ioInst=0 #net=26 #term=93 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[08/19 04:54:50    561s] stdCell: 23 single + 0 double + 0 multi
[08/19 04:54:50    561s] Total standard cell length = 0.0434 (mm), area = 0.0001 (mm^2)
[08/19 04:54:50    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1520.5M, EPOCH TIME: 1692401090.053523
[08/19 04:54:50    561s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1520.5M, EPOCH TIME: 1692401090.054320
[08/19 04:54:50    561s] Core basic site is CoreSite
[08/19 04:54:50    561s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1520.5M, EPOCH TIME: 1692401090.067689
[08/19 04:54:50    561s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1552.5M, EPOCH TIME: 1692401090.070285
[08/19 04:54:50    561s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 04:54:50    561s] SiteArray: use 4,096 bytes
[08/19 04:54:50    561s] SiteArray: current memory after site array memory allocation 1552.5M
[08/19 04:54:50    561s] SiteArray: FP blocked sites are writable
[08/19 04:54:50    561s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:54:50    561s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1552.5M, EPOCH TIME: 1692401090.070854
[08/19 04:54:50    561s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.070981
[08/19 04:54:50    561s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1552.5M, EPOCH TIME: 1692401090.071453
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:54:50    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1552.5M, EPOCH TIME: 1692401090.071580
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:54:50    561s] OPERPROF: Starting pre-place ADS at level 1, MEM:1552.5M, EPOCH TIME: 1692401090.071660
[08/19 04:54:50    561s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1552.5M, EPOCH TIME: 1692401090.071707
[08/19 04:54:50    561s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1552.5M, EPOCH TIME: 1692401090.071758
[08/19 04:54:50    561s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.071813
[08/19 04:54:50    561s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1552.5M, EPOCH TIME: 1692401090.071842
[08/19 04:54:50    561s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1552.5M, EPOCH TIME: 1692401090.071869
[08/19 04:54:50    561s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.071918
[08/19 04:54:50    561s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1552.5M, EPOCH TIME: 1692401090.071949
[08/19 04:54:50    561s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.071980
[08/19 04:54:50    561s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.072008
[08/19 04:54:50    561s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.072036
[08/19 04:54:50    561s] Skip auto density screen due to aggressive settings.
[08/19 04:54:50    561s] res site 1.
[08/19 04:54:50    561s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1552.5M, EPOCH TIME: 1692401090.072102
[08/19 04:54:50    561s] Average module density = 0.700.
[08/19 04:54:50    561s] Density for the design = 0.700.
[08/19 04:54:50    561s]        = stdcell_area 217 sites (74 um^2) / alloc_area 310 sites (106 um^2).
[08/19 04:54:50    561s] Pin Density = 0.2943.
[08/19 04:54:50    561s]             = total # of pins 93 / total area 316.
[08/19 04:54:50    561s] OPERPROF: Starting spMPad at level 1, MEM:1493.5M, EPOCH TIME: 1692401090.073143
[08/19 04:54:50    561s] OPERPROF:   Starting spContextMPad at level 2, MEM:1493.5M, EPOCH TIME: 1692401090.073185
[08/19 04:54:50    561s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1493.5M, EPOCH TIME: 1692401090.073214
[08/19 04:54:50    561s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1493.5M, EPOCH TIME: 1692401090.073242
[08/19 04:54:50    561s] Initial padding reaches pin density 0.500 for top
[08/19 04:54:50    561s] InitPadU 0.700 -> 0.823 for top
[08/19 04:54:50    561s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1493.5M, EPOCH TIME: 1692401090.073425
[08/19 04:54:50    561s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1493.5M, EPOCH TIME: 1692401090.073465
[08/19 04:54:50    561s] === lastAutoLevel = 4 
[08/19 04:54:50    561s] OPERPROF: Starting spInitNetWt at level 1, MEM:1493.5M, EPOCH TIME: 1692401090.073556
[08/19 04:54:50    561s] no activity file in design. spp won't run.
[08/19 04:54:50    561s] [spp] 0
[08/19 04:54:50    561s] [adp] 0:1:1:3
[08/19 04:54:50    561s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.019, MEM:1519.3M, EPOCH TIME: 1692401090.092542
[08/19 04:54:50    561s] Clock gating cells determined by native netlist tracing.
[08/19 04:54:50    561s] no activity file in design. spp won't run.
[08/19 04:54:50    561s] no activity file in design. spp won't run.
[08/19 04:54:50    561s] Effort level <high> specified for reg2reg path_group
[08/19 04:54:50    561s] OPERPROF: Starting npMain at level 1, MEM:1522.3M, EPOCH TIME: 1692401090.129924
[08/19 04:54:50    561s] OPERPROF:   Starting npPlace at level 2, MEM:1522.3M, EPOCH TIME: 1692401090.130444
[08/19 04:54:50    561s] Iteration  1: Total net bbox = 1.721e+02 (8.66e+01 8.55e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 1.886e+02 (9.69e+01 9.17e+01)
[08/19 04:54:50    561s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1522.3M
[08/19 04:54:50    561s] Iteration  2: Total net bbox = 1.721e+02 (8.66e+01 8.55e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 1.886e+02 (9.69e+01 9.17e+01)
[08/19 04:54:50    561s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1522.3M
[08/19 04:54:50    561s] Iteration  3: Total net bbox = 1.246e+02 (6.85e+01 5.61e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 1.407e+02 (7.92e+01 6.15e+01)
[08/19 04:54:50    561s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.7M
[08/19 04:54:50    561s] Total number of setup views is 1.
[08/19 04:54:50    561s] Total number of active setup views is 1.
[08/19 04:54:50    561s] Active setup views:
[08/19 04:54:50    561s]     setup
[08/19 04:54:50    561s] Iteration  4: Total net bbox = 1.486e+02 (6.81e+01 8.04e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 1.672e+02 (8.06e+01 8.66e+01)
[08/19 04:54:50    561s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.7M
[08/19 04:54:50    561s] Iteration  5: Total net bbox = 1.824e+02 (8.62e+01 9.62e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 2.038e+02 (9.99e+01 1.04e+02)
[08/19 04:54:50    561s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1523.7M
[08/19 04:54:50    561s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.006, MEM:1523.7M, EPOCH TIME: 1692401090.136612
[08/19 04:54:50    561s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.007, MEM:1523.7M, EPOCH TIME: 1692401090.137106
[08/19 04:54:50    561s] [adp] clock
[08/19 04:54:50    561s] [adp] weight, nr nets, wire length
[08/19 04:54:50    561s] [adp]      0        1  21.117000
[08/19 04:54:50    561s] [adp] data
[08/19 04:54:50    561s] [adp] weight, nr nets, wire length
[08/19 04:54:50    561s] [adp]      0       25  172.167500
[08/19 04:54:50    561s] [adp] 0.000000|0.000000|0.000000
[08/19 04:54:50    561s] Iteration  6: Total net bbox = 1.933e+02 (9.57e+01 9.75e+01)
[08/19 04:54:50    561s]               Est.  stn bbox = 2.141e+02 (1.09e+02 1.05e+02)
[08/19 04:54:50    561s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1523.7M
[08/19 04:54:50    561s] *** cost = 1.933e+02 (9.57e+01 9.75e+01) (cpu for global=0:00:00.1) real=0:00:00.0***
[08/19 04:54:50    561s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[08/19 04:54:50    561s] Saved padding area to DB
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.154609
[08/19 04:54:50    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.154871
[08/19 04:54:50    561s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 04:54:50    561s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[08/19 04:54:50    561s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 04:54:50    561s] Type 'man IMPSP-9025' for more detail.
[08/19 04:54:50    561s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.155727
[08/19 04:54:50    561s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1523.7M, EPOCH TIME: 1692401090.155843
[08/19 04:54:50    561s] z: 2, totalTracks: 1
[08/19 04:54:50    561s] z: 4, totalTracks: 1
[08/19 04:54:50    561s] z: 6, totalTracks: 1
[08/19 04:54:50    561s] z: 8, totalTracks: 1
[08/19 04:54:50    561s] #spOpts: mergeVia=F 
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1523.7M, EPOCH TIME: 1692401090.157876
[08/19 04:54:50    561s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.158051
[08/19 04:54:50    561s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1523.7M, EPOCH TIME: 1692401090.158095
[08/19 04:54:50    561s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1523.7M, EPOCH TIME: 1692401090.158897
[08/19 04:54:50    561s] Core basic site is CoreSite
[08/19 04:54:50    561s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1523.7M, EPOCH TIME: 1692401090.172675
[08/19 04:54:50    561s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1523.7M, EPOCH TIME: 1692401090.175395
[08/19 04:54:50    561s] Fast DP-INIT is on for default
[08/19 04:54:50    561s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:54:50    561s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1523.7M, EPOCH TIME: 1692401090.176471
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:54:50    561s] OPERPROF:       Starting CMU at level 4, MEM:1523.7M, EPOCH TIME: 1692401090.176582
[08/19 04:54:50    561s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.176929
[08/19 04:54:50    561s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1523.7M, EPOCH TIME: 1692401090.176976
[08/19 04:54:50    561s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1523.7MB).
[08/19 04:54:50    561s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:1523.7M, EPOCH TIME: 1692401090.177059
[08/19 04:54:50    561s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:1523.7M, EPOCH TIME: 1692401090.177088
[08/19 04:54:50    561s] TDRefine: refinePlace mode is spiral
[08/19 04:54:50    561s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.2
[08/19 04:54:50    561s] OPERPROF: Starting RefinePlace at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.177126
[08/19 04:54:50    561s] *** Starting refinePlace (0:09:22 mem=1523.7M) ***
[08/19 04:54:50    561s] Total net bbox length = 1.933e+02 (9.575e+01 9.754e+01) (ext = 7.039e+01)
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:54:50    561s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:54:50    561s] (I)      Default power domain name = counter
[08/19 04:54:50    561s] .Default power domain name = counter
[08/19 04:54:50    561s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1523.7M, EPOCH TIME: 1692401090.178521
[08/19 04:54:50    561s] Starting refinePlace ...
[08/19 04:54:50    561s] Default power domain name = counter
[08/19 04:54:50    561s] .Default power domain name = counter
[08/19 04:54:50    561s] .** Cut row section cpu time 0:00:00.0.
[08/19 04:54:50    561s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 04:54:50    561s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1523.7MB) @(0:09:22 - 0:09:22).
[08/19 04:54:50    561s] Move report: preRPlace moves 23 insts, mean move: 0.76 um, max move: 1.65 um 
[08/19 04:54:50    561s] 	Max move on inst (g266__5526): (9.53, 8.23) --> (9.80, 6.84)
[08/19 04:54:50    561s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[08/19 04:54:50    561s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 04:54:50    561s] Placement tweakage begins.
[08/19 04:54:50    561s] wire length = 2.414e+02
[08/19 04:54:50    561s] wire length = 2.358e+02
[08/19 04:54:50    561s] Placement tweakage ends.
[08/19 04:54:50    561s] Move report: tweak moves 8 insts, mean move: 0.90 um, max move: 1.40 um 
[08/19 04:54:50    561s] 	Max move on inst (g267__4319): (16.40, 6.84) --> (15.00, 6.84)
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 04:54:50    561s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 04:54:50    561s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:54:50    561s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:54:50    561s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1523.7MB) @(0:09:22 - 0:09:22).
[08/19 04:54:50    561s] Move report: Detail placement moves 23 insts, mean move: 0.95 um, max move: 2.06 um 
[08/19 04:54:50    561s] 	Max move on inst (g271__1617): (15.28, 9.48) --> (14.00, 10.26)
[08/19 04:54:50    561s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1523.7MB
[08/19 04:54:50    561s] Statistics of distance of Instance movement in refine placement:
[08/19 04:54:50    561s]   maximum (X+Y) =         2.06 um
[08/19 04:54:50    561s]   inst (g271__1617) with max move: (15.2845, 9.48) -> (14, 10.26)
[08/19 04:54:50    561s]   mean    (X+Y) =         0.95 um
[08/19 04:54:50    561s] Summary Report:
[08/19 04:54:50    561s] Instances move: 23 (out of 23 movable)
[08/19 04:54:50    561s] Instances flipped: 0
[08/19 04:54:50    561s] Mean displacement: 0.95 um
[08/19 04:54:50    561s] Max displacement: 2.06 um (Instance: g271__1617) (15.2845, 9.48) -> (14, 10.26)
[08/19 04:54:50    561s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[08/19 04:54:50    561s] Total instances moved : 23
[08/19 04:54:50    561s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.007, MEM:1523.7M, EPOCH TIME: 1692401090.185813
[08/19 04:54:50    561s] Total net bbox length = 2.034e+02 (9.409e+01 1.093e+02) (ext = 6.579e+01)
[08/19 04:54:50    561s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1523.7MB
[08/19 04:54:50    561s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1523.7MB) @(0:09:22 - 0:09:22).
[08/19 04:54:50    561s] *** Finished refinePlace (0:09:22 mem=1523.7M) ***
[08/19 04:54:50    561s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.2
[08/19 04:54:50    561s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.009, MEM:1523.7M, EPOCH TIME: 1692401090.186047
[08/19 04:54:50    561s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.186122
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.7M, EPOCH TIME: 1692401090.186541
[08/19 04:54:50    561s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.186711
[08/19 04:54:50    561s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1523.7M, EPOCH TIME: 1692401090.187563
[08/19 04:54:50    561s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1523.7M) ***
[08/19 04:54:50    561s] z: 2, totalTracks: 1
[08/19 04:54:50    561s] z: 4, totalTracks: 1
[08/19 04:54:50    561s] z: 6, totalTracks: 1
[08/19 04:54:50    561s] z: 8, totalTracks: 1
[08/19 04:54:50    561s] #spOpts: mergeVia=F 
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.189525
[08/19 04:54:50    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.189696
[08/19 04:54:50    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.189739
[08/19 04:54:50    561s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1523.7M, EPOCH TIME: 1692401090.190547
[08/19 04:54:50    561s] Core basic site is CoreSite
[08/19 04:54:50    561s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1523.7M, EPOCH TIME: 1692401090.203815
[08/19 04:54:50    561s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1523.7M, EPOCH TIME: 1692401090.206066
[08/19 04:54:50    561s] Fast DP-INIT is on for default
[08/19 04:54:50    561s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:54:50    561s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1523.7M, EPOCH TIME: 1692401090.206946
[08/19 04:54:50    561s] 
[08/19 04:54:50    561s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:54:50    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1523.7M, EPOCH TIME: 1692401090.207058
[08/19 04:54:50    561s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.207112
[08/19 04:54:50    561s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.207158
[08/19 04:54:50    561s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 04:54:50    561s] Density distribution unevenness ratio = 0.000%
[08/19 04:54:50    561s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1523.7M, EPOCH TIME: 1692401090.207221
[08/19 04:54:50    561s] All LLGs are deleted
[08/19 04:54:50    561s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.7M, EPOCH TIME: 1692401090.207566
[08/19 04:54:50    561s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401090.207719
[08/19 04:54:50    561s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1523.7M, EPOCH TIME: 1692401090.208411
[08/19 04:54:50    561s] *** Free Virtual Timing Model ...(mem=1523.7M)
[08/19 04:54:50    561s] **INFO: Enable pre-place timing setting for timing analysis
[08/19 04:54:50    561s] Set Using Default Delay Limit as 101.
[08/19 04:54:50    561s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/19 04:54:50    561s] Set Default Net Delay as 0 ps.
[08/19 04:54:50    561s] Set Default Net Load as 0 pF. 
[08/19 04:54:50    561s] **INFO: Analyzing IO path groups for slack adjustment
[08/19 04:54:50    561s] Effort level <high> specified for reg2reg_tmp.28957 path_group
[08/19 04:54:50    561s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:54:50    561s] #################################################################################
[08/19 04:54:50    561s] # Design Stage: PreRoute
[08/19 04:54:50    561s] # Design Name: counter
[08/19 04:54:50    561s] # Design Mode: 90nm
[08/19 04:54:50    561s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:54:50    561s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:54:50    561s] # Signoff Settings: SI Off 
[08/19 04:54:50    561s] #################################################################################
[08/19 04:54:50    561s] Calculate delays in BcWc mode...
[08/19 04:54:50    561s] Topological Sorting (REAL = 0:00:00.0, MEM = 1513.2M, InitMEM = 1513.2M)
[08/19 04:54:50    561s] Start delay calculation (fullDC) (1 T). (MEM=1513.22)
[08/19 04:54:50    561s] End AAE Lib Interpolated Model. (MEM=1524.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:54:50    561s] Total number of fetched objects 26
[08/19 04:54:50    561s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:54:50    561s] End delay calculation. (MEM=1540.41 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:54:50    561s] End delay calculation (fullDC). (MEM=1540.41 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:54:50    561s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1540.4M) ***
[08/19 04:54:50    561s] **INFO: Disable pre-place timing setting for timing analysis
[08/19 04:54:50    562s] Set Using Default Delay Limit as 1000.
[08/19 04:54:50    562s] Set Default Net Delay as 1000 ps.
[08/19 04:54:50    562s] Set Default Net Load as 0.5 pF. 
[08/19 04:54:50    562s] Info: Disable timing driven in postCTS congRepair.
[08/19 04:54:50    562s] 
[08/19 04:54:50    562s] Starting congRepair ...
[08/19 04:54:50    562s] User Input Parameters:
[08/19 04:54:50    562s] - Congestion Driven    : On
[08/19 04:54:50    562s] - Timing Driven        : Off
[08/19 04:54:50    562s] - Area-Violation Based : On
[08/19 04:54:50    562s] - Start Rollback Level : -5
[08/19 04:54:50    562s] - Legalized            : On
[08/19 04:54:50    562s] - Window Based         : Off
[08/19 04:54:50    562s] - eDen incr mode       : Off
[08/19 04:54:50    562s] - Small incr mode      : Off
[08/19 04:54:50    562s] 
[08/19 04:54:50    562s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1530.9M, EPOCH TIME: 1692401090.291199
[08/19 04:54:50    562s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1530.9M, EPOCH TIME: 1692401090.293211
[08/19 04:54:50    562s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1530.9M, EPOCH TIME: 1692401090.293295
[08/19 04:54:50    562s] Starting Early Global Route congestion estimation: mem = 1530.9M
[08/19 04:54:50    562s] ==================== Layers =====================
[08/19 04:54:50    562s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:54:50    562s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:54:50    562s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:54:50    562s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:54:50    562s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:54:50    562s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:54:50    562s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:54:50    562s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:54:50    562s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:54:50    562s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:54:50    562s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:54:50    562s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:54:50    562s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:54:50    562s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:54:50    562s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:54:50    562s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:54:50    562s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:54:50    562s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:54:50    562s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:54:50    562s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:54:50    562s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:54:50    562s] (I)      Started Import and model ( Curr Mem: 1530.90 MB )
[08/19 04:54:50    562s] (I)      Default power domain name = counter
[08/19 04:54:50    562s] .== Non-default Options ==
[08/19 04:54:50    562s] (I)      Maximum routing layer                              : 11
[08/19 04:54:50    562s] (I)      Number of threads                                  : 1
[08/19 04:54:50    562s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 04:54:50    562s] (I)      Method to set GCell size                           : row
[08/19 04:54:50    562s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:54:50    562s] (I)      Use row-based GCell size
[08/19 04:54:50    562s] (I)      Use row-based GCell align
[08/19 04:54:50    562s] (I)      layer 0 area = 80000
[08/19 04:54:50    562s] (I)      layer 1 area = 80000
[08/19 04:54:50    562s] (I)      layer 2 area = 80000
[08/19 04:54:50    562s] (I)      layer 3 area = 80000
[08/19 04:54:50    562s] (I)      layer 4 area = 80000
[08/19 04:54:50    562s] (I)      layer 5 area = 80000
[08/19 04:54:50    562s] (I)      layer 6 area = 80000
[08/19 04:54:50    562s] (I)      layer 7 area = 80000
[08/19 04:54:50    562s] (I)      layer 8 area = 80000
[08/19 04:54:50    562s] (I)      layer 9 area = 400000
[08/19 04:54:50    562s] (I)      layer 10 area = 400000
[08/19 04:54:50    562s] (I)      GCell unit size   : 3420
[08/19 04:54:50    562s] (I)      GCell multiplier  : 1
[08/19 04:54:50    562s] (I)      GCell row height  : 3420
[08/19 04:54:50    562s] (I)      Actual row height : 3420
[08/19 04:54:50    562s] (I)      GCell align ref   : 10000 10260
[08/19 04:54:50    562s] [NR-eGR] Track table information for default rule: 
[08/19 04:54:50    562s] [NR-eGR] Metal1 has no routable track
[08/19 04:54:50    562s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:54:50    562s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:54:50    562s] (I)      ==================== Default via =====================
[08/19 04:54:50    562s] (I)      +----+------------------+----------------------------+
[08/19 04:54:50    562s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:54:50    562s] (I)      +----+------------------+----------------------------+
[08/19 04:54:50    562s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:54:50    562s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:54:50    562s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:54:50    562s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:54:50    562s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:54:50    562s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:54:50    562s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:54:50    562s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:54:50    562s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:54:50    562s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:54:50    562s] (I)      +----+------------------+----------------------------+
[08/19 04:54:50    562s] [NR-eGR] Read 384 PG shapes
[08/19 04:54:50    562s] [NR-eGR] Read 0 clock shapes
[08/19 04:54:50    562s] [NR-eGR] Read 0 other shapes
[08/19 04:54:50    562s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:54:50    562s] [NR-eGR] #Instance Blockages : 0
[08/19 04:54:50    562s] [NR-eGR] #PG Blockages       : 384
[08/19 04:54:50    562s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:54:50    562s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:54:50    562s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:54:50    562s] [NR-eGR] #Other Blockages    : 0
[08/19 04:54:50    562s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:54:50    562s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:54:50    562s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 04:54:50    562s] (I)      early_global_route_priority property id does not exist.
[08/19 04:54:50    562s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:54:50    562s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:54:50    562s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:54:50    562s] (I)      Number of ignored nets                =      0
[08/19 04:54:50    562s] (I)      Number of connected nets              =      0
[08/19 04:54:50    562s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:54:50    562s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:54:50    562s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:54:50    562s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:54:50    562s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:54:50    562s] (I)      Ndr track 0 does not exist
[08/19 04:54:50    562s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:54:50    562s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:54:50    562s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:54:50    562s] (I)      Site width          :   400  (dbu)
[08/19 04:54:50    562s] (I)      Row height          :  3420  (dbu)
[08/19 04:54:50    562s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:54:50    562s] (I)      GCell width         :  3420  (dbu)
[08/19 04:54:50    562s] (I)      GCell height        :  3420  (dbu)
[08/19 04:54:50    562s] (I)      Grid                :    15    10    11
[08/19 04:54:50    562s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:54:50    562s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:54:50    562s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:54:50    562s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:54:50    562s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:54:50    562s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:54:50    562s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:54:50    562s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:54:50    562s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:54:50    562s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:54:50    562s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:54:50    562s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:54:50    562s] (I)      --------------------------------------------------------
[08/19 04:54:50    562s] 
[08/19 04:54:50    562s] [NR-eGR] ============ Routing rule table ============
[08/19 04:54:50    562s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 04:54:50    562s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:54:50    562s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:54:50    562s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:54:50    562s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:54:50    562s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:54:50    562s] [NR-eGR] ========================================
[08/19 04:54:50    562s] [NR-eGR] 
[08/19 04:54:50    562s] (I)      =============== Blocked Tracks ===============
[08/19 04:54:50    562s] (I)      +-------+---------+----------+---------------+
[08/19 04:54:50    562s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:54:50    562s] (I)      +-------+---------+----------+---------------+
[08/19 04:54:50    562s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:54:50    562s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:54:50    562s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:54:50    562s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:54:50    562s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:54:50    562s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:54:50    562s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:54:50    562s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:54:50    562s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:54:50    562s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:54:50    562s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:54:50    562s] (I)      +-------+---------+----------+---------------+
[08/19 04:54:50    562s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.90 MB )
[08/19 04:54:50    562s] (I)      Reset routing kernel
[08/19 04:54:50    562s] (I)      Started Global Routing ( Curr Mem: 1530.90 MB )
[08/19 04:54:50    562s] (I)      totalPins=93  totalGlobalPin=86 (92.47%)
[08/19 04:54:50    562s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:54:50    562s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1a Route ============
[08/19 04:54:50    562s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1b Route ============
[08/19 04:54:50    562s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:54:50    562s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:54:50    562s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:54:50    562s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1c Route ============
[08/19 04:54:50    562s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1d Route ============
[08/19 04:54:50    562s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1e Route ============
[08/19 04:54:50    562s] (I)      Usage: 125 = (55 H, 70 V) = (1.04% H, 1.45% V) = (9.405e+01um H, 1.197e+02um V)
[08/19 04:54:50    562s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] (I)      ============  Phase 1l Route ============
[08/19 04:54:50    562s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:54:50    562s] (I)      Layer  2:       1045        99         0           0        1154    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  3:       1193        55         0           0        1260    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:54:50    562s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:54:50    562s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:54:50    562s] (I)      Total:          9243       154         0         519       10101    ( 4.89%) 
[08/19 04:54:50    562s] (I)      
[08/19 04:54:50    562s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:54:50    562s] [NR-eGR]                        OverCon            
[08/19 04:54:50    562s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:54:50    562s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:54:50    562s] [NR-eGR] ----------------------------------------------
[08/19 04:54:50    562s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR] ----------------------------------------------
[08/19 04:54:50    562s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:54:50    562s] [NR-eGR] 
[08/19 04:54:50    562s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1538.90 MB )
[08/19 04:54:50    562s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:54:50    562s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:54:50    562s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1538.9M
[08/19 04:54:50    562s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:1538.9M, EPOCH TIME: 1692401090.308087
[08/19 04:54:50    562s] OPERPROF: Starting HotSpotCal at level 1, MEM:1538.9M, EPOCH TIME: 1692401090.308118
[08/19 04:54:50    562s] [hotspot] +------------+---------------+---------------+
[08/19 04:54:50    562s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:54:50    562s] [hotspot] +------------+---------------+---------------+
[08/19 04:54:50    562s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:54:50    562s] [hotspot] +------------+---------------+---------------+
[08/19 04:54:50    562s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:54:50    562s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:54:50    562s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1538.9M, EPOCH TIME: 1692401090.308260
[08/19 04:54:50    562s] Skipped repairing congestion.
[08/19 04:54:50    562s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1538.9M, EPOCH TIME: 1692401090.308310
[08/19 04:54:50    562s] Starting Early Global Route wiring: mem = 1538.9M
[08/19 04:54:50    562s] (I)      ============= Track Assignment ============
[08/19 04:54:50    562s] (I)      Started Track Assignment (1T) ( Curr Mem: 1538.90 MB )
[08/19 04:54:50    562s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 04:54:50    562s] (I)      Run Multi-thread track assignment
[08/19 04:54:50    562s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.90 MB )
[08/19 04:54:50    562s] (I)      Started Export ( Curr Mem: 1538.90 MB )
[08/19 04:54:50    562s] [NR-eGR]                  Length (um)  Vias 
[08/19 04:54:50    562s] [NR-eGR] -----------------------------------
[08/19 04:54:50    562s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 04:54:50    562s] [NR-eGR]  Metal2   (2V)           136   139 
[08/19 04:54:50    562s] [NR-eGR]  Metal3   (3H)           108     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 04:54:50    562s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 04:54:50    562s] [NR-eGR] -----------------------------------
[08/19 04:54:50    562s] [NR-eGR]           Total          243   232 
[08/19 04:54:50    562s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:54:50    562s] [NR-eGR] Total half perimeter of net bounding box: 203um
[08/19 04:54:50    562s] [NR-eGR] Total length: 243um, number of vias: 232
[08/19 04:54:50    562s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:54:50    562s] [NR-eGR] Total eGR-routed clock nets wire length: 31um, number of vias: 22
[08/19 04:54:50    562s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:54:50    562s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1538.90 MB )
[08/19 04:54:50    562s] Early Global Route wiring runtime: 0.00 seconds, mem = 1475.9M
[08/19 04:54:50    562s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1475.9M, EPOCH TIME: 1692401090.312929
[08/19 04:54:50    562s] Tdgp not successfully inited but do clear! skip clearing
[08/19 04:54:50    562s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:54:50    562s] *** Finishing placeDesign default flow ***
[08/19 04:54:50    562s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1475.9M **
[08/19 04:54:50    562s] Tdgp not successfully inited but do clear! skip clearing
[08/19 04:54:50    562s] 
[08/19 04:54:50    562s] *** Summary of all messages that are not suppressed in this session:
[08/19 04:54:50    562s] Severity  ID               Count  Summary                                  
[08/19 04:54:50    562s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[08/19 04:54:50    562s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 04:54:50    562s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[08/19 04:54:50    562s] *** Message Summary: 4 warning(s), 0 error(s)
[08/19 04:54:50    562s] 
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -quiet -area
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 04:54:59    564s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 04:55:02    564s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 04:55:02    564s] <CMD> verify_drc
[08/19 04:55:02    564s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 04:55:02    564s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 04:55:02    564s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 04:55:02    564s]  *** Starting Verify DRC (MEM: 1481.8) ***
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s]   VERIFY DRC ...... Starting Verification
[08/19 04:55:02    564s]   VERIFY DRC ...... Initializing
[08/19 04:55:02    564s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 04:55:02    564s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 04:55:02    564s]   VERIFY DRC ...... Using new threading
[08/19 04:55:02    564s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 04:55:02    564s]   VERIFY DRC ...... Sub-Area : 1 complete 147 Viols.
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s]   Verification Complete : 147 Viols.
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s]  Violation Summary By Layer and Type:
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s] 	         MetSpc    Short      Mar outOfDie   EOLSpc    NSMet   Totals
[08/19 04:55:02    564s] 	Metal1       20        7        0       10        6        0       43
[08/19 04:55:02    564s] 	Metal2       21       19       30       10        7        1       88
[08/19 04:55:02    564s] 	Metal3       12        4        0        0        0        0       16
[08/19 04:55:02    564s] 	Totals       53       30       30       20       13        1      147
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 04:55:02    564s] 
[08/19 04:55:02    564s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 04:55:20    568s] <CMD> checkPlace
[08/19 04:55:20    568s] OPERPROF: Starting checkPlace at level 1, MEM:1481.8M, EPOCH TIME: 1692401120.858691
[08/19 04:55:20    568s] z: 2, totalTracks: 1
[08/19 04:55:20    568s] z: 4, totalTracks: 1
[08/19 04:55:20    568s] z: 6, totalTracks: 1
[08/19 04:55:20    568s] z: 8, totalTracks: 1
[08/19 04:55:20    568s] All LLGs are deleted
[08/19 04:55:20    568s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1481.8M, EPOCH TIME: 1692401120.861229
[08/19 04:55:20    568s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1481.8M, EPOCH TIME: 1692401120.861442
[08/19 04:55:20    568s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1481.8M, EPOCH TIME: 1692401120.861484
[08/19 04:55:20    568s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1481.8M, EPOCH TIME: 1692401120.862291
[08/19 04:55:20    568s] Core basic site is CoreSite
[08/19 04:55:20    568s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1481.8M, EPOCH TIME: 1692401120.875893
[08/19 04:55:20    568s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1513.8M, EPOCH TIME: 1692401120.878396
[08/19 04:55:20    568s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 04:55:20    568s] SiteArray: use 4,096 bytes
[08/19 04:55:20    568s] SiteArray: current memory after site array memory allocation 1513.8M
[08/19 04:55:20    568s] SiteArray: FP blocked sites are writable
[08/19 04:55:20    568s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:55:20    568s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1513.8M, EPOCH TIME: 1692401120.878998
[08/19 04:55:20    568s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1513.8M, EPOCH TIME: 1692401120.879129
[08/19 04:55:20    568s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1513.8M, EPOCH TIME: 1692401120.879620
[08/19 04:55:20    568s] 
[08/19 04:55:20    568s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:55:20    568s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1513.8M, EPOCH TIME: 1692401120.879745
[08/19 04:55:20    568s] Begin checking placement ... (start mem=1481.8M, init mem=1513.8M)
[08/19 04:55:20    568s] 
[08/19 04:55:20    568s] Running CheckPlace using 1 thread in normal mode...
[08/19 04:55:20    568s] 
[08/19 04:55:20    568s] ...checkPlace normal is done!
[08/19 04:55:20    568s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1513.8M, EPOCH TIME: 1692401120.880453
[08/19 04:55:20    568s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1513.8M, EPOCH TIME: 1692401120.880516
[08/19 04:55:20    568s] *info: Placed = 23            
[08/19 04:55:20    568s] *info: Unplaced = 0           
[08/19 04:55:20    568s] Placement Density:68.67%(74/108)
[08/19 04:55:20    568s] Placement Density (including fixed std cells):68.67%(74/108)
[08/19 04:55:20    568s] All LLGs are deleted
[08/19 04:55:20    568s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1513.8M, EPOCH TIME: 1692401120.881123
[08/19 04:55:20    568s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1513.8M, EPOCH TIME: 1692401120.881431
[08/19 04:55:20    568s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1513.8M)
[08/19 04:55:20    568s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.024, MEM:1513.8M, EPOCH TIME: 1692401120.882750
[08/19 04:57:01    589s] <CMD> fit
[08/19 04:57:08    591s] <CMD> createPlaceBlockage -box -0.50100 13.44300 7.78950 15.55750 -type hard
[08/19 04:57:08    591s] **WARN: (IMPFP-10009):	Given Box is outside of Core Box.
[08/19 04:57:15    593s] <CMD> fit
[08/19 04:58:03    603s] <CMD> saveDesign counter_final_placement
[08/19 04:58:03    603s] #% Begin save design ... (date=08/19 04:58:03, mem=1210.9M)
[08/19 04:58:03    603s] % Begin Save ccopt configuration ... (date=08/19 04:58:03, mem=1210.9M)
[08/19 04:58:03    603s] % End Save ccopt configuration ... (date=08/19 04:58:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.1M, current mem=1211.1M)
[08/19 04:58:03    603s] % Begin Save netlist data ... (date=08/19 04:58:03, mem=1211.1M)
[08/19 04:58:03    603s] Writing Binary DB to counter_final_placement.dat/counter.v.bin in single-threaded mode...
[08/19 04:58:03    603s] % End Save netlist data ... (date=08/19 04:58:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.1M, current mem=1211.1M)
[08/19 04:58:03    603s] Saving symbol-table file ...
[08/19 04:58:03    603s] Saving congestion map file counter_final_placement.dat/counter.route.congmap.gz ...
[08/19 04:58:03    603s] % Begin Save AAE data ... (date=08/19 04:58:03, mem=1211.4M)
[08/19 04:58:03    603s] Saving AAE Data ...
[08/19 04:58:03    603s] % End Save AAE data ... (date=08/19 04:58:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.4M, current mem=1211.4M)
[08/19 04:58:03    603s] Saving preference file counter_final_placement.dat/gui.pref.tcl ...
[08/19 04:58:03    603s] Saving mode setting ...
[08/19 04:58:03    603s] Saving global file ...
[08/19 04:58:03    603s] % Begin Save floorplan data ... (date=08/19 04:58:03, mem=1211.7M)
[08/19 04:58:03    603s] Saving floorplan file ...
[08/19 04:58:03    603s] % End Save floorplan data ... (date=08/19 04:58:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.7M, current mem=1211.7M)
[08/19 04:58:03    603s] Saving PG file counter_final_placement.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 04:58:03 2023)
[08/19 04:58:04    603s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1510.3M) ***
[08/19 04:58:04    603s] Saving Drc markers ...
[08/19 04:58:04    603s] ... 147 markers are saved ...
[08/19 04:58:04    603s] ... 147 geometry drc markers are saved ...
[08/19 04:58:04    603s] ... 0 antenna drc markers are saved ...
[08/19 04:58:04    603s] % Begin Save placement data ... (date=08/19 04:58:04, mem=1211.7M)
[08/19 04:58:04    603s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 04:58:04    603s] Save Adaptive View Pruning View Names to Binary file
[08/19 04:58:04    603s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1513.3M) ***
[08/19 04:58:04    603s] % End Save placement data ... (date=08/19 04:58:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.7M, current mem=1211.7M)
[08/19 04:58:04    603s] % Begin Save routing data ... (date=08/19 04:58:04, mem=1211.7M)
[08/19 04:58:04    603s] Saving route file ...
[08/19 04:58:04    603s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1510.3M) ***
[08/19 04:58:04    603s] % End Save routing data ... (date=08/19 04:58:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.9M, current mem=1211.9M)
[08/19 04:58:04    603s] Saving property file counter_final_placement.dat/counter.prop
[08/19 04:58:04    603s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1513.3M) ***
[08/19 04:58:04    603s] % Begin Save power constraints data ... (date=08/19 04:58:04, mem=1211.9M)
[08/19 04:58:04    603s] % End Save power constraints data ... (date=08/19 04:58:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.9M, current mem=1211.9M)
[08/19 04:58:04    603s] Generated self-contained design counter_final_placement.dat
[08/19 04:58:04    603s] #% End save design ... (date=08/19 04:58:04, total cpu=0:00:00.4, real=0:00:01.0, peak res=1242.5M, current mem=1212.8M)
[08/19 04:58:04    603s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 04:58:04    603s] 
[08/19 04:58:56    614s] <CMD> report_timing
[08/19 04:58:56    614s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:58:56    614s] #################################################################################
[08/19 04:58:56    614s] # Design Stage: PreRoute
[08/19 04:58:56    614s] # Design Name: counter
[08/19 04:58:56    614s] # Design Mode: 90nm
[08/19 04:58:56    614s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:58:56    614s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:58:56    614s] # Signoff Settings: SI Off 
[08/19 04:58:56    614s] #################################################################################
[08/19 04:58:56    614s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 04:58:56    614s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 04:58:56    614s] Type 'man IMPEXT-3530' for more detail.
[08/19 04:58:56    614s] PreRoute RC Extraction called for design counter.
[08/19 04:58:56    614s] RC Extraction called in multi-corner(1) mode.
[08/19 04:58:56    614s] RCMode: PreRoute
[08/19 04:58:56    614s]       RC Corner Indexes            0   
[08/19 04:58:56    614s] Capacitance Scaling Factor   : 1.00000 
[08/19 04:58:56    614s] Resistance Scaling Factor    : 1.00000 
[08/19 04:58:56    614s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 04:58:56    614s] Clock Res. Scaling Factor    : 1.00000 
[08/19 04:58:56    614s] Shrink Factor                : 0.90000
[08/19 04:58:56    614s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 04:58:56    614s] Using capacitance table file ...
[08/19 04:58:56    614s] LayerId::1 widthSet size::4
[08/19 04:58:56    614s] LayerId::2 widthSet size::4
[08/19 04:58:56    614s] LayerId::3 widthSet size::4
[08/19 04:58:56    614s] LayerId::4 widthSet size::4
[08/19 04:58:56    614s] LayerId::5 widthSet size::4
[08/19 04:58:56    614s] LayerId::6 widthSet size::4
[08/19 04:58:56    614s] LayerId::7 widthSet size::5
[08/19 04:58:56    614s] LayerId::8 widthSet size::5
[08/19 04:58:56    614s] LayerId::9 widthSet size::5
[08/19 04:58:56    614s] LayerId::10 widthSet size::4
[08/19 04:58:56    614s] LayerId::11 widthSet size::3
[08/19 04:58:56    614s] Updating RC grid for preRoute extraction ...
[08/19 04:58:56    614s] eee: pegSigSF::1.070000
[08/19 04:58:56    614s] Initializing multi-corner capacitance tables ... 
[08/19 04:58:56    614s] Initializing multi-corner resistance tables ...
[08/19 04:58:56    614s] Creating RPSQ from WeeR and WRes ...
[08/19 04:58:56    614s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 04:58:56    614s] eee: l::2 avDens::0.046401 usedTrk::7.934503 availTrk::171.000000 sigTrk::7.934503
[08/19 04:58:56    614s] eee: l::3 avDens::0.035023 usedTrk::6.304093 availTrk::180.000000 sigTrk::6.304093
[08/19 04:58:56    614s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:58:56    614s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 04:58:56    614s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 04:58:56    614s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:58:56    614s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:58:56    614s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 04:58:56    614s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1518.215M)
[08/19 04:58:56    614s] Calculate delays in BcWc mode...
[08/19 04:58:56    614s] Topological Sorting (REAL = 0:00:00.0, MEM = 1524.5M, InitMEM = 1524.5M)
[08/19 04:58:56    614s] Start delay calculation (fullDC) (1 T). (MEM=1524.5)
[08/19 04:58:56    614s] End AAE Lib Interpolated Model. (MEM=1536.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:58:56    614s] Total number of fetched objects 26
[08/19 04:58:56    614s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:58:56    614s] End delay calculation. (MEM=1552.7 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:58:56    614s] End delay calculation (fullDC). (MEM=1552.7 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:58:56    614s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1552.7M) ***
[08/19 04:59:43    623s] <CMD> optDesign -preCTS
[08/19 04:59:43    623s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1242.6M, totSessionCpu=0:10:24 **
[08/19 04:59:43    623s] Executing: place_opt_design -opt
[08/19 04:59:43    623s] **INFO: User settings:
[08/19 04:59:43    623s] setExtractRCMode -engine                            preRoute
[08/19 04:59:43    623s] setUsefulSkewMode -maxAllowedDelay                  1
[08/19 04:59:43    623s] setUsefulSkewMode -maxSkew                          false
[08/19 04:59:43    623s] setUsefulSkewMode -noBoundary                       false
[08/19 04:59:43    623s] setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
[08/19 04:59:43    623s] setDelayCalMode -engine                             aae
[08/19 04:59:43    623s] setDelayCalMode -ignoreNetLoad                      false
[08/19 04:59:43    623s] setPlaceMode -place_design_floorplan_mode           false
[08/19 04:59:43    623s] setPlaceMode -place_detail_check_route              false
[08/19 04:59:43    623s] setPlaceMode -place_detail_preserve_routing         true
[08/19 04:59:43    623s] setPlaceMode -place_detail_remove_affected_routing  false
[08/19 04:59:43    623s] setPlaceMode -place_detail_swap_eeq_cells           false
[08/19 04:59:43    623s] setPlaceMode -place_global_clock_gate_aware         true
[08/19 04:59:43    623s] setPlaceMode -place_global_cong_effort              high
[08/19 04:59:43    623s] setPlaceMode -place_global_ignore_scan              true
[08/19 04:59:43    623s] setPlaceMode -place_global_ignore_spare             false
[08/19 04:59:43    623s] setPlaceMode -place_global_module_aware_spare       false
[08/19 04:59:43    623s] setPlaceMode -place_global_place_io_pins            false
[08/19 04:59:43    623s] setPlaceMode -place_global_reorder_scan             true
[08/19 04:59:43    623s] setPlaceMode -powerDriven                           false
[08/19 04:59:43    623s] setPlaceMode -timingDriven                          true
[08/19 04:59:43    623s] setAnalysisMode -analysisType                       bcwc
[08/19 04:59:43    623s] setAnalysisMode -clkSrcPath                         true
[08/19 04:59:43    623s] setAnalysisMode -clockPropagation                   sdcControl
[08/19 04:59:43    623s] setAnalysisMode -virtualIPO                         false
[08/19 04:59:43    623s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[08/19 04:59:43    623s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:10:23.8/0:48:17.9 (0.2), mem = 1508.7M
[08/19 04:59:43    623s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/19 04:59:43    623s] *** Starting GigaPlace ***
[08/19 04:59:43    623s] #optDebug: fT-E <X 2 3 1 0>
[08/19 04:59:43    623s] OPERPROF: Starting DPlace-Init at level 1, MEM:1508.7M, EPOCH TIME: 1692401383.626213
[08/19 04:59:43    623s] z: 2, totalTracks: 1
[08/19 04:59:43    623s] z: 4, totalTracks: 1
[08/19 04:59:43    623s] z: 6, totalTracks: 1
[08/19 04:59:43    623s] z: 8, totalTracks: 1
[08/19 04:59:43    623s] All LLGs are deleted
[08/19 04:59:43    623s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1508.7M, EPOCH TIME: 1692401383.628775
[08/19 04:59:43    623s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1508.7M, EPOCH TIME: 1692401383.628968
[08/19 04:59:43    623s] # Building counter llgBox search-tree.
[08/19 04:59:43    623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1508.7M, EPOCH TIME: 1692401383.629030
[08/19 04:59:43    623s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1508.7M, EPOCH TIME: 1692401383.629799
[08/19 04:59:43    623s] Core basic site is CoreSite
[08/19 04:59:43    623s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1508.7M, EPOCH TIME: 1692401383.642245
[08/19 04:59:43    623s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1540.7M, EPOCH TIME: 1692401383.645429
[08/19 04:59:43    623s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 04:59:43    623s] SiteArray: use 4,096 bytes
[08/19 04:59:43    623s] SiteArray: current memory after site array memory allocation 1540.7M
[08/19 04:59:43    623s] SiteArray: FP blocked sites are writable
[08/19 04:59:43    623s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:59:43    623s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1540.7M, EPOCH TIME: 1692401383.646077
[08/19 04:59:43    623s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401383.646225
[08/19 04:59:43    623s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1540.7M, EPOCH TIME: 1692401383.646865
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:43    623s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M, EPOCH TIME: 1692401383.646988
[08/19 04:59:43    623s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401383.647385
[08/19 04:59:43    623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1540.7M, EPOCH TIME: 1692401383.647432
[08/19 04:59:43    623s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.7MB).
[08/19 04:59:43    623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:1540.7M, EPOCH TIME: 1692401383.647578
[08/19 04:59:43    623s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1540.7M, EPOCH TIME: 1692401383.647610
[08/19 04:59:43    623s] All LLGs are deleted
[08/19 04:59:43    623s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1540.7M, EPOCH TIME: 1692401383.648115
[08/19 04:59:43    623s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401383.648307
[08/19 04:59:43    623s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1540.7M, EPOCH TIME: 1692401383.649082
[08/19 04:59:43    623s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:10:23.9/0:48:17.9 (0.2), mem = 1540.7M
[08/19 04:59:43    623s] VSMManager cleared!
[08/19 04:59:43    623s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:23.9/0:48:17.9 (0.2), mem = 1540.7M
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] =============================================================================================
[08/19 04:59:43    623s]  Step TAT Report for GlobalPlace #1                                             21.10-p004_1
[08/19 04:59:43    623s] =============================================================================================
[08/19 04:59:43    623s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:43    623s] ---------------------------------------------------------------------------------------------
[08/19 04:59:43    623s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:43    623s] ---------------------------------------------------------------------------------------------
[08/19 04:59:43    623s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:43    623s] ---------------------------------------------------------------------------------------------
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] Enable CTE adjustment.
[08/19 04:59:43    623s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1245.4M, totSessionCpu=0:10:24 **
[08/19 04:59:43    623s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/19 04:59:43    623s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:43    623s] [EEQ-INFO] #EEQ #Cell
[08/19 04:59:43    623s] [EEQ-INFO] 1    567
[08/19 04:59:43    623s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 567(567)
[08/19 04:59:43    623s] *** InitOpt #1 [begin] : totSession cpu/real = 0:10:23.9/0:48:17.9 (0.2), mem = 1540.7M
[08/19 04:59:43    623s] GigaOpt running with 1 threads.
[08/19 04:59:43    623s] Info: 1 threads available for lower-level modules during optimization.
[08/19 04:59:43    623s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.7M, EPOCH TIME: 1692401383.661918
[08/19 04:59:43    623s] z: 2, totalTracks: 1
[08/19 04:59:43    623s] z: 4, totalTracks: 1
[08/19 04:59:43    623s] z: 6, totalTracks: 1
[08/19 04:59:43    623s] z: 8, totalTracks: 1
[08/19 04:59:43    623s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:43    623s] All LLGs are deleted
[08/19 04:59:43    623s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1540.7M, EPOCH TIME: 1692401383.664652
[08/19 04:59:43    623s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401383.665071
[08/19 04:59:43    623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.7M, EPOCH TIME: 1692401383.665148
[08/19 04:59:43    623s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1540.7M, EPOCH TIME: 1692401383.666098
[08/19 04:59:43    623s] Core basic site is CoreSite
[08/19 04:59:43    623s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1540.7M, EPOCH TIME: 1692401383.680186
[08/19 04:59:43    623s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1540.7M, EPOCH TIME: 1692401383.682615
[08/19 04:59:43    623s] Fast DP-INIT is on for default
[08/19 04:59:43    623s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:59:43    623s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1540.7M, EPOCH TIME: 1692401383.683552
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:43    623s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M, EPOCH TIME: 1692401383.683665
[08/19 04:59:43    623s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401383.683895
[08/19 04:59:43    623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1540.7M, EPOCH TIME: 1692401383.683937
[08/19 04:59:43    623s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.7MB).
[08/19 04:59:43    623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1540.7M, EPOCH TIME: 1692401383.684018
[08/19 04:59:43    623s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1540.7M, EPOCH TIME: 1692401383.684105
[08/19 04:59:43    623s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1540.7M, EPOCH TIME: 1692401383.685158
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 04:59:43    623s] Summary for sequential cells identification: 
[08/19 04:59:43    623s]   Identified SBFF number: 104
[08/19 04:59:43    623s]   Identified MBFF number: 0
[08/19 04:59:43    623s]   Identified SB Latch number: 0
[08/19 04:59:43    623s]   Identified MB Latch number: 0
[08/19 04:59:43    623s]   Not identified SBFF number: 16
[08/19 04:59:43    623s]   Not identified MBFF number: 0
[08/19 04:59:43    623s]   Not identified SB Latch number: 0
[08/19 04:59:43    623s]   Not identified MB Latch number: 0
[08/19 04:59:43    623s]   Number of sequential cells which are not FFs: 32
[08/19 04:59:43    623s]  Visiting view : setup
[08/19 04:59:43    623s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 04:59:43    623s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 04:59:43    623s]  Visiting view : hold
[08/19 04:59:43    623s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 04:59:43    623s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 04:59:43    623s] TLC MultiMap info (StdDelay):
[08/19 04:59:43    623s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 04:59:43    623s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 04:59:43    623s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 04:59:43    623s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 04:59:43    623s]  Setting StdDelay to: 36.8ps
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 04:59:43    623s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:43    623s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] Creating Lib Analyzer ...
[08/19 04:59:43    623s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:43    623s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[08/19 04:59:43    623s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[08/19 04:59:43    623s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:43    623s] 
[08/19 04:59:43    623s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:44    624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:25 mem=1550.7M
[08/19 04:59:44    624s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:25 mem=1550.7M
[08/19 04:59:44    624s] Creating Lib Analyzer, finished. 
[08/19 04:59:44    624s] AAE DB initialization (MEM=1531.67 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/19 04:59:44    624s] #optDebug: fT-S <1 2 3 1 0>
[08/19 04:59:44    624s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/19 04:59:44    624s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/19 04:59:44    624s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1221.5M, totSessionCpu=0:10:25 **
[08/19 04:59:44    624s] *** optDesign -preCTS ***
[08/19 04:59:44    624s] DRC Margin: user margin 0.0; extra margin 0.2
[08/19 04:59:44    624s] Setup Target Slack: user slack 0; extra slack 0.0
[08/19 04:59:44    624s] Hold Target Slack: user slack 0
[08/19 04:59:44    624s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/19 04:59:44    624s] Type 'man IMPOPT-3195' for more detail.
[08/19 04:59:44    624s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1523.7M, EPOCH TIME: 1692401384.461865
[08/19 04:59:44    624s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1523.7M, EPOCH TIME: 1692401384.477051
[08/19 04:59:44    624s] Multi-VT timing optimization disabled based on library information.
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:59:44    624s] Deleting Lib Analyzer.
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Deleting Cell Server End ...
[08/19 04:59:44    624s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 04:59:44    624s] Summary for sequential cells identification: 
[08/19 04:59:44    624s]   Identified SBFF number: 104
[08/19 04:59:44    624s]   Identified MBFF number: 0
[08/19 04:59:44    624s]   Identified SB Latch number: 0
[08/19 04:59:44    624s]   Identified MB Latch number: 0
[08/19 04:59:44    624s]   Not identified SBFF number: 16
[08/19 04:59:44    624s]   Not identified MBFF number: 0
[08/19 04:59:44    624s]   Not identified SB Latch number: 0
[08/19 04:59:44    624s]   Not identified MB Latch number: 0
[08/19 04:59:44    624s]   Number of sequential cells which are not FFs: 32
[08/19 04:59:44    624s]  Visiting view : setup
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 04:59:44    624s]  Visiting view : hold
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 04:59:44    624s] TLC MultiMap info (StdDelay):
[08/19 04:59:44    624s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 04:59:44    624s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 04:59:44    624s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 04:59:44    624s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 04:59:44    624s]  Setting StdDelay to: 36.8ps
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Deleting Cell Server End ...
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] Creating Lib Analyzer ...
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 04:59:44    624s] Summary for sequential cells identification: 
[08/19 04:59:44    624s]   Identified SBFF number: 104
[08/19 04:59:44    624s]   Identified MBFF number: 0
[08/19 04:59:44    624s]   Identified SB Latch number: 0
[08/19 04:59:44    624s]   Identified MB Latch number: 0
[08/19 04:59:44    624s]   Not identified SBFF number: 16
[08/19 04:59:44    624s]   Not identified MBFF number: 0
[08/19 04:59:44    624s]   Not identified SB Latch number: 0
[08/19 04:59:44    624s]   Not identified MB Latch number: 0
[08/19 04:59:44    624s]   Number of sequential cells which are not FFs: 32
[08/19 04:59:44    624s]  Visiting view : setup
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 04:59:44    624s]  Visiting view : hold
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[08/19 04:59:44    624s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 04:59:44    624s] TLC MultiMap info (StdDelay):
[08/19 04:59:44    624s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 04:59:44    624s]   : fast_delay + fast + 1 + rc_corner := 13ps
[08/19 04:59:44    624s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 04:59:44    624s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[08/19 04:59:44    624s]  Setting StdDelay to: 38.8ps
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 04:59:44    624s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:44    624s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 04:59:44    624s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 04:59:44    624s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:44    624s] 
[08/19 04:59:44    624s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:45    625s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:25 mem=1523.7M
[08/19 04:59:45    625s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:25 mem=1523.7M
[08/19 04:59:45    625s] Creating Lib Analyzer, finished. 
[08/19 04:59:45    625s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1523.7M, EPOCH TIME: 1692401385.035276
[08/19 04:59:45    625s] All LLGs are deleted
[08/19 04:59:45    625s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1523.7M, EPOCH TIME: 1692401385.035343
[08/19 04:59:45    625s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401385.035390
[08/19 04:59:45    625s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401385.035550
[08/19 04:59:45    625s] ### Creating LA Mngr. totSessionCpu=0:10:25 mem=1523.7M
[08/19 04:59:45    625s] ### Creating LA Mngr, finished. totSessionCpu=0:10:25 mem=1523.7M
[08/19 04:59:45    625s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      ==================== Layers =====================
[08/19 04:59:45    625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:45    625s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:59:45    625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:45    625s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:59:45    625s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:59:45    625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:45    625s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:59:45    625s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:59:45    625s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:59:45    625s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:59:45    625s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:59:45    625s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:59:45    625s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:59:45    625s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:59:45    625s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:59:45    625s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:59:45    625s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:59:45    625s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:59:45    625s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:59:45    625s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:59:45    625s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:45    625s] (I)      Started Import and model ( Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      Default power domain name = counter
[08/19 04:59:45    625s] .Number of ignored instance 0
[08/19 04:59:45    625s] (I)      Number of inbound cells 0
[08/19 04:59:45    625s] (I)      Number of opened ILM blockages 0
[08/19 04:59:45    625s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/19 04:59:45    625s] (I)      numMoveCells=23, numMacros=0  numPads=10  numMultiRowHeightInsts=0
[08/19 04:59:45    625s] (I)      cell height: 3420, count: 23
[08/19 04:59:45    625s] (I)      Number of nets = 26 ( 0 ignored )
[08/19 04:59:45    625s] (I)      Read rows... (mem=1523.7M)
[08/19 04:59:45    625s] (I)      Done Read rows (cpu=0.000s, mem=1523.7M)
[08/19 04:59:45    625s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[08/19 04:59:45    625s] (I)      Read module constraints... (mem=1523.7M)
[08/19 04:59:45    625s] (I)      Done Read module constraints (cpu=0.000s, mem=1523.7M)
[08/19 04:59:45    625s] (I)      == Non-default Options ==
[08/19 04:59:45    625s] (I)      Maximum routing layer                              : 11
[08/19 04:59:45    625s] (I)      Buffering-aware routing                            : true
[08/19 04:59:45    625s] (I)      Spread congestion away from blockages              : true
[08/19 04:59:45    625s] (I)      Number of threads                                  : 1
[08/19 04:59:45    625s] (I)      Overflow penalty cost                              : 10
[08/19 04:59:45    625s] (I)      Punch through distance                             : 370.873000
[08/19 04:59:45    625s] (I)      Source-to-sink ratio                               : 0.300000
[08/19 04:59:45    625s] (I)      Method to set GCell size                           : row
[08/19 04:59:45    625s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:59:45    625s] (I)      Use row-based GCell size
[08/19 04:59:45    625s] (I)      Use row-based GCell align
[08/19 04:59:45    625s] (I)      layer 0 area = 80000
[08/19 04:59:45    625s] (I)      layer 1 area = 80000
[08/19 04:59:45    625s] (I)      layer 2 area = 80000
[08/19 04:59:45    625s] (I)      layer 3 area = 80000
[08/19 04:59:45    625s] (I)      layer 4 area = 80000
[08/19 04:59:45    625s] (I)      layer 5 area = 80000
[08/19 04:59:45    625s] (I)      layer 6 area = 80000
[08/19 04:59:45    625s] (I)      layer 7 area = 80000
[08/19 04:59:45    625s] (I)      layer 8 area = 80000
[08/19 04:59:45    625s] (I)      layer 9 area = 400000
[08/19 04:59:45    625s] (I)      layer 10 area = 400000
[08/19 04:59:45    625s] (I)      GCell unit size   : 3420
[08/19 04:59:45    625s] (I)      GCell multiplier  : 1
[08/19 04:59:45    625s] (I)      GCell row height  : 3420
[08/19 04:59:45    625s] (I)      Actual row height : 3420
[08/19 04:59:45    625s] (I)      GCell align ref   : 10000 10260
[08/19 04:59:45    625s] [NR-eGR] Track table information for default rule: 
[08/19 04:59:45    625s] [NR-eGR] Metal1 has no routable track
[08/19 04:59:45    625s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:59:45    625s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:59:45    625s] (I)      ==================== Default via =====================
[08/19 04:59:45    625s] (I)      +----+------------------+----------------------------+
[08/19 04:59:45    625s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:59:45    625s] (I)      +----+------------------+----------------------------+
[08/19 04:59:45    625s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:59:45    625s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:59:45    625s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:59:45    625s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:59:45    625s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:59:45    625s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:59:45    625s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:59:45    625s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:59:45    625s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:59:45    625s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:59:45    625s] (I)      +----+------------------+----------------------------+
[08/19 04:59:45    625s] [NR-eGR] Read 384 PG shapes
[08/19 04:59:45    625s] [NR-eGR] Read 0 clock shapes
[08/19 04:59:45    625s] [NR-eGR] Read 0 other shapes
[08/19 04:59:45    625s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:59:45    625s] [NR-eGR] #Instance Blockages : 0
[08/19 04:59:45    625s] [NR-eGR] #PG Blockages       : 384
[08/19 04:59:45    625s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:59:45    625s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:59:45    625s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:59:45    625s] [NR-eGR] #Other Blockages    : 0
[08/19 04:59:45    625s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:59:45    625s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:59:45    625s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 04:59:45    625s] (I)      early_global_route_priority property id does not exist.
[08/19 04:59:45    625s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:59:45    625s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:59:45    625s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:59:45    625s] (I)      Number of ignored nets                =      0
[08/19 04:59:45    625s] (I)      Number of connected nets              =      0
[08/19 04:59:45    625s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:59:45    625s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:59:45    625s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:59:45    625s] (I)      Constructing bin map
[08/19 04:59:45    625s] (I)      Initialize bin information with width=6840 height=6840
[08/19 04:59:45    625s] (I)      Done constructing bin map
[08/19 04:59:45    625s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:59:45    625s] (I)      Ndr track 0 does not exist
[08/19 04:59:45    625s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:59:45    625s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:59:45    625s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:59:45    625s] (I)      Site width          :   400  (dbu)
[08/19 04:59:45    625s] (I)      Row height          :  3420  (dbu)
[08/19 04:59:45    625s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:59:45    625s] (I)      GCell width         :  3420  (dbu)
[08/19 04:59:45    625s] (I)      GCell height        :  3420  (dbu)
[08/19 04:59:45    625s] (I)      Grid                :    15    10    11
[08/19 04:59:45    625s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:59:45    625s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:59:45    625s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:59:45    625s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:59:45    625s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:59:45    625s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:59:45    625s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:59:45    625s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:59:45    625s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:59:45    625s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:59:45    625s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:59:45    625s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:59:45    625s] (I)      --------------------------------------------------------
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] [NR-eGR] ============ Routing rule table ============
[08/19 04:59:45    625s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 04:59:45    625s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:59:45    625s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:59:45    625s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:59:45    625s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:45    625s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:45    625s] [NR-eGR] ========================================
[08/19 04:59:45    625s] [NR-eGR] 
[08/19 04:59:45    625s] (I)      =============== Blocked Tracks ===============
[08/19 04:59:45    625s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:45    625s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:59:45    625s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:45    625s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:59:45    625s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:59:45    625s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:59:45    625s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:59:45    625s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:59:45    625s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:59:45    625s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:59:45    625s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:59:45    625s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:59:45    625s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:59:45    625s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:59:45    625s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:45    625s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      Reset routing kernel
[08/19 04:59:45    625s] (I)      Started Global Routing ( Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      totalPins=93  totalGlobalPin=86 (92.47%)
[08/19 04:59:45    625s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:59:45    625s] (I)      #blocked areas for congestion spreading : 0
[08/19 04:59:45    625s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1a Route ============
[08/19 04:59:45    625s] (I)      Usage: 125 = (58 H, 67 V) = (1.09% H, 1.39% V) = (9.918e+01um H, 1.146e+02um V)
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1b Route ============
[08/19 04:59:45    625s] (I)      Usage: 125 = (58 H, 67 V) = (1.09% H, 1.39% V) = (9.918e+01um H, 1.146e+02um V)
[08/19 04:59:45    625s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:59:45    625s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:59:45    625s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1c Route ============
[08/19 04:59:45    625s] (I)      Usage: 125 = (58 H, 67 V) = (1.09% H, 1.39% V) = (9.918e+01um H, 1.146e+02um V)
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1d Route ============
[08/19 04:59:45    625s] (I)      Usage: 125 = (58 H, 67 V) = (1.09% H, 1.39% V) = (9.918e+01um H, 1.146e+02um V)
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1e Route ============
[08/19 04:59:45    625s] (I)      Usage: 125 = (58 H, 67 V) = (1.09% H, 1.39% V) = (9.918e+01um H, 1.146e+02um V)
[08/19 04:59:45    625s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.137500e+02um
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] (I)      ============  Phase 1l Route ============
[08/19 04:59:45    625s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:59:45    625s] (I)      Layer  2:       1045        96         0           0        1154    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  3:       1193        58         0           0        1260    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:59:45    625s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:59:45    625s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:59:45    625s] (I)      Total:          9243       154         0         519       10101    ( 4.89%) 
[08/19 04:59:45    625s] (I)      
[08/19 04:59:45    625s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:59:45    625s] [NR-eGR]                        OverCon            
[08/19 04:59:45    625s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:59:45    625s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:59:45    625s] [NR-eGR] ----------------------------------------------
[08/19 04:59:45    625s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR] ----------------------------------------------
[08/19 04:59:45    625s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:59:45    625s] [NR-eGR] 
[08/19 04:59:45    625s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:59:45    625s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:59:45    625s] (I)      ============= Track Assignment ============
[08/19 04:59:45    625s] (I)      Started Track Assignment (1T) ( Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 04:59:45    625s] (I)      Run Multi-thread track assignment
[08/19 04:59:45    625s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      Started Export ( Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] [NR-eGR]                  Length (um)  Vias 
[08/19 04:59:45    625s] [NR-eGR] -----------------------------------
[08/19 04:59:45    625s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 04:59:45    625s] [NR-eGR]  Metal2   (2V)           131   139 
[08/19 04:59:45    625s] [NR-eGR]  Metal3   (3H)           113     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 04:59:45    625s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 04:59:45    625s] [NR-eGR] -----------------------------------
[08/19 04:59:45    625s] [NR-eGR]           Total          244   232 
[08/19 04:59:45    625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:45    625s] [NR-eGR] Total half perimeter of net bounding box: 203um
[08/19 04:59:45    625s] [NR-eGR] Total length: 244um, number of vias: 232
[08/19 04:59:45    625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:45    625s] [NR-eGR] Total eGR-routed clock nets wire length: 31um, number of vias: 22
[08/19 04:59:45    625s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:45    625s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1523.67 MB )
[08/19 04:59:45    625s] (I)      ======================================= Runtime Summary ========================================
[08/19 04:59:45    625s] (I)       Step                                             %       Start      Finish      Real       CPU 
[08/19 04:59:45    625s] (I)      ------------------------------------------------------------------------------------------------
[08/19 04:59:45    625s] (I)       Early Global Route kernel                  100.00%  433.66 sec  433.68 sec  0.02 sec  0.02 sec 
[08/19 04:59:45    625s] (I)       +-Import and model                          25.21%  433.67 sec  433.67 sec  0.01 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Create place DB                          2.71%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Import place data                      2.40%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read instances and placement         0.50%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read nets                            0.37%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Create route DB                         12.83%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Import route data (1T)                11.68%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read blockages ( Layer 2-11 )        2.61%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read routing blockages             0.01%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read instance blockages            0.08%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read PG blockages                  0.31%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read clock blockages               0.08%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read other blockages               0.07%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Read boundary cut boxes            0.01%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read blackboxes                      0.05%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read prerouted                       0.16%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read unlegalized nets                0.02%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Read nets                            0.16%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Set up via pillars                   0.02%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Initialize 3D grid graph             0.03%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Model blockage capacity              1.15%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Initialize 3D capacity             0.78%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Read aux data                            0.17%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Others data preparation                  0.15%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Create route kernel                      7.79%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Global Routing                            37.76%  433.67 sec  433.68 sec  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)       | +-Initialization                           0.11%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Net group 1                             33.67%  433.67 sec  433.68 sec  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)       | | +-Generate topology                      0.18%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1a                               2.26%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Pattern routing (1T)                 1.52%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Add via demand to 2D                 0.05%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1b                               0.20%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1c                               0.06%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1d                               0.06%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1e                               0.87%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | +-Route legalization                   0.31%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | | | +-Legalize Reach Aware Violations    0.03%  433.67 sec  433.67 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Phase 1l                              27.27%  433.67 sec  433.68 sec  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)       | | | +-Layer assignment (1T)               26.79%  433.67 sec  433.68 sec  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)       | +-Clean cong LA                            0.01%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Export 3D cong map                         1.04%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Export 2D cong map                       0.44%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Extract Global 3D Wires                    0.03%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Track Assignment (1T)                      3.68%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Initialization                           0.09%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Track Assignment Kernel                  2.41%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Free Memory                              0.01%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Export                                    10.13%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Export DB wires                          1.07%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Export all nets                        0.37%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | | +-Set wire vias                          0.07%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Report wirelength                        7.63%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Update net boxes                         0.18%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       | +-Update timing                            0.01%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)       +-Postprocess design                         2.59%  433.68 sec  433.68 sec  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)      ====================== Summary by functions ======================
[08/19 04:59:45    625s] (I)       Lv  Step                                   %      Real       CPU 
[08/19 04:59:45    625s] (I)      ------------------------------------------------------------------
[08/19 04:59:45    625s] (I)        0  Early Global Route kernel        100.00%  0.02 sec  0.02 sec 
[08/19 04:59:45    625s] (I)        1  Global Routing                    37.76%  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)        1  Import and model                  25.21%  0.01 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        1  Export                            10.13%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        1  Track Assignment (1T)              3.68%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        1  Postprocess design                 2.59%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        1  Export 3D cong map                 1.04%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Net group 1                       33.67%  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)        2  Create route DB                   12.83%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Create route kernel                7.79%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Report wirelength                  7.63%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Create place DB                    2.71%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Track Assignment Kernel            2.41%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Export DB wires                    1.07%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Export 2D cong map                 0.44%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Initialization                     0.20%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Update net boxes                   0.18%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Read aux data                      0.17%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Others data preparation            0.15%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1l                          27.27%  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)        3  Import route data (1T)            11.68%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Import place data                  2.40%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1a                           2.26%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1e                           0.87%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Export all nets                    0.37%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Generate topology                  0.18%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Set wire vias                      0.07%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1c                           0.06%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        3  Phase 1d                           0.06%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Layer assignment (1T)             26.79%  0.01 sec  0.01 sec 
[08/19 04:59:45    625s] (I)        4  Read blockages ( Layer 2-11 )      2.61%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Pattern routing (1T)               1.52%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Model blockage capacity            1.15%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Read nets                          0.53%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Read instances and placement       0.50%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Route legalization                 0.31%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Read prerouted                     0.16%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Read blackboxes                    0.05%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Add via demand to 2D               0.05%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Initialize 3D capacity             0.78%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read instance blockages            0.08%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read clock blockages               0.08%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read other blockages               0.07%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[08/19 04:59:45    625s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 04:59:45    625s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 04:59:45    625s] Type 'man IMPEXT-3530' for more detail.
[08/19 04:59:45    625s] PreRoute RC Extraction called for design counter.
[08/19 04:59:45    625s] RC Extraction called in multi-corner(1) mode.
[08/19 04:59:45    625s] RCMode: PreRoute
[08/19 04:59:45    625s]       RC Corner Indexes            0   
[08/19 04:59:45    625s] Capacitance Scaling Factor   : 1.00000 
[08/19 04:59:45    625s] Resistance Scaling Factor    : 1.00000 
[08/19 04:59:45    625s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 04:59:45    625s] Clock Res. Scaling Factor    : 1.00000 
[08/19 04:59:45    625s] Shrink Factor                : 0.90000
[08/19 04:59:45    625s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 04:59:45    625s] Using capacitance table file ...
[08/19 04:59:45    625s] LayerId::1 widthSet size::4
[08/19 04:59:45    625s] LayerId::2 widthSet size::4
[08/19 04:59:45    625s] LayerId::3 widthSet size::4
[08/19 04:59:45    625s] LayerId::4 widthSet size::4
[08/19 04:59:45    625s] LayerId::5 widthSet size::4
[08/19 04:59:45    625s] LayerId::6 widthSet size::4
[08/19 04:59:45    625s] LayerId::7 widthSet size::5
[08/19 04:59:45    625s] LayerId::8 widthSet size::5
[08/19 04:59:45    625s] LayerId::9 widthSet size::5
[08/19 04:59:45    625s] LayerId::10 widthSet size::4
[08/19 04:59:45    625s] LayerId::11 widthSet size::3
[08/19 04:59:45    625s] Updating RC grid for preRoute extraction ...
[08/19 04:59:45    625s] eee: pegSigSF::1.070000
[08/19 04:59:45    625s] Initializing multi-corner capacitance tables ... 
[08/19 04:59:45    625s] Initializing multi-corner resistance tables ...
[08/19 04:59:45    625s] Creating RPSQ from WeeR and WRes ...
[08/19 04:59:45    625s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 04:59:45    625s] eee: l::2 avDens::0.044841 usedTrk::7.667836 availTrk::171.000000 sigTrk::7.667836
[08/19 04:59:45    625s] eee: l::3 avDens::0.036582 usedTrk::6.584795 availTrk::180.000000 sigTrk::6.584795
[08/19 04:59:45    625s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:45    625s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 04:59:45    625s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 04:59:45    625s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:45    625s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 04:59:45    625s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1523.672M)
[08/19 04:59:45    625s] All LLGs are deleted
[08/19 04:59:45    625s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.7M, EPOCH TIME: 1692401385.110787
[08/19 04:59:45    625s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.7M, EPOCH TIME: 1692401385.110991
[08/19 04:59:45    625s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1523.7M, EPOCH TIME: 1692401385.111037
[08/19 04:59:45    625s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1523.7M, EPOCH TIME: 1692401385.111861
[08/19 04:59:45    625s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1523.7M, EPOCH TIME: 1692401385.125308
[08/19 04:59:45    625s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1523.7M, EPOCH TIME: 1692401385.128034
[08/19 04:59:45    625s] Fast DP-INIT is on for default
[08/19 04:59:45    625s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1523.7M, EPOCH TIME: 1692401385.129511
[08/19 04:59:45    625s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1523.7M, EPOCH TIME: 1692401385.129670
[08/19 04:59:45    625s] Starting delay calculation for Setup views
[08/19 04:59:45    625s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:59:45    625s] #################################################################################
[08/19 04:59:45    625s] # Design Stage: PreRoute
[08/19 04:59:45    625s] # Design Name: counter
[08/19 04:59:45    625s] # Design Mode: 90nm
[08/19 04:59:45    625s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:59:45    625s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:59:45    625s] # Signoff Settings: SI Off 
[08/19 04:59:45    625s] #################################################################################
[08/19 04:59:45    625s] Calculate delays in BcWc mode...
[08/19 04:59:45    625s] Topological Sorting (REAL = 0:00:00.0, MEM = 1528.7M, InitMEM = 1528.7M)
[08/19 04:59:45    625s] Start delay calculation (fullDC) (1 T). (MEM=1528.71)
[08/19 04:59:45    625s] Start AAE Lib Loading. (MEM=1540.22)
[08/19 04:59:45    625s] End AAE Lib Loading. (MEM=1549.76 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 04:59:45    625s] End AAE Lib Interpolated Model. (MEM=1549.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:45    625s] Total number of fetched objects 26
[08/19 04:59:45    625s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:45    625s] End delay calculation. (MEM=1584.99 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:45    625s] End delay calculation (fullDC). (MEM=1567.45 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:45    625s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1567.4M) ***
[08/19 04:59:45    625s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:10:25 mem=1567.4M)
[08/19 04:59:45    625s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.166  |
|           TNS (ns):| -0.324  |
|    Violating Paths:|    3    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.671%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1257.3M, totSessionCpu=0:10:25 **
[08/19 04:59:45    625s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:10:25.3/0:48:19.4 (0.2), mem = 1540.7M
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] =============================================================================================
[08/19 04:59:45    625s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[08/19 04:59:45    625s] =============================================================================================
[08/19 04:59:45    625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:45    625s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] [ CellServerInit         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.3
[08/19 04:59:45    625s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  71.2 % )     0:00:01.1 /  0:00:01.1    1.0
[08/19 04:59:45    625s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[08/19 04:59:45    625s] [ ExtractRC              ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:45    625s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:45    625s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:45    625s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] [ MISC                   ]          0:00:00.3  (  16.8 % )     0:00:00.3 /  0:00:00.1    0.5
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.4    0.9
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] ** INFO : this run is activating medium effort placeOptDesign flow
[08/19 04:59:45    625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:45    625s] ### Creating PhyDesignMc. totSessionCpu=0:10:25 mem=1540.7M
[08/19 04:59:45    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.7M, EPOCH TIME: 1692401385.205152
[08/19 04:59:45    625s] z: 2, totalTracks: 1
[08/19 04:59:45    625s] z: 4, totalTracks: 1
[08/19 04:59:45    625s] z: 6, totalTracks: 1
[08/19 04:59:45    625s] z: 8, totalTracks: 1
[08/19 04:59:45    625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:45    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.7M, EPOCH TIME: 1692401385.207270
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:45    625s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M, EPOCH TIME: 1692401385.222551
[08/19 04:59:45    625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401385.222791
[08/19 04:59:45    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1540.7M, EPOCH TIME: 1692401385.222849
[08/19 04:59:45    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.7MB).
[08/19 04:59:45    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1540.7M, EPOCH TIME: 1692401385.222925
[08/19 04:59:45    625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:45    625s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:25 mem=1540.7M
[08/19 04:59:45    625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1540.7M, EPOCH TIME: 1692401385.223396
[08/19 04:59:45    625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1540.7M, EPOCH TIME: 1692401385.224440
[08/19 04:59:45    625s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 04:59:45    625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:45    625s] ### Creating PhyDesignMc. totSessionCpu=0:10:25 mem=1540.7M
[08/19 04:59:45    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.7M, EPOCH TIME: 1692401385.224765
[08/19 04:59:45    625s] z: 2, totalTracks: 1
[08/19 04:59:45    625s] z: 4, totalTracks: 1
[08/19 04:59:45    625s] z: 6, totalTracks: 1
[08/19 04:59:45    625s] z: 8, totalTracks: 1
[08/19 04:59:45    625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:45    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.7M, EPOCH TIME: 1692401385.226633
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:45    625s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M, EPOCH TIME: 1692401385.240954
[08/19 04:59:45    625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1540.7M, EPOCH TIME: 1692401385.241130
[08/19 04:59:45    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1540.7M, EPOCH TIME: 1692401385.241174
[08/19 04:59:45    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.7MB).
[08/19 04:59:45    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1540.7M, EPOCH TIME: 1692401385.241246
[08/19 04:59:45    625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:45    625s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:25 mem=1540.7M
[08/19 04:59:45    625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1540.7M, EPOCH TIME: 1692401385.241390
[08/19 04:59:45    625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1540.7M, EPOCH TIME: 1692401385.242340
[08/19 04:59:45    625s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 04:59:45    625s] *** Starting optimizing excluded clock nets MEM= 1540.7M) ***
[08/19 04:59:45    625s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1540.7M) ***
[08/19 04:59:45    625s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[08/19 04:59:45    625s] Begin: GigaOpt Route Type Constraints Refinement
[08/19 04:59:45    625s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:10:25.4/0:48:19.5 (0.2), mem = 1540.7M
[08/19 04:59:45    625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.1
[08/19 04:59:45    625s] ### Creating RouteCongInterface, started
[08/19 04:59:45    625s] ### Creating TopoMgr, started
[08/19 04:59:45    625s] ### Creating TopoMgr, finished
[08/19 04:59:45    625s] #optDebug: Start CG creation (mem=1540.7M)
[08/19 04:59:45    625s]  ...initializing CG  maxDriveDist 216.762500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 21.676000 
[08/19 04:59:45    625s] (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPrt (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgEgp (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPbk (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgNrb(cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgObs (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgCon (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPdm (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] #optDebug: {0, 1.000}
[08/19 04:59:45    625s] ### Creating RouteCongInterface, finished
[08/19 04:59:45    625s] Updated routing constraints on 0 nets.
[08/19 04:59:45    625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.1
[08/19 04:59:45    625s] Bottom Preferred Layer:
[08/19 04:59:45    625s]     None
[08/19 04:59:45    625s] Via Pillar Rule:
[08/19 04:59:45    625s]     None
[08/19 04:59:45    625s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:10:25.5/0:48:19.6 (0.2), mem = 1720.4M
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] =============================================================================================
[08/19 04:59:45    625s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[08/19 04:59:45    625s] =============================================================================================
[08/19 04:59:45    625s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  99.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:45    625s] [ MISC                   ]          0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:45    625s] ---------------------------------------------------------------------------------------------
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] End: GigaOpt Route Type Constraints Refinement
[08/19 04:59:45    625s] The useful skew maximum allowed delay set by user is: 1
[08/19 04:59:45    625s] Deleting Lib Analyzer.
[08/19 04:59:45    625s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:10:25.5/0:48:19.6 (0.2), mem = 1720.4M
[08/19 04:59:45    625s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:45    625s] ### Creating LA Mngr. totSessionCpu=0:10:25 mem=1720.4M
[08/19 04:59:45    625s] ### Creating LA Mngr, finished. totSessionCpu=0:10:25 mem=1720.4M
[08/19 04:59:45    625s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/19 04:59:45    625s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.2
[08/19 04:59:45    625s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:45    625s] ### Creating PhyDesignMc. totSessionCpu=0:10:26 mem=1720.4M
[08/19 04:59:45    625s] OPERPROF: Starting DPlace-Init at level 1, MEM:1720.4M, EPOCH TIME: 1692401385.378603
[08/19 04:59:45    625s] z: 2, totalTracks: 1
[08/19 04:59:45    625s] z: 4, totalTracks: 1
[08/19 04:59:45    625s] z: 6, totalTracks: 1
[08/19 04:59:45    625s] z: 8, totalTracks: 1
[08/19 04:59:45    625s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:45    625s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1720.4M, EPOCH TIME: 1692401385.381082
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:45    625s] OPERPROF:     Starting CMU at level 3, MEM:1720.4M, EPOCH TIME: 1692401385.395921
[08/19 04:59:45    625s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1720.4M, EPOCH TIME: 1692401385.396178
[08/19 04:59:45    625s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1720.4M, EPOCH TIME: 1692401385.396227
[08/19 04:59:45    625s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1720.4MB).
[08/19 04:59:45    625s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1720.4M, EPOCH TIME: 1692401385.396304
[08/19 04:59:45    625s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:45    625s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:26 mem=1720.4M
[08/19 04:59:45    625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] Footprint cell information for calculating maxBufDist
[08/19 04:59:45    625s] *info: There are 10 candidate Buffer cells
[08/19 04:59:45    625s] *info: There are 12 candidate Inverter cells
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:45    625s] #optDebug: Start CG creation (mem=1720.4M)
[08/19 04:59:45    625s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:45    625s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[08/19 04:59:45    625s] (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPrt (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgEgp (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPbk (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgNrb(cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgObs (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgCon (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s]  ...processing cgPdm (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1720.4M)
[08/19 04:59:45    625s] ### Creating RouteCongInterface, started
[08/19 04:59:45    625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] Creating Lib Analyzer ...
[08/19 04:59:45    625s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:45    625s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 04:59:45    625s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 04:59:45    625s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:45    625s] 
[08/19 04:59:45    625s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:46    626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:26 mem=1736.4M
[08/19 04:59:46    626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:26 mem=1736.4M
[08/19 04:59:46    626s] Creating Lib Analyzer, finished. 
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] #optDebug: {0, 1.000}
[08/19 04:59:46    626s] ### Creating RouteCongInterface, finished
[08/19 04:59:46    626s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:46    626s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1755.5M, EPOCH TIME: 1692401386.284611
[08/19 04:59:46    626s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1755.5M, EPOCH TIME: 1692401386.284698
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] Netlist preparation processing... 
[08/19 04:59:46    626s] Removed 0 instance
[08/19 04:59:46    626s] *info: Marking 0 isolation instances dont touch
[08/19 04:59:46    626s] *info: Marking 0 level shifter instances dont touch
[08/19 04:59:46    626s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1736.4M, EPOCH TIME: 1692401386.286286
[08/19 04:59:46    626s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1643.4M, EPOCH TIME: 1692401386.287665
[08/19 04:59:46    626s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 04:59:46    626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.2
[08/19 04:59:46    626s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:10:26.4/0:48:20.5 (0.2), mem = 1643.4M
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] =============================================================================================
[08/19 04:59:46    626s]  Step TAT Report for SimplifyNetlist #1                                         21.10-p004_1
[08/19 04:59:46    626s] =============================================================================================
[08/19 04:59:46    626s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:46    626s] ---------------------------------------------------------------------------------------------
[08/19 04:59:46    626s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  54.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:46    626s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:46    626s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 04:59:46    626s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:46    626s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  30.7 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 04:59:46    626s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:46    626s] [ MISC                   ]          0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:46    626s] ---------------------------------------------------------------------------------------------
[08/19 04:59:46    626s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[08/19 04:59:46    626s] ---------------------------------------------------------------------------------------------
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] Active setup views:
[08/19 04:59:46    626s]  setup
[08/19 04:59:46    626s]   Dominating endpoints: 0
[08/19 04:59:46    626s]   Dominating TNS: -0.000
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] Deleting Lib Analyzer.
[08/19 04:59:46    626s] Begin: GigaOpt Global Optimization
[08/19 04:59:46    626s] *info: use new DP (enabled)
[08/19 04:59:46    626s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/19 04:59:46    626s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:46    626s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:10:26.4/0:48:20.5 (0.2), mem = 1662.6M
[08/19 04:59:46    626s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.3
[08/19 04:59:46    626s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:46    626s] ### Creating PhyDesignMc. totSessionCpu=0:10:26 mem=1662.6M
[08/19 04:59:46    626s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/19 04:59:46    626s] OPERPROF: Starting DPlace-Init at level 1, MEM:1662.6M, EPOCH TIME: 1692401386.302051
[08/19 04:59:46    626s] z: 2, totalTracks: 1
[08/19 04:59:46    626s] z: 4, totalTracks: 1
[08/19 04:59:46    626s] z: 6, totalTracks: 1
[08/19 04:59:46    626s] z: 8, totalTracks: 1
[08/19 04:59:46    626s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:46    626s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1662.6M, EPOCH TIME: 1692401386.304280
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:46    626s] OPERPROF:     Starting CMU at level 3, MEM:1662.6M, EPOCH TIME: 1692401386.319342
[08/19 04:59:46    626s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1662.6M, EPOCH TIME: 1692401386.319580
[08/19 04:59:46    626s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1662.6M, EPOCH TIME: 1692401386.319624
[08/19 04:59:46    626s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1662.6MB).
[08/19 04:59:46    626s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1662.6M, EPOCH TIME: 1692401386.319700
[08/19 04:59:46    626s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:46    626s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:26 mem=1662.6M
[08/19 04:59:46    626s] ### Creating RouteCongInterface, started
[08/19 04:59:46    626s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] Creating Lib Analyzer ...
[08/19 04:59:46    626s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:46    626s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 04:59:46    626s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 04:59:46    626s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:46    626s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:27 mem=1662.6M
[08/19 04:59:46    626s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:27 mem=1662.6M
[08/19 04:59:46    626s] Creating Lib Analyzer, finished. 
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 04:59:46    626s] 
[08/19 04:59:46    626s] #optDebug: {0, 1.000}
[08/19 04:59:46    626s] ### Creating RouteCongInterface, finished
[08/19 04:59:46    626s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:46    627s] *info: 1 clock net excluded
[08/19 04:59:46    627s] *info: 2 special nets excluded.
[08/19 04:59:46    627s] *info: 2 no-driver nets excluded.
[08/19 04:59:46    627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1700.7M, EPOCH TIME: 1692401386.971251
[08/19 04:59:46    627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1700.7M, EPOCH TIME: 1692401386.971394
[08/19 04:59:47    627s] ** GigaOpt Global Opt WNS Slack -0.167  TNS Slack -0.324 
[08/19 04:59:47    627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:47    627s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[08/19 04:59:47    627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:47    627s] |  -0.167|  -0.324|   68.67%|   0:00:00.0| 1700.7M|     setup|  default| count_reg[7]/D  |
[08/19 04:59:47    627s] |  -0.167|  -0.324|   68.67%|   0:00:00.0| 1700.7M|     setup|  default| count_reg[7]/D  |
[08/19 04:59:47    627s] |  -0.167|  -0.324|   68.67%|   0:00:00.0| 1700.7M|     setup|  default| count_reg[7]/D  |
[08/19 04:59:47    627s] |  -0.167|  -0.324|   68.67%|   0:00:00.0| 1700.7M|     setup|  default| count_reg[7]/D  |
[08/19 04:59:47    627s] |  -0.074|  -0.135|   70.25%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.074|  -0.135|   70.25%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.074|  -0.135|   70.25%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.074|  -0.135|   70.25%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] |  -0.042|  -0.071|   70.89%|   0:00:00.0| 1739.3M|     setup|  default| count_reg[6]/D  |
[08/19 04:59:47    627s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1739.3M) ***
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1739.3M) ***
[08/19 04:59:47    627s] Bottom Preferred Layer:
[08/19 04:59:47    627s]     None
[08/19 04:59:47    627s] Via Pillar Rule:
[08/19 04:59:47    627s]     None
[08/19 04:59:47    627s] ** GigaOpt Global Opt End WNS Slack -0.042  TNS Slack -0.071 
[08/19 04:59:47    627s] Total-nets :: 26, Stn-nets :: 0, ratio :: 0 %
[08/19 04:59:47    627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1720.3M, EPOCH TIME: 1692401387.104036
[08/19 04:59:47    627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1660.3M, EPOCH TIME: 1692401387.105659
[08/19 04:59:47    627s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 04:59:47    627s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.3
[08/19 04:59:47    627s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:10:27.2/0:48:21.3 (0.2), mem = 1660.3M
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] =============================================================================================
[08/19 04:59:47    627s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[08/19 04:59:47    627s] =============================================================================================
[08/19 04:59:47    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  63.6 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:47    627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 04:59:47    627s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:47    627s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ BottleneckAnalyzerInit ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ TransformInit          ]      1   0:00:00.1  (  16.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:47    627s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 04:59:47    627s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptEval                ]     17   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptCommit              ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ IncrDelayCalc          ]     10   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] End: GigaOpt Global Optimization
[08/19 04:59:47    627s] *** Timing NOT met, worst failing slack is -0.042
[08/19 04:59:47    627s] *** Check timing (0:00:00.0)
[08/19 04:59:47    627s] Deleting Lib Analyzer.
[08/19 04:59:47    627s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/19 04:59:47    627s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:47    627s] ### Creating LA Mngr. totSessionCpu=0:10:27 mem=1660.3M
[08/19 04:59:47    627s] ### Creating LA Mngr, finished. totSessionCpu=0:10:27 mem=1660.3M
[08/19 04:59:47    627s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/19 04:59:47    627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:47    627s] ### Creating PhyDesignMc. totSessionCpu=0:10:27 mem=1717.5M
[08/19 04:59:47    627s] OPERPROF: Starting DPlace-Init at level 1, MEM:1717.5M, EPOCH TIME: 1692401387.118291
[08/19 04:59:47    627s] z: 2, totalTracks: 1
[08/19 04:59:47    627s] z: 4, totalTracks: 1
[08/19 04:59:47    627s] z: 6, totalTracks: 1
[08/19 04:59:47    627s] z: 8, totalTracks: 1
[08/19 04:59:47    627s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:47    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1717.5M, EPOCH TIME: 1692401387.121028
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:47    627s] OPERPROF:     Starting CMU at level 3, MEM:1717.5M, EPOCH TIME: 1692401387.135950
[08/19 04:59:47    627s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1717.5M, EPOCH TIME: 1692401387.136239
[08/19 04:59:47    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1717.5M, EPOCH TIME: 1692401387.136287
[08/19 04:59:47    627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1717.5MB).
[08/19 04:59:47    627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1717.5M, EPOCH TIME: 1692401387.136360
[08/19 04:59:47    627s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:47    627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:27 mem=1717.5M
[08/19 04:59:47    627s] Begin: Area Reclaim Optimization
[08/19 04:59:47    627s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:10:27.3/0:48:21.4 (0.2), mem = 1717.5M
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] Creating Lib Analyzer ...
[08/19 04:59:47    627s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:47    627s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 04:59:47    627s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 04:59:47    627s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:47    627s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:28 mem=1719.5M
[08/19 04:59:47    627s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:28 mem=1719.5M
[08/19 04:59:47    627s] Creating Lib Analyzer, finished. 
[08/19 04:59:47    627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.4
[08/19 04:59:47    627s] ### Creating RouteCongInterface, started
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] #optDebug: {0, 1.000}
[08/19 04:59:47    627s] ### Creating RouteCongInterface, finished
[08/19 04:59:47    627s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:47    627s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1719.5M, EPOCH TIME: 1692401387.702467
[08/19 04:59:47    627s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1719.5M, EPOCH TIME: 1692401387.702541
[08/19 04:59:47    627s] Reclaim Optimization WNS Slack -0.042  TNS Slack -0.071 Density 70.89
[08/19 04:59:47    627s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:47    627s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 04:59:47    627s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:47    627s] |   70.89%|        -|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] |   70.89%|        0|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:47    627s] |   70.89%|        0|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] |   70.89%|        0|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] |   70.89%|        0|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:47    627s] |   70.89%|        0|  -0.042|  -0.071|   0:00:00.0| 1719.5M|
[08/19 04:59:47    627s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:47    627s] Reclaim Optimization End WNS Slack -0.042  TNS Slack -0.071 Density 70.89
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/19 04:59:47    627s] --------------------------------------------------------------
[08/19 04:59:47    627s] |                                   | Total     | Sequential |
[08/19 04:59:47    627s] --------------------------------------------------------------
[08/19 04:59:47    627s] | Num insts resized                 |       0  |       0    |
[08/19 04:59:47    627s] | Num insts undone                  |       0  |       0    |
[08/19 04:59:47    627s] | Num insts Downsized               |       0  |       0    |
[08/19 04:59:47    627s] | Num insts Samesized               |       0  |       0    |
[08/19 04:59:47    627s] | Num insts Upsized                 |       0  |       0    |
[08/19 04:59:47    627s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 04:59:47    627s] --------------------------------------------------------------
[08/19 04:59:47    627s] Bottom Preferred Layer:
[08/19 04:59:47    627s]     None
[08/19 04:59:47    627s] Via Pillar Rule:
[08/19 04:59:47    627s]     None
[08/19 04:59:47    627s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[08/19 04:59:47    627s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.4
[08/19 04:59:47    627s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:10:27.8/0:48:22.0 (0.2), mem = 1719.5M
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] =============================================================================================
[08/19 04:59:47    627s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[08/19 04:59:47    627s] =============================================================================================
[08/19 04:59:47    627s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  81.4 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:47    627s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptEval                ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ OptCommit              ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:47    627s] [ MISC                   ]          0:00:00.1  (  17.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[08/19 04:59:47    627s] ---------------------------------------------------------------------------------------------
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] Executing incremental physical updates
[08/19 04:59:47    627s] Executing incremental physical updates
[08/19 04:59:47    627s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1700.4M, EPOCH TIME: 1692401387.712916
[08/19 04:59:47    627s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1662.4M, EPOCH TIME: 1692401387.714371
[08/19 04:59:47    627s] TotalInstCnt at PhyDesignMc Destruction: 23
[08/19 04:59:47    627s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=1662.42M, totSessionCpu=0:10:28).
[08/19 04:59:47    627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1662.4M, EPOCH TIME: 1692401387.720195
[08/19 04:59:47    627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1662.4M, EPOCH TIME: 1692401387.735311
[08/19 04:59:47    627s] **INFO: Flow update: Design is easy to close.
[08/19 04:59:47    627s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:10:27.9/0:48:22.0 (0.2), mem = 1662.4M
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] *** Start incrementalPlace ***
[08/19 04:59:47    627s] User Input Parameters:
[08/19 04:59:47    627s] - Congestion Driven    : On
[08/19 04:59:47    627s] - Timing Driven        : On
[08/19 04:59:47    627s] - Area-Violation Based : On
[08/19 04:59:47    627s] - Start Rollback Level : -5
[08/19 04:59:47    627s] - Legalized            : On
[08/19 04:59:47    627s] - Window Based         : Off
[08/19 04:59:47    627s] - eDen incr mode       : Off
[08/19 04:59:47    627s] - Small incr mode      : Off
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:59:47    627s] Deleting Lib Analyzer.
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] TimeStamp Deleting Cell Server End ...
[08/19 04:59:47    627s] Effort level <high> specified for reg2reg path_group
[08/19 04:59:47    627s] No Views given, use default active views for adaptive view pruning
[08/19 04:59:47    627s] SKP will enable view:
[08/19 04:59:47    627s]   setup
[08/19 04:59:47    627s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1662.4M, EPOCH TIME: 1692401387.780096
[08/19 04:59:47    627s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1662.4M, EPOCH TIME: 1692401387.781695
[08/19 04:59:47    627s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1662.4M, EPOCH TIME: 1692401387.781744
[08/19 04:59:47    627s] Starting Early Global Route congestion estimation: mem = 1662.4M
[08/19 04:59:47    627s] (I)      ==================== Layers =====================
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:59:47    627s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:59:47    627s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:59:47    627s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:59:47    627s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      Started Import and model ( Curr Mem: 1662.42 MB )
[08/19 04:59:47    627s] (I)      Default power domain name = counter
[08/19 04:59:47    627s] .== Non-default Options ==
[08/19 04:59:47    627s] (I)      Maximum routing layer                              : 11
[08/19 04:59:47    627s] (I)      Number of threads                                  : 1
[08/19 04:59:47    627s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 04:59:47    627s] (I)      Method to set GCell size                           : row
[08/19 04:59:47    627s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:59:47    627s] (I)      Use row-based GCell size
[08/19 04:59:47    627s] (I)      Use row-based GCell align
[08/19 04:59:47    627s] (I)      layer 0 area = 80000
[08/19 04:59:47    627s] (I)      layer 1 area = 80000
[08/19 04:59:47    627s] (I)      layer 2 area = 80000
[08/19 04:59:47    627s] (I)      layer 3 area = 80000
[08/19 04:59:47    627s] (I)      layer 4 area = 80000
[08/19 04:59:47    627s] (I)      layer 5 area = 80000
[08/19 04:59:47    627s] (I)      layer 6 area = 80000
[08/19 04:59:47    627s] (I)      layer 7 area = 80000
[08/19 04:59:47    627s] (I)      layer 8 area = 80000
[08/19 04:59:47    627s] (I)      layer 9 area = 400000
[08/19 04:59:47    627s] (I)      layer 10 area = 400000
[08/19 04:59:47    627s] (I)      GCell unit size   : 3420
[08/19 04:59:47    627s] (I)      GCell multiplier  : 1
[08/19 04:59:47    627s] (I)      GCell row height  : 3420
[08/19 04:59:47    627s] (I)      Actual row height : 3420
[08/19 04:59:47    627s] (I)      GCell align ref   : 10000 10260
[08/19 04:59:47    627s] [NR-eGR] Track table information for default rule: 
[08/19 04:59:47    627s] [NR-eGR] Metal1 has no routable track
[08/19 04:59:47    627s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:59:47    627s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:59:47    627s] (I)      ==================== Default via =====================
[08/19 04:59:47    627s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    627s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:59:47    627s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    627s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:59:47    627s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:59:47    627s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:59:47    627s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:59:47    627s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:59:47    627s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:59:47    627s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:59:47    627s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:59:47    627s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:59:47    627s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:59:47    627s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    627s] [NR-eGR] Read 384 PG shapes
[08/19 04:59:47    627s] [NR-eGR] Read 0 clock shapes
[08/19 04:59:47    627s] [NR-eGR] Read 0 other shapes
[08/19 04:59:47    627s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:59:47    627s] [NR-eGR] #Instance Blockages : 0
[08/19 04:59:47    627s] [NR-eGR] #PG Blockages       : 384
[08/19 04:59:47    627s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:59:47    627s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:59:47    627s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:59:47    627s] [NR-eGR] #Other Blockages    : 0
[08/19 04:59:47    627s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:59:47    627s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:59:47    627s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 04:59:47    627s] (I)      early_global_route_priority property id does not exist.
[08/19 04:59:47    627s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:59:47    627s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:59:47    627s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:59:47    627s] (I)      Number of ignored nets                =      0
[08/19 04:59:47    627s] (I)      Number of connected nets              =      0
[08/19 04:59:47    627s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:59:47    627s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:59:47    627s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:59:47    627s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:59:47    627s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:59:47    627s] (I)      Ndr track 0 does not exist
[08/19 04:59:47    627s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:59:47    627s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:59:47    627s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:59:47    627s] (I)      Site width          :   400  (dbu)
[08/19 04:59:47    627s] (I)      Row height          :  3420  (dbu)
[08/19 04:59:47    627s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:59:47    627s] (I)      GCell width         :  3420  (dbu)
[08/19 04:59:47    627s] (I)      GCell height        :  3420  (dbu)
[08/19 04:59:47    627s] (I)      Grid                :    15    10    11
[08/19 04:59:47    627s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:59:47    627s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:59:47    627s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:59:47    627s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:59:47    627s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:59:47    627s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:59:47    627s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:59:47    627s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:59:47    627s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:59:47    627s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:59:47    627s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:59:47    627s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:59:47    627s] (I)      --------------------------------------------------------
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] [NR-eGR] ============ Routing rule table ============
[08/19 04:59:47    627s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 04:59:47    627s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:59:47    627s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:59:47    627s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:59:47    627s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:47    627s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:47    627s] [NR-eGR] ========================================
[08/19 04:59:47    627s] [NR-eGR] 
[08/19 04:59:47    627s] (I)      =============== Blocked Tracks ===============
[08/19 04:59:47    627s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    627s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:59:47    627s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    627s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:59:47    627s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:59:47    627s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:59:47    627s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:59:47    627s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:59:47    627s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:59:47    627s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:59:47    627s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:59:47    627s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:59:47    627s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:59:47    627s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:59:47    627s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    627s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1662.42 MB )
[08/19 04:59:47    627s] (I)      Reset routing kernel
[08/19 04:59:47    627s] (I)      Started Global Routing ( Curr Mem: 1662.42 MB )
[08/19 04:59:47    627s] (I)      totalPins=93  totalGlobalPin=88 (94.62%)
[08/19 04:59:47    627s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:59:47    627s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1a Route ============
[08/19 04:59:47    627s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1b Route ============
[08/19 04:59:47    627s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    627s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[08/19 04:59:47    627s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:59:47    627s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1c Route ============
[08/19 04:59:47    627s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1d Route ============
[08/19 04:59:47    627s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1e Route ============
[08/19 04:59:47    627s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    627s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] (I)      ============  Phase 1l Route ============
[08/19 04:59:47    627s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:59:47    627s] (I)      Layer  2:       1045        99         0           0        1154    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  3:       1193        56         0           0        1260    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    627s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:59:47    627s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:59:47    627s] (I)      Total:          9243       155         0         519       10101    ( 4.89%) 
[08/19 04:59:47    627s] (I)      
[08/19 04:59:47    627s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:59:47    627s] [NR-eGR]                        OverCon            
[08/19 04:59:47    627s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:59:47    627s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:59:47    627s] [NR-eGR] ----------------------------------------------
[08/19 04:59:47    627s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR] ----------------------------------------------
[08/19 04:59:47    627s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    627s] [NR-eGR] 
[08/19 04:59:47    627s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.42 MB )
[08/19 04:59:47    627s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:59:47    627s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:59:47    627s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1662.4M
[08/19 04:59:47    627s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1662.4M, EPOCH TIME: 1692401387.796554
[08/19 04:59:47    627s] OPERPROF: Starting HotSpotCal at level 1, MEM:1662.4M, EPOCH TIME: 1692401387.796588
[08/19 04:59:47    627s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    627s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:59:47    627s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    627s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:59:47    627s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    627s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:59:47    627s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:59:47    627s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1662.4M, EPOCH TIME: 1692401387.796749
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] === incrementalPlace Internal Loop 1 ===
[08/19 04:59:47    627s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[08/19 04:59:47    627s] OPERPROF: Starting IPInitSPData at level 1, MEM:1662.4M, EPOCH TIME: 1692401387.797214
[08/19 04:59:47    627s] z: 2, totalTracks: 1
[08/19 04:59:47    627s] z: 4, totalTracks: 1
[08/19 04:59:47    627s] z: 6, totalTracks: 1
[08/19 04:59:47    627s] z: 8, totalTracks: 1
[08/19 04:59:47    627s] #spOpts: minPadR=1.1 
[08/19 04:59:47    627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1662.4M, EPOCH TIME: 1692401387.799331
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:47    627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1662.4M, EPOCH TIME: 1692401387.813811
[08/19 04:59:47    627s] OPERPROF:   Starting post-place ADS at level 2, MEM:1662.4M, EPOCH TIME: 1692401387.813864
[08/19 04:59:47    627s] ADSU 0.723 -> 0.723. GS 13.680
[08/19 04:59:47    627s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1662.4M, EPOCH TIME: 1692401387.813992
[08/19 04:59:47    627s] OPERPROF:   Starting spMPad at level 2, MEM:1656.4M, EPOCH TIME: 1692401387.814354
[08/19 04:59:47    627s] OPERPROF:     Starting spContextMPad at level 3, MEM:1656.4M, EPOCH TIME: 1692401387.814393
[08/19 04:59:47    627s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1656.4M, EPOCH TIME: 1692401387.814422
[08/19 04:59:47    627s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1656.4M, EPOCH TIME: 1692401387.814479
[08/19 04:59:47    627s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1656.4M, EPOCH TIME: 1692401387.814535
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] [spp] 0
[08/19 04:59:47    627s] [adp] 0:1:1:3
[08/19 04:59:47    627s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1656.4M, EPOCH TIME: 1692401387.814586
[08/19 04:59:47    627s] SP #FI/SF FL/PI 0/0 23/0
[08/19 04:59:47    627s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.017, MEM:1656.4M, EPOCH TIME: 1692401387.814626
[08/19 04:59:47    627s] PP off. flexM 0
[08/19 04:59:47    627s] OPERPROF: Starting CDPad at level 1, MEM:1656.4M, EPOCH TIME: 1692401387.814708
[08/19 04:59:47    627s] 3DP is on.
[08/19 04:59:47    627s] 3DP OF M2 0.000, M4 0.000. Diff 0
[08/19 04:59:47    627s] design sh 0.129.
[08/19 04:59:47    627s] design sh 0.124.
[08/19 04:59:47    627s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[08/19 04:59:47    627s] design sh 0.029.
[08/19 04:59:47    627s] CDPadU 0.922 -> 0.935. R=0.722, N=23, GS=1.710
[08/19 04:59:47    627s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:1656.4M, EPOCH TIME: 1692401387.814965
[08/19 04:59:47    627s] OPERPROF: Starting InitSKP at level 1, MEM:1656.4M, EPOCH TIME: 1692401387.815013
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 04:59:47    627s] TLC MultiMap info (StdDelay):
[08/19 04:59:47    627s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 04:59:47    627s]   : fast_delay + fast + 1 + rc_corner := 13ps
[08/19 04:59:47    627s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 04:59:47    627s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[08/19 04:59:47    627s]  Setting StdDelay to: 38.8ps
[08/19 04:59:47    627s] 
[08/19 04:59:47    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 04:59:47    627s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[08/19 04:59:47    627s] OPERPROF: Finished InitSKP at level 1, CPU:0.010, REAL:0.015, MEM:1660.4M, EPOCH TIME: 1692401387.829800
[08/19 04:59:47    627s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] OPERPROF: Starting npPlace at level 1, MEM:1660.4M, EPOCH TIME: 1692401387.830378
[08/19 04:59:47    627s] Starting Early Global Route supply map. mem = 1660.4M
[08/19 04:59:47    627s] (I)      ==================== Layers =====================
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:59:47    627s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:59:47    627s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:59:47    627s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:59:47    627s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:59:47    627s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:59:47    627s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:59:47    627s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:59:47    627s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    627s] Finished Early Global Route supply map. mem = 1660.4M
[08/19 04:59:47    627s] Iteration  4: Total net bbox = 1.444e+02 (6.71e+01 7.73e+01)
[08/19 04:59:47    627s]               Est.  stn bbox = 1.626e+02 (7.93e+01 8.33e+01)
[08/19 04:59:47    627s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1640.9M
[08/19 04:59:47    627s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.031, MEM:1640.9M, EPOCH TIME: 1692401387.861224
[08/19 04:59:47    627s] Legalizing MH Cells... 0 / 0 (level 2)
[08/19 04:59:47    627s] No instances found in the vector
[08/19 04:59:47    627s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1640.9M, DRC: 0)
[08/19 04:59:47    627s] 0 (out of 0) MH cells were successfully legalized.
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 04:59:47    627s] no activity file in design. spp won't run.
[08/19 04:59:47    627s] OPERPROF: Starting npPlace at level 1, MEM:1640.9M, EPOCH TIME: 1692401387.862184
[08/19 04:59:47    628s] Iteration  5: Total net bbox = 1.789e+02 (8.00e+01 9.89e+01)
[08/19 04:59:47    628s]               Est.  stn bbox = 2.000e+02 (9.34e+01 1.07e+02)
[08/19 04:59:47    628s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1640.9M
[08/19 04:59:47    628s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.026, MEM:1640.9M, EPOCH TIME: 1692401387.888317
[08/19 04:59:47    628s] Legalizing MH Cells... 0 / 0 (level 3)
[08/19 04:59:47    628s] No instances found in the vector
[08/19 04:59:47    628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1640.9M, DRC: 0)
[08/19 04:59:47    628s] 0 (out of 0) MH cells were successfully legalized.
[08/19 04:59:47    628s] no activity file in design. spp won't run.
[08/19 04:59:47    628s] NP #FI/FS/SF FL/PI: 0/0/0 23/0
[08/19 04:59:47    628s] no activity file in design. spp won't run.
[08/19 04:59:47    628s] OPERPROF: Starting npPlace at level 1, MEM:1640.9M, EPOCH TIME: 1692401387.889244
[08/19 04:59:47    628s] GP RA stats: MHOnly 0 nrInst 23 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[08/19 04:59:47    628s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1640.9M, EPOCH TIME: 1692401387.901838
[08/19 04:59:47    628s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1640.9M, EPOCH TIME: 1692401387.901904
[08/19 04:59:47    628s] Iteration  6: Total net bbox = 1.695e+02 (8.09e+01 8.86e+01)
[08/19 04:59:47    628s]               Est.  stn bbox = 1.891e+02 (9.41e+01 9.50e+01)
[08/19 04:59:47    628s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1640.9M
[08/19 04:59:47    628s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.013, MEM:1640.9M, EPOCH TIME: 1692401387.902151
[08/19 04:59:47    628s] Legalizing MH Cells... 0 / 0 (level 4)
[08/19 04:59:47    628s] No instances found in the vector
[08/19 04:59:47    628s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1640.9M, DRC: 0)
[08/19 04:59:47    628s] 0 (out of 0) MH cells were successfully legalized.
[08/19 04:59:47    628s] Move report: Timing Driven Placement moves 23 insts, mean move: 1.52 um, max move: 4.53 um 
[08/19 04:59:47    628s] 	Max move on inst (g272__6783): (9.00, 5.13) --> (10.10, 8.56)
[08/19 04:59:47    628s] no activity file in design. spp won't run.
[08/19 04:59:47    628s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1640.9M, EPOCH TIME: 1692401387.902781
[08/19 04:59:47    628s] Saved padding area to DB
[08/19 04:59:47    628s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1640.9M, EPOCH TIME: 1692401387.902839
[08/19 04:59:47    628s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1640.9M, EPOCH TIME: 1692401387.902879
[08/19 04:59:47    628s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1640.9M, EPOCH TIME: 1692401387.902916
[08/19 04:59:47    628s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/19 04:59:47    628s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1640.9M, EPOCH TIME: 1692401387.902980
[08/19 04:59:47    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1640.9M, EPOCH TIME: 1692401387.903487
[08/19 04:59:47    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1640.9M, EPOCH TIME: 1692401387.903682
[08/19 04:59:47    628s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1640.9M, EPOCH TIME: 1692401387.904328
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1640.9M)
[08/19 04:59:47    628s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 04:59:47    628s] Type 'man IMPSP-9025' for more detail.
[08/19 04:59:47    628s] CongRepair sets shifter mode to gplace
[08/19 04:59:47    628s] TDRefine: refinePlace mode is spiral
[08/19 04:59:47    628s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1640.9M, EPOCH TIME: 1692401387.905237
[08/19 04:59:47    628s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1640.9M, EPOCH TIME: 1692401387.905281
[08/19 04:59:47    628s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1640.9M, EPOCH TIME: 1692401387.905335
[08/19 04:59:47    628s] z: 2, totalTracks: 1
[08/19 04:59:47    628s] z: 4, totalTracks: 1
[08/19 04:59:47    628s] z: 6, totalTracks: 1
[08/19 04:59:47    628s] z: 8, totalTracks: 1
[08/19 04:59:47    628s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:47    628s] All LLGs are deleted
[08/19 04:59:47    628s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1640.9M, EPOCH TIME: 1692401387.907570
[08/19 04:59:47    628s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1640.9M, EPOCH TIME: 1692401387.907772
[08/19 04:59:47    628s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1640.9M, EPOCH TIME: 1692401387.907820
[08/19 04:59:47    628s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1640.9M, EPOCH TIME: 1692401387.908604
[08/19 04:59:47    628s] Core basic site is CoreSite
[08/19 04:59:47    628s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1640.9M, EPOCH TIME: 1692401387.922318
[08/19 04:59:47    628s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.002, MEM:1641.7M, EPOCH TIME: 1692401387.924700
[08/19 04:59:47    628s] Fast DP-INIT is on for default
[08/19 04:59:47    628s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:59:47    628s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.017, MEM:1641.7M, EPOCH TIME: 1692401387.925730
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:47    628s] OPERPROF:         Starting CMU at level 5, MEM:1641.7M, EPOCH TIME: 1692401387.925861
[08/19 04:59:47    628s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1641.7M, EPOCH TIME: 1692401387.926041
[08/19 04:59:47    628s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1641.7M, EPOCH TIME: 1692401387.926088
[08/19 04:59:47    628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1641.7MB).
[08/19 04:59:47    628s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:1641.7M, EPOCH TIME: 1692401387.926170
[08/19 04:59:47    628s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:1641.7M, EPOCH TIME: 1692401387.926201
[08/19 04:59:47    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.3
[08/19 04:59:47    628s] OPERPROF:   Starting RefinePlace at level 2, MEM:1641.7M, EPOCH TIME: 1692401387.926242
[08/19 04:59:47    628s] *** Starting refinePlace (0:10:28 mem=1641.7M) ***
[08/19 04:59:47    628s] Total net bbox length = 1.851e+02 (9.459e+01 9.051e+01) (ext = 6.939e+01)
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:47    628s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:59:47    628s] (I)      Default power domain name = counter
[08/19 04:59:47    628s] .Default power domain name = counter
[08/19 04:59:47    628s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1641.7M, EPOCH TIME: 1692401387.928212
[08/19 04:59:47    628s] Starting refinePlace ...
[08/19 04:59:47    628s] Default power domain name = counter
[08/19 04:59:47    628s] .Default power domain name = counter
[08/19 04:59:47    628s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/19 04:59:47    628s] ** Cut row section cpu time 0:00:00.0.
[08/19 04:59:47    628s]    Spread Effort: high, pre-route mode, useDDP on.
[08/19 04:59:47    628s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1641.7MB) @(0:10:28 - 0:10:28).
[08/19 04:59:47    628s] Move report: preRPlace moves 23 insts, mean move: 0.52 um, max move: 1.93 um 
[08/19 04:59:47    628s] 	Max move on inst (count_reg[2]): (9.17, 8.55) --> (9.40, 10.26)
[08/19 04:59:47    628s] 	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
[08/19 04:59:47    628s] 	Violation at original loc: Soft Blockage Violation
[08/19 04:59:47    628s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 04:59:47    628s] Placement tweakage begins.
[08/19 04:59:47    628s] wire length = 2.287e+02
[08/19 04:59:47    628s] wire length = 2.274e+02
[08/19 04:59:47    628s] Placement tweakage ends.
[08/19 04:59:47    628s] Move report: tweak moves 6 insts, mean move: 0.97 um, max move: 1.20 um 
[08/19 04:59:47    628s] 	Max move on inst (g270__8428): (13.00, 10.26) --> (14.20, 10.26)
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 04:59:47    628s] Move report: legalization moves 5 insts, mean move: 2.51 um, max move: 5.62 um spiral
[08/19 04:59:47    628s] 	Max move on inst (g272__6783): (10.40, 8.55) --> (12.60, 5.13)
[08/19 04:59:47    628s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:47    628s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:47    628s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1644.7MB) @(0:10:28 - 0:10:28).
[08/19 04:59:47    628s] Move report: Detail placement moves 23 insts, mean move: 1.04 um, max move: 5.92 um 
[08/19 04:59:47    628s] 	Max move on inst (g272__6783): (10.10, 8.56) --> (12.60, 5.13)
[08/19 04:59:47    628s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1644.7MB
[08/19 04:59:47    628s] Statistics of distance of Instance movement in refine placement:
[08/19 04:59:47    628s]   maximum (X+Y) =         5.92 um
[08/19 04:59:47    628s]   inst (g272__6783) with max move: (10.1015, 8.556) -> (12.6, 5.13)
[08/19 04:59:47    628s]   mean    (X+Y) =         1.04 um
[08/19 04:59:47    628s] Summary Report:
[08/19 04:59:47    628s] Instances move: 23 (out of 23 movable)
[08/19 04:59:47    628s] Instances flipped: 0
[08/19 04:59:47    628s] Mean displacement: 1.04 um
[08/19 04:59:47    628s] Max displacement: 5.92 um (Instance: g272__6783) (10.1015, 8.556) -> (12.6, 5.13)
[08/19 04:59:47    628s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OA21X1
[08/19 04:59:47    628s] Total instances moved : 23
[08/19 04:59:47    628s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.008, MEM:1644.7M, EPOCH TIME: 1692401387.935818
[08/19 04:59:47    628s] Total net bbox length = 2.136e+02 (1.001e+02 1.134e+02) (ext = 7.039e+01)
[08/19 04:59:47    628s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1644.7MB
[08/19 04:59:47    628s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1644.7MB) @(0:10:28 - 0:10:28).
[08/19 04:59:47    628s] *** Finished refinePlace (0:10:28 mem=1644.7M) ***
[08/19 04:59:47    628s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.3
[08/19 04:59:47    628s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.010, MEM:1644.7M, EPOCH TIME: 1692401387.936032
[08/19 04:59:47    628s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1644.7M, EPOCH TIME: 1692401387.936069
[08/19 04:59:47    628s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:1641.7M, EPOCH TIME: 1692401387.937721
[08/19 04:59:47    628s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.033, MEM:1641.7M, EPOCH TIME: 1692401387.937792
[08/19 04:59:47    628s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1641.7M, EPOCH TIME: 1692401387.938168
[08/19 04:59:47    628s] Starting Early Global Route congestion estimation: mem = 1641.7M
[08/19 04:59:47    628s] ==================== Layers =====================
[08/19 04:59:47    628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    628s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:59:47    628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    628s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:59:47    628s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:59:47    628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    628s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:59:47    628s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:59:47    628s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:59:47    628s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:59:47    628s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:59:47    628s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:59:47    628s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:59:47    628s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:59:47    628s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:59:47    628s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:59:47    628s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:59:47    628s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:59:47    628s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:59:47    628s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:59:47    628s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:47    628s] (I)      Started Import and model ( Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      Default power domain name = counter
[08/19 04:59:47    628s] .== Non-default Options ==
[08/19 04:59:47    628s] (I)      Maximum routing layer                              : 11
[08/19 04:59:47    628s] (I)      Number of threads                                  : 1
[08/19 04:59:47    628s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 04:59:47    628s] (I)      Method to set GCell size                           : row
[08/19 04:59:47    628s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:59:47    628s] (I)      Use row-based GCell size
[08/19 04:59:47    628s] (I)      Use row-based GCell align
[08/19 04:59:47    628s] (I)      layer 0 area = 80000
[08/19 04:59:47    628s] (I)      layer 1 area = 80000
[08/19 04:59:47    628s] (I)      layer 2 area = 80000
[08/19 04:59:47    628s] (I)      layer 3 area = 80000
[08/19 04:59:47    628s] (I)      layer 4 area = 80000
[08/19 04:59:47    628s] (I)      layer 5 area = 80000
[08/19 04:59:47    628s] (I)      layer 6 area = 80000
[08/19 04:59:47    628s] (I)      layer 7 area = 80000
[08/19 04:59:47    628s] (I)      layer 8 area = 80000
[08/19 04:59:47    628s] (I)      layer 9 area = 400000
[08/19 04:59:47    628s] (I)      layer 10 area = 400000
[08/19 04:59:47    628s] (I)      GCell unit size   : 3420
[08/19 04:59:47    628s] (I)      GCell multiplier  : 1
[08/19 04:59:47    628s] (I)      GCell row height  : 3420
[08/19 04:59:47    628s] (I)      Actual row height : 3420
[08/19 04:59:47    628s] (I)      GCell align ref   : 10000 10260
[08/19 04:59:47    628s] [NR-eGR] Track table information for default rule: 
[08/19 04:59:47    628s] [NR-eGR] Metal1 has no routable track
[08/19 04:59:47    628s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:59:47    628s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:59:47    628s] (I)      ==================== Default via =====================
[08/19 04:59:47    628s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    628s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:59:47    628s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    628s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:59:47    628s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:59:47    628s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:59:47    628s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:59:47    628s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:59:47    628s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:59:47    628s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:59:47    628s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:59:47    628s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:59:47    628s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:59:47    628s] (I)      +----+------------------+----------------------------+
[08/19 04:59:47    628s] [NR-eGR] Read 384 PG shapes
[08/19 04:59:47    628s] [NR-eGR] Read 0 clock shapes
[08/19 04:59:47    628s] [NR-eGR] Read 0 other shapes
[08/19 04:59:47    628s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:59:47    628s] [NR-eGR] #Instance Blockages : 0
[08/19 04:59:47    628s] [NR-eGR] #PG Blockages       : 384
[08/19 04:59:47    628s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:59:47    628s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:59:47    628s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:59:47    628s] [NR-eGR] #Other Blockages    : 0
[08/19 04:59:47    628s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:59:47    628s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:59:47    628s] [NR-eGR] Read 26 nets ( ignored 0 )
[08/19 04:59:47    628s] (I)      early_global_route_priority property id does not exist.
[08/19 04:59:47    628s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:59:47    628s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:59:47    628s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:59:47    628s] (I)      Number of ignored nets                =      0
[08/19 04:59:47    628s] (I)      Number of connected nets              =      0
[08/19 04:59:47    628s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:59:47    628s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:59:47    628s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:59:47    628s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:59:47    628s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:59:47    628s] (I)      Ndr track 0 does not exist
[08/19 04:59:47    628s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:59:47    628s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:59:47    628s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:59:47    628s] (I)      Site width          :   400  (dbu)
[08/19 04:59:47    628s] (I)      Row height          :  3420  (dbu)
[08/19 04:59:47    628s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:59:47    628s] (I)      GCell width         :  3420  (dbu)
[08/19 04:59:47    628s] (I)      GCell height        :  3420  (dbu)
[08/19 04:59:47    628s] (I)      Grid                :    15    10    11
[08/19 04:59:47    628s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:59:47    628s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:59:47    628s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:59:47    628s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:59:47    628s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:59:47    628s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:59:47    628s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:59:47    628s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:59:47    628s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:59:47    628s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:59:47    628s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:59:47    628s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:59:47    628s] (I)      --------------------------------------------------------
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s] [NR-eGR] ============ Routing rule table ============
[08/19 04:59:47    628s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 04:59:47    628s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:59:47    628s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:59:47    628s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:59:47    628s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:47    628s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:47    628s] [NR-eGR] ========================================
[08/19 04:59:47    628s] [NR-eGR] 
[08/19 04:59:47    628s] (I)      =============== Blocked Tracks ===============
[08/19 04:59:47    628s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    628s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:59:47    628s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    628s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:59:47    628s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:59:47    628s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:59:47    628s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:59:47    628s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:59:47    628s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:59:47    628s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:59:47    628s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:59:47    628s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:59:47    628s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:59:47    628s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:59:47    628s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:47    628s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      Reset routing kernel
[08/19 04:59:47    628s] (I)      Started Global Routing ( Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      totalPins=93  totalGlobalPin=87 (93.55%)
[08/19 04:59:47    628s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:59:47    628s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1a Route ============
[08/19 04:59:47    628s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1b Route ============
[08/19 04:59:47    628s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    628s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[08/19 04:59:47    628s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:59:47    628s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1c Route ============
[08/19 04:59:47    628s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1d Route ============
[08/19 04:59:47    628s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1e Route ============
[08/19 04:59:47    628s] (I)      Usage: 126 = (56 H, 70 V) = (1.05% H, 1.45% V) = (9.576e+01um H, 1.197e+02um V)
[08/19 04:59:47    628s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.154600e+02um
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] (I)      ============  Phase 1l Route ============
[08/19 04:59:47    628s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:59:47    628s] (I)      Layer  2:       1045        96         0           0        1154    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  3:       1193        56         0           0        1260    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:59:47    628s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:59:47    628s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:59:47    628s] (I)      Total:          9243       152         0         519       10101    ( 4.89%) 
[08/19 04:59:47    628s] (I)      
[08/19 04:59:47    628s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:59:47    628s] [NR-eGR]                        OverCon            
[08/19 04:59:47    628s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:59:47    628s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:59:47    628s] [NR-eGR] ----------------------------------------------
[08/19 04:59:47    628s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR] ----------------------------------------------
[08/19 04:59:47    628s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:59:47    628s] [NR-eGR] 
[08/19 04:59:47    628s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:59:47    628s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:59:47    628s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1641.7M
[08/19 04:59:47    628s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1641.7M, EPOCH TIME: 1692401387.953423
[08/19 04:59:47    628s] OPERPROF: Starting HotSpotCal at level 1, MEM:1641.7M, EPOCH TIME: 1692401387.953457
[08/19 04:59:47    628s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    628s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:59:47    628s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    628s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:59:47    628s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:47    628s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:59:47    628s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:59:47    628s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1641.7M, EPOCH TIME: 1692401387.953616
[08/19 04:59:47    628s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1641.7M, EPOCH TIME: 1692401387.953661
[08/19 04:59:47    628s] Starting Early Global Route wiring: mem = 1641.7M
[08/19 04:59:47    628s] (I)      ============= Track Assignment ============
[08/19 04:59:47    628s] (I)      Started Track Assignment (1T) ( Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 04:59:47    628s] (I)      Run Multi-thread track assignment
[08/19 04:59:47    628s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] (I)      Started Export ( Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] [NR-eGR]                  Length (um)  Vias 
[08/19 04:59:47    628s] [NR-eGR] -----------------------------------
[08/19 04:59:47    628s] [NR-eGR]  Metal1   (1H)             0    93 
[08/19 04:59:47    628s] [NR-eGR]  Metal2   (2V)           136   148 
[08/19 04:59:47    628s] [NR-eGR]  Metal3   (3H)           116     2 
[08/19 04:59:47    628s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 04:59:47    628s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 04:59:47    628s] [NR-eGR] -----------------------------------
[08/19 04:59:47    628s] [NR-eGR]           Total          252   243 
[08/19 04:59:47    628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:47    628s] [NR-eGR] Total half perimeter of net bounding box: 214um
[08/19 04:59:47    628s] [NR-eGR] Total length: 252um, number of vias: 243
[08/19 04:59:47    628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:47    628s] [NR-eGR] Total eGR-routed clock nets wire length: 29um, number of vias: 26
[08/19 04:59:47    628s] [NR-eGR] --------------------------------------------------------------------------
[08/19 04:59:47    628s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1641.70 MB )
[08/19 04:59:47    628s] Early Global Route wiring runtime: 0.00 seconds, mem = 1641.7M
[08/19 04:59:47    628s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.003, MEM:1641.7M, EPOCH TIME: 1692401387.956716
[08/19 04:59:47    628s] 0 delay mode for cte disabled.
[08/19 04:59:47    628s] SKP cleared!
[08/19 04:59:47    628s] 
[08/19 04:59:47    628s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[08/19 04:59:47    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:47    628s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1633.7M, EPOCH TIME: 1692401387.966423
[08/19 04:59:47    628s] All LLGs are deleted
[08/19 04:59:47    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1633.7M, EPOCH TIME: 1692401387.966478
[08/19 04:59:47    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1633.7M, EPOCH TIME: 1692401387.966524
[08/19 04:59:47    628s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1633.7M, EPOCH TIME: 1692401387.966711
[08/19 04:59:47    628s] Start to check current routing status for nets...
[08/19 04:59:47    628s] All nets are already routed correctly.
[08/19 04:59:47    628s] End to check current routing status for nets (mem=1633.7M)
[08/19 04:59:47    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:47    628s] Extraction called for design 'counter' of instances=23 and nets=28 using extraction engine 'preRoute' .
[08/19 04:59:47    628s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 04:59:47    628s] Type 'man IMPEXT-3530' for more detail.
[08/19 04:59:47    628s] PreRoute RC Extraction called for design counter.
[08/19 04:59:47    628s] RC Extraction called in multi-corner(1) mode.
[08/19 04:59:47    628s] RCMode: PreRoute
[08/19 04:59:47    628s]       RC Corner Indexes            0   
[08/19 04:59:47    628s] Capacitance Scaling Factor   : 1.00000 
[08/19 04:59:47    628s] Resistance Scaling Factor    : 1.00000 
[08/19 04:59:47    628s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 04:59:47    628s] Clock Res. Scaling Factor    : 1.00000 
[08/19 04:59:47    628s] Shrink Factor                : 0.90000
[08/19 04:59:47    628s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 04:59:47    628s] Using capacitance table file ...
[08/19 04:59:47    628s] LayerId::1 widthSet size::4
[08/19 04:59:47    628s] LayerId::2 widthSet size::4
[08/19 04:59:47    628s] LayerId::3 widthSet size::4
[08/19 04:59:47    628s] LayerId::4 widthSet size::4
[08/19 04:59:47    628s] LayerId::5 widthSet size::4
[08/19 04:59:47    628s] LayerId::6 widthSet size::4
[08/19 04:59:47    628s] LayerId::7 widthSet size::5
[08/19 04:59:47    628s] LayerId::8 widthSet size::5
[08/19 04:59:47    628s] LayerId::9 widthSet size::5
[08/19 04:59:47    628s] LayerId::10 widthSet size::4
[08/19 04:59:47    628s] LayerId::11 widthSet size::3
[08/19 04:59:47    628s] Updating RC grid for preRoute extraction ...
[08/19 04:59:47    628s] eee: pegSigSF::1.070000
[08/19 04:59:47    628s] Initializing multi-corner capacitance tables ... 
[08/19 04:59:47    628s] Initializing multi-corner resistance tables ...
[08/19 04:59:47    628s] Creating RPSQ from WeeR and WRes ...
[08/19 04:59:48    628s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 04:59:48    628s] eee: l::2 avDens::0.046472 usedTrk::7.946784 availTrk::171.000000 sigTrk::7.946784
[08/19 04:59:48    628s] eee: l::3 avDens::0.037687 usedTrk::6.783626 availTrk::180.000000 sigTrk::6.783626
[08/19 04:59:48    628s] eee: l::4 avDens::0.000260 usedTrk::0.022222 availTrk::85.500000 sigTrk::0.022222
[08/19 04:59:48    628s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:48    628s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:48    628s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:48    628s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:48    628s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:48    628s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 04:59:48    628s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:48    628s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.001506 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 04:59:48    628s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1633.699M)
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] Compute RC Scale Done ...
[08/19 04:59:48    628s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1318.9M, totSessionCpu=0:10:28 **
[08/19 04:59:48    628s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:59:48    628s] #################################################################################
[08/19 04:59:48    628s] # Design Stage: PreRoute
[08/19 04:59:48    628s] # Design Name: counter
[08/19 04:59:48    628s] # Design Mode: 90nm
[08/19 04:59:48    628s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:59:48    628s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:59:48    628s] # Signoff Settings: SI Off 
[08/19 04:59:48    628s] #################################################################################
[08/19 04:59:48    628s] Calculate delays in BcWc mode...
[08/19 04:59:48    628s] Topological Sorting (REAL = 0:00:00.0, MEM = 1629.8M, InitMEM = 1629.8M)
[08/19 04:59:48    628s] Start delay calculation (fullDC) (1 T). (MEM=1629.8)
[08/19 04:59:48    628s] End AAE Lib Interpolated Model. (MEM=1641.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:48    628s] Total number of fetched objects 26
[08/19 04:59:48    628s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:48    628s] End delay calculation. (MEM=1657 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:48    628s] End delay calculation (fullDC). (MEM=1657 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:48    628s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1657.0M) ***
[08/19 04:59:48    628s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:10:28.2/0:48:22.3 (0.2), mem = 1657.0M
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] =============================================================================================
[08/19 04:59:48    628s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[08/19 04:59:48    628s] =============================================================================================
[08/19 04:59:48    628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:48    628s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    628s] [ CellServerInit         ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    628s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    628s] [ ExtractRC              ]      1   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:48    628s] [ FullDelayCalc          ]      1   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.5
[08/19 04:59:48    628s] [ MISC                   ]          0:00:00.2  (  78.4 % )     0:00:00.2 /  0:00:00.3    1.0
[08/19 04:59:48    628s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    628s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 04:59:48    628s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] *** Timing NOT met, worst failing slack is -0.038
[08/19 04:59:48    628s] *** Check timing (0:00:00.0)
[08/19 04:59:48    628s] Begin: GigaOpt Optimization in WNS mode
[08/19 04:59:48    628s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[08/19 04:59:48    628s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:48    628s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:10:28.2/0:48:22.3 (0.2), mem = 1673.0M
[08/19 04:59:48    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.5
[08/19 04:59:48    628s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:48    628s] ### Creating PhyDesignMc. totSessionCpu=0:10:28 mem=1673.0M
[08/19 04:59:48    628s] OPERPROF: Starting DPlace-Init at level 1, MEM:1673.0M, EPOCH TIME: 1692401388.073869
[08/19 04:59:48    628s] z: 2, totalTracks: 1
[08/19 04:59:48    628s] z: 4, totalTracks: 1
[08/19 04:59:48    628s] z: 6, totalTracks: 1
[08/19 04:59:48    628s] z: 8, totalTracks: 1
[08/19 04:59:48    628s] #spOpts: minPadR=1.1 
[08/19 04:59:48    628s] All LLGs are deleted
[08/19 04:59:48    628s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.0M, EPOCH TIME: 1692401388.076294
[08/19 04:59:48    628s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1673.0M, EPOCH TIME: 1692401388.076528
[08/19 04:59:48    628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1673.0M, EPOCH TIME: 1692401388.076575
[08/19 04:59:48    628s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1673.0M, EPOCH TIME: 1692401388.077403
[08/19 04:59:48    628s] Core basic site is CoreSite
[08/19 04:59:48    628s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1673.0M, EPOCH TIME: 1692401388.091728
[08/19 04:59:48    628s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1689.0M, EPOCH TIME: 1692401388.095212
[08/19 04:59:48    628s] Fast DP-INIT is on for default
[08/19 04:59:48    628s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 04:59:48    628s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1689.0M, EPOCH TIME: 1692401388.096308
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:48    628s] OPERPROF:     Starting CMU at level 3, MEM:1689.0M, EPOCH TIME: 1692401388.096428
[08/19 04:59:48    628s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1689.0M, EPOCH TIME: 1692401388.096601
[08/19 04:59:48    628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1689.0M, EPOCH TIME: 1692401388.096642
[08/19 04:59:48    628s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1689.0MB).
[08/19 04:59:48    628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1689.0M, EPOCH TIME: 1692401388.096716
[08/19 04:59:48    628s] TotalInstCnt at PhyDesignMc Initialization: 23
[08/19 04:59:48    628s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:28 mem=1689.0M
[08/19 04:59:48    628s] ### Creating RouteCongInterface, started
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] Creating Lib Analyzer ...
[08/19 04:59:48    628s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 04:59:48    628s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 04:59:48    628s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 04:59:48    628s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:48    628s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:29 mem=1689.0M
[08/19 04:59:48    628s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:29 mem=1689.0M
[08/19 04:59:48    628s] Creating Lib Analyzer, finished. 
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[08/19 04:59:48    628s] 
[08/19 04:59:48    628s] #optDebug: {0, 1.000}
[08/19 04:59:48    628s] ### Creating RouteCongInterface, finished
[08/19 04:59:48    628s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:48    628s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=1689.0M
[08/19 04:59:48    628s] ### Creating LA Mngr, finished. totSessionCpu=0:10:29 mem=1689.0M
[08/19 04:59:48    628s] *info: 1 clock net excluded
[08/19 04:59:48    628s] *info: 2 special nets excluded.
[08/19 04:59:48    628s] *info: 2 no-driver nets excluded.
[08/19 04:59:48    628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.28957.1
[08/19 04:59:48    628s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[08/19 04:59:48    628s] ** GigaOpt Optimizer WNS Slack -0.038 TNS Slack -0.055 Density 70.89
[08/19 04:59:48    628s] Optimizer WNS Pass 0
[08/19 04:59:48    628s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.631| 0.000|
|reg2reg   |-0.038|-0.055|
|HEPG      |-0.038|-0.055|
|All Paths |-0.038|-0.055|
+----------+------+------+

[08/19 04:59:48    628s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1708.1M, EPOCH TIME: 1692401388.752510
[08/19 04:59:48    628s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1708.1M, EPOCH TIME: 1692401388.752588
[08/19 04:59:48    628s] Active Path Group: reg2reg  
[08/19 04:59:48    628s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:48    628s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[08/19 04:59:48    628s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:48    628s] |  -0.038|   -0.038|  -0.055|   -0.055|   70.89%|   0:00:00.0| 1724.1M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 04:59:48    629s] |   0.009|    0.009|   0.000|    0.000|   75.63%|   0:00:00.0| 1755.7M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 04:59:48    629s] |   0.041|    0.041|   0.000|    0.000|   77.85%|   0:00:00.0| 1755.7M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 04:59:48    629s] |   0.041|    0.041|   0.000|    0.000|   77.85%|   0:00:00.0| 1755.7M|     setup|  reg2reg| count_reg[6]/D  |
[08/19 04:59:48    629s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+-----------------+
[08/19 04:59:48    629s] 
[08/19 04:59:48    629s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1755.7M) ***
[08/19 04:59:48    629s] 
[08/19 04:59:48    629s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1755.7M) ***
[08/19 04:59:48    629s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.639|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

[08/19 04:59:48    629s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 77.85
[08/19 04:59:48    629s] Placement Snapshot: Density distribution:
[08/19 04:59:48    629s] [1.00 -  +++]: 0 (0.00%)
[08/19 04:59:48    629s] [0.95 - 1.00]: 0 (0.00%)
[08/19 04:59:48    629s] [0.90 - 0.95]: 0 (0.00%)
[08/19 04:59:48    629s] [0.85 - 0.90]: 0 (0.00%)
[08/19 04:59:48    629s] [0.80 - 0.85]: 0 (0.00%)
[08/19 04:59:48    629s] [0.75 - 0.80]: 0 (0.00%)
[08/19 04:59:48    629s] [0.70 - 0.75]: 0 (0.00%)
[08/19 04:59:48    629s] [0.65 - 0.70]: 0 (0.00%)
[08/19 04:59:48    629s] [0.60 - 0.65]: 0 (0.00%)
[08/19 04:59:48    629s] [0.55 - 0.60]: 0 (0.00%)
[08/19 04:59:48    629s] [0.50 - 0.55]: 0 (0.00%)
[08/19 04:59:48    629s] [0.45 - 0.50]: 0 (0.00%)
[08/19 04:59:48    629s] [0.40 - 0.45]: 0 (0.00%)
[08/19 04:59:48    629s] [0.35 - 0.40]: 0 (0.00%)
[08/19 04:59:48    629s] [0.30 - 0.35]: 0 (0.00%)
[08/19 04:59:48    629s] [0.25 - 0.30]: 2 (100.00%)
[08/19 04:59:48    629s] [0.20 - 0.25]: 0 (0.00%)
[08/19 04:59:48    629s] [0.15 - 0.20]: 0 (0.00%)
[08/19 04:59:48    629s] [0.10 - 0.15]: 0 (0.00%)
[08/19 04:59:48    629s] [0.05 - 0.10]: 0 (0.00%)
[08/19 04:59:48    629s] [0.00 - 0.05]: 0 (0.00%)
[08/19 04:59:48    629s] Begin: Area Reclaim Optimization
[08/19 04:59:48    629s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:10:29.0/0:48:23.2 (0.2), mem = 1755.7M
[08/19 04:59:48    629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1755.7M, EPOCH TIME: 1692401388.981664
[08/19 04:59:48    629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1755.7M, EPOCH TIME: 1692401388.981853
[08/19 04:59:48    629s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.85
[08/19 04:59:48    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:48    629s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 04:59:48    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:48    629s] |   77.85%|        -|   0.000|   0.000|   0:00:00.0| 1755.7M|
[08/19 04:59:48    629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:48    629s] |   77.85%|        0|   0.000|   0.000|   0:00:00.0| 1755.7M|
[08/19 04:59:48    629s] |   77.85%|        0|   0.000|   0.000|   0:00:00.0| 1755.7M|
[08/19 04:59:48    629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:48    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:48    629s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.85
[08/19 04:59:48    629s] 
[08/19 04:59:48    629s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/19 04:59:48    629s] --------------------------------------------------------------
[08/19 04:59:48    629s] |                                   | Total     | Sequential |
[08/19 04:59:48    629s] --------------------------------------------------------------
[08/19 04:59:48    629s] | Num insts resized                 |       0  |       0    |
[08/19 04:59:48    629s] | Num insts undone                  |       0  |       0    |
[08/19 04:59:48    629s] | Num insts Downsized               |       0  |       0    |
[08/19 04:59:48    629s] | Num insts Samesized               |       0  |       0    |
[08/19 04:59:48    629s] | Num insts Upsized                 |       0  |       0    |
[08/19 04:59:48    629s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 04:59:48    629s] --------------------------------------------------------------
[08/19 04:59:48    629s] Bottom Preferred Layer:
[08/19 04:59:48    629s]     None
[08/19 04:59:48    629s] Via Pillar Rule:
[08/19 04:59:48    629s]     None
[08/19 04:59:48    629s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[08/19 04:59:48    629s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:10:29.1/0:48:23.2 (0.2), mem = 1755.7M
[08/19 04:59:48    629s] 
[08/19 04:59:48    629s] =============================================================================================
[08/19 04:59:48    629s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[08/19 04:59:48    629s] =============================================================================================
[08/19 04:59:48    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:48    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ OptEval                ]      6   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:48    629s] [ MISC                   ]          0:00:00.1  (  97.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:48    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    629s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:48    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:48    629s] 
[08/19 04:59:48    629s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1755.67M, totSessionCpu=0:10:29).
[08/19 04:59:48    629s] Placement Snapshot: Density distribution:
[08/19 04:59:48    629s] [1.00 -  +++]: 0 (0.00%)
[08/19 04:59:48    629s] [0.95 - 1.00]: 0 (0.00%)
[08/19 04:59:48    629s] [0.90 - 0.95]: 0 (0.00%)
[08/19 04:59:48    629s] [0.85 - 0.90]: 0 (0.00%)
[08/19 04:59:48    629s] [0.80 - 0.85]: 0 (0.00%)
[08/19 04:59:48    629s] [0.75 - 0.80]: 0 (0.00%)
[08/19 04:59:48    629s] [0.70 - 0.75]: 0 (0.00%)
[08/19 04:59:48    629s] [0.65 - 0.70]: 0 (0.00%)
[08/19 04:59:48    629s] [0.60 - 0.65]: 0 (0.00%)
[08/19 04:59:48    629s] [0.55 - 0.60]: 0 (0.00%)
[08/19 04:59:48    629s] [0.50 - 0.55]: 0 (0.00%)
[08/19 04:59:48    629s] [0.45 - 0.50]: 0 (0.00%)
[08/19 04:59:48    629s] [0.40 - 0.45]: 0 (0.00%)
[08/19 04:59:48    629s] [0.35 - 0.40]: 0 (0.00%)
[08/19 04:59:48    629s] [0.30 - 0.35]: 0 (0.00%)
[08/19 04:59:48    629s] [0.25 - 0.30]: 2 (100.00%)
[08/19 04:59:48    629s] [0.20 - 0.25]: 0 (0.00%)
[08/19 04:59:48    629s] [0.15 - 0.20]: 0 (0.00%)
[08/19 04:59:48    629s] [0.10 - 0.15]: 0 (0.00%)
[08/19 04:59:48    629s] [0.05 - 0.10]: 0 (0.00%)
[08/19 04:59:48    629s] [0.00 - 0.05]: 0 (0.00%)
[08/19 04:59:48    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.28957.1
[08/19 04:59:48    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1755.7M, EPOCH TIME: 1692401388.988134
[08/19 04:59:48    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1755.7M, EPOCH TIME: 1692401388.989449
[08/19 04:59:48    629s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1755.7M, EPOCH TIME: 1692401388.989540
[08/19 04:59:48    629s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1755.7M, EPOCH TIME: 1692401388.989596
[08/19 04:59:48    629s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1755.7M, EPOCH TIME: 1692401388.991558
[08/19 04:59:49    629s] OPERPROF:       Starting CMU at level 4, MEM:1755.7M, EPOCH TIME: 1692401389.007144
[08/19 04:59:49    629s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1755.7M, EPOCH TIME: 1692401389.007447
[08/19 04:59:49    629s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1755.7M, EPOCH TIME: 1692401389.007494
[08/19 04:59:49    629s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1755.7M, EPOCH TIME: 1692401389.007560
[08/19 04:59:49    629s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1755.7M, EPOCH TIME: 1692401389.007587
[08/19 04:59:49    629s] TDRefine: refinePlace mode is spiral
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.4
[08/19 04:59:49    629s] OPERPROF: Starting RefinePlace at level 1, MEM:1755.7M, EPOCH TIME: 1692401389.007628
[08/19 04:59:49    629s] *** Starting refinePlace (0:10:29 mem=1755.7M) ***
[08/19 04:59:49    629s] Total net bbox length = 2.156e+02 (1.030e+02 1.126e+02) (ext = 7.141e+01)
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:49    629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:59:49    629s] (I)      Default power domain name = counter
[08/19 04:59:49    629s] .Default power domain name = counter
[08/19 04:59:49    629s] .
[08/19 04:59:49    629s] Starting Small incrNP...
[08/19 04:59:49    629s] User Input Parameters:
[08/19 04:59:49    629s] - Congestion Driven    : Off
[08/19 04:59:49    629s] - Timing Driven        : Off
[08/19 04:59:49    629s] - Area-Violation Based : Off
[08/19 04:59:49    629s] - Start Rollback Level : -5
[08/19 04:59:49    629s] - Legalized            : On
[08/19 04:59:49    629s] - Window Based         : Off
[08/19 04:59:49    629s] - eDen incr mode       : Off
[08/19 04:59:49    629s] - Small incr mode      : On
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1755.7M, EPOCH TIME: 1692401389.009146
[08/19 04:59:49    629s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1755.7M, EPOCH TIME: 1692401389.009199
[08/19 04:59:49    629s] default core: bins with density > 0.750 = 100.00 % ( 1 / 1 )
[08/19 04:59:49    629s] Density distribution unevenness ratio = 0.000%
[08/19 04:59:49    629s] cost 0.778481, thresh 1.000000
[08/19 04:59:49    629s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1755.7M)
[08/19 04:59:49    629s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:49    629s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1755.7M, EPOCH TIME: 1692401389.009312
[08/19 04:59:49    629s] Starting refinePlace ...
[08/19 04:59:49    629s] Default power domain name = counter
[08/19 04:59:49    629s] .One DDP V2 for no tweak run.
[08/19 04:59:49    629s] Default power domain name = counter
[08/19 04:59:49    629s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/19 04:59:49    629s] ** Cut row section cpu time 0:00:00.0.
[08/19 04:59:49    629s]    Spread Effort: high, pre-route mode, useDDP on.
[08/19 04:59:49    629s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1755.7MB) @(0:10:29 - 0:10:29).
[08/19 04:59:49    629s] Move report: preRPlace moves 16 insts, mean move: 0.49 um, max move: 1.20 um 
[08/19 04:59:49    629s] 	Max move on inst (FE_RC_0_0): (16.00, 10.26) --> (17.20, 10.26)
[08/19 04:59:49    629s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
[08/19 04:59:49    629s] wireLenOptFixPriorityInst 0 inst fixed
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 04:59:49    629s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 04:59:49    629s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:49    629s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:49    629s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1755.7MB) @(0:10:29 - 0:10:29).
[08/19 04:59:49    629s] Move report: Detail placement moves 16 insts, mean move: 0.49 um, max move: 1.20 um 
[08/19 04:59:49    629s] 	Max move on inst (FE_RC_0_0): (16.00, 10.26) --> (17.20, 10.26)
[08/19 04:59:49    629s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1755.7MB
[08/19 04:59:49    629s] Statistics of distance of Instance movement in refine placement:
[08/19 04:59:49    629s]   maximum (X+Y) =         1.20 um
[08/19 04:59:49    629s]   inst (FE_RC_0_0) with max move: (16, 10.26) -> (17.2, 10.26)
[08/19 04:59:49    629s]   mean    (X+Y) =         0.49 um
[08/19 04:59:49    629s] Summary Report:
[08/19 04:59:49    629s] Instances move: 16 (out of 24 movable)
[08/19 04:59:49    629s] Instances flipped: 0
[08/19 04:59:49    629s] Mean displacement: 0.49 um
[08/19 04:59:49    629s] Max displacement: 1.20 um (Instance: FE_RC_0_0) (16, 10.26) -> (17.2, 10.26)
[08/19 04:59:49    629s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X2
[08/19 04:59:49    629s] Total instances moved : 16
[08/19 04:59:49    629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.004, MEM:1755.7M, EPOCH TIME: 1692401389.013646
[08/19 04:59:49    629s] Total net bbox length = 2.177e+02 (1.051e+02 1.126e+02) (ext = 6.973e+01)
[08/19 04:59:49    629s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1755.7MB
[08/19 04:59:49    629s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1755.7MB) @(0:10:29 - 0:10:29).
[08/19 04:59:49    629s] *** Finished refinePlace (0:10:29 mem=1755.7M) ***
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.4
[08/19 04:59:49    629s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.006, MEM:1755.7M, EPOCH TIME: 1692401389.013891
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1755.7M, EPOCH TIME: 1692401389.014001
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1755.7M, EPOCH TIME: 1692401389.015216
[08/19 04:59:49    629s] *** maximum move = 1.20 um ***
[08/19 04:59:49    629s] *** Finished re-routing un-routed nets (1755.7M) ***
[08/19 04:59:49    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1755.7M, EPOCH TIME: 1692401389.016621
[08/19 04:59:49    629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1755.7M, EPOCH TIME: 1692401389.018856
[08/19 04:59:49    629s] OPERPROF:     Starting CMU at level 3, MEM:1755.7M, EPOCH TIME: 1692401389.033675
[08/19 04:59:49    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1755.7M, EPOCH TIME: 1692401389.033875
[08/19 04:59:49    629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1755.7M, EPOCH TIME: 1692401389.033920
[08/19 04:59:49    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1755.7M, EPOCH TIME: 1692401389.033986
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=1755.7M) ***
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.28957.1
[08/19 04:59:49    629s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 77.85
[08/19 04:59:49    629s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.639|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

[08/19 04:59:49    629s] Bottom Preferred Layer:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] Via Pillar Rule:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1755.7M) ***
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.28957.1
[08/19 04:59:49    629s] Total-nets :: 27, Stn-nets :: 6, ratio :: 22.2222 %
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1720.6M, EPOCH TIME: 1692401389.039069
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1661.6M, EPOCH TIME: 1692401389.041379
[08/19 04:59:49    629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.5
[08/19 04:59:49    629s] *** WnsOpt #1 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:10:29.2/0:48:23.3 (0.2), mem = 1661.6M
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step TAT Report for WnsOpt #1                                                  21.10-p004_1
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] [ AreaOpt                ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:49    629s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  49.9 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:49    629s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 04:59:49    629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 04:59:49    629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ TransformInit          ]      1   0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:49    629s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:49    629s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:49    629s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ OptEval                ]      3   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 04:59:49    629s] [ OptCommit              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ IncrDelayCalc          ]     18   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ RefinePlace            ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:49    629s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ MISC                   ]          0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s]  WnsOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] End: GigaOpt Optimization in WNS mode
[08/19 04:59:49    629s] *** Timing Is met
[08/19 04:59:49    629s] *** Check timing (0:00:00.0)
[08/19 04:59:49    629s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/19 04:59:49    629s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:49    629s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=1661.6M
[08/19 04:59:49    629s] ### Creating LA Mngr, finished. totSessionCpu=0:10:29 mem=1661.6M
[08/19 04:59:49    629s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:49    629s] ### Creating PhyDesignMc. totSessionCpu=0:10:29 mem=1718.8M
[08/19 04:59:49    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1718.8M, EPOCH TIME: 1692401389.054882
[08/19 04:59:49    629s] z: 2, totalTracks: 1
[08/19 04:59:49    629s] z: 4, totalTracks: 1
[08/19 04:59:49    629s] z: 6, totalTracks: 1
[08/19 04:59:49    629s] z: 8, totalTracks: 1
[08/19 04:59:49    629s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:49    629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1718.8M, EPOCH TIME: 1692401389.057033
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:49    629s] OPERPROF:     Starting CMU at level 3, MEM:1718.8M, EPOCH TIME: 1692401389.073182
[08/19 04:59:49    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1718.8M, EPOCH TIME: 1692401389.073549
[08/19 04:59:49    629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1718.8M, EPOCH TIME: 1692401389.073600
[08/19 04:59:49    629s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1718.8MB).
[08/19 04:59:49    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1718.8M, EPOCH TIME: 1692401389.073693
[08/19 04:59:49    629s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 04:59:49    629s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:29 mem=1718.8M
[08/19 04:59:49    629s] Begin: Area Reclaim Optimization
[08/19 04:59:49    629s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:10:29.2/0:48:23.3 (0.2), mem = 1718.8M
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.6
[08/19 04:59:49    629s] ### Creating RouteCongInterface, started
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] #optDebug: {0, 1.000}
[08/19 04:59:49    629s] ### Creating RouteCongInterface, finished
[08/19 04:59:49    629s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:49    629s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=1718.8M
[08/19 04:59:49    629s] ### Creating LA Mngr, finished. totSessionCpu=0:10:29 mem=1718.8M
[08/19 04:59:49    629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1718.8M, EPOCH TIME: 1692401389.170874
[08/19 04:59:49    629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1718.8M, EPOCH TIME: 1692401389.170978
[08/19 04:59:49    629s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.85
[08/19 04:59:49    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:49    629s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 04:59:49    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:49    629s] |   77.85%|        -|   0.000|   0.000|   0:00:00.0| 1718.8M|
[08/19 04:59:49    629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:49    629s] |   77.85%|        0|   0.000|   0.000|   0:00:00.0| 1718.8M|
[08/19 04:59:49    629s] |   77.85%|        0|   0.000|   0.000|   0:00:00.0| 1718.8M|
[08/19 04:59:49    629s] |   74.05%|        4|   0.000|   0.000|   0:00:00.0| 1739.9M|
[08/19 04:59:49    629s] |   74.05%|        0|   0.000|   0.000|   0:00:00.0| 1739.9M|
[08/19 04:59:49    629s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 04:59:49    629s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[08/19 04:59:49    629s] |   74.05%|        0|   0.000|   0.000|   0:00:00.0| 1739.9M|
[08/19 04:59:49    629s] +---------+---------+--------+--------+------------+--------+
[08/19 04:59:49    629s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 74.05
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4 **
[08/19 04:59:49    629s] --------------------------------------------------------------
[08/19 04:59:49    629s] |                                   | Total     | Sequential |
[08/19 04:59:49    629s] --------------------------------------------------------------
[08/19 04:59:49    629s] | Num insts resized                 |       4  |       1    |
[08/19 04:59:49    629s] | Num insts undone                  |       0  |       0    |
[08/19 04:59:49    629s] | Num insts Downsized               |       4  |       1    |
[08/19 04:59:49    629s] | Num insts Samesized               |       0  |       0    |
[08/19 04:59:49    629s] | Num insts Upsized                 |       0  |       0    |
[08/19 04:59:49    629s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 04:59:49    629s] --------------------------------------------------------------
[08/19 04:59:49    629s] Bottom Preferred Layer:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] Via Pillar Rule:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1739.9M, EPOCH TIME: 1692401389.193855
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1739.9M, EPOCH TIME: 1692401389.195053
[08/19 04:59:49    629s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1739.9M, EPOCH TIME: 1692401389.195514
[08/19 04:59:49    629s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1739.9M, EPOCH TIME: 1692401389.195578
[08/19 04:59:49    629s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1739.9M, EPOCH TIME: 1692401389.197351
[08/19 04:59:49    629s] OPERPROF:       Starting CMU at level 4, MEM:1739.9M, EPOCH TIME: 1692401389.212398
[08/19 04:59:49    629s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1692401389.212641
[08/19 04:59:49    629s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1739.9M, EPOCH TIME: 1692401389.212687
[08/19 04:59:49    629s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1739.9M, EPOCH TIME: 1692401389.212727
[08/19 04:59:49    629s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1692401389.212819
[08/19 04:59:49    629s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:1739.9M, EPOCH TIME: 1692401389.212874
[08/19 04:59:49    629s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1739.9M, EPOCH TIME: 1692401389.212901
[08/19 04:59:49    629s] TDRefine: refinePlace mode is spiral
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.5
[08/19 04:59:49    629s] OPERPROF: Starting RefinePlace at level 1, MEM:1739.9M, EPOCH TIME: 1692401389.212942
[08/19 04:59:49    629s] *** Starting refinePlace (0:10:29 mem=1739.9M) ***
[08/19 04:59:49    629s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:49    629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:59:49    629s] Default power domain name = counter
[08/19 04:59:49    629s] .Default power domain name = counter
[08/19 04:59:49    629s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1739.9M, EPOCH TIME: 1692401389.214221
[08/19 04:59:49    629s] Starting refinePlace ...
[08/19 04:59:49    629s] Default power domain name = counter
[08/19 04:59:49    629s] .One DDP V2 for no tweak run.
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 04:59:49    629s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 04:59:49    629s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:49    629s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 04:59:49    629s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1739.9MB) @(0:10:29 - 0:10:29).
[08/19 04:59:49    629s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 04:59:49    629s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1739.9MB
[08/19 04:59:49    629s] Statistics of distance of Instance movement in refine placement:
[08/19 04:59:49    629s]   maximum (X+Y) =         0.00 um
[08/19 04:59:49    629s]   mean    (X+Y) =         0.00 um
[08/19 04:59:49    629s] Summary Report:
[08/19 04:59:49    629s] Instances move: 0 (out of 24 movable)
[08/19 04:59:49    629s] Instances flipped: 0
[08/19 04:59:49    629s] Mean displacement: 0.00 um
[08/19 04:59:49    629s] Max displacement: 0.00 um 
[08/19 04:59:49    629s] Total instances moved : 0
[08/19 04:59:49    629s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1739.9M, EPOCH TIME: 1692401389.216026
[08/19 04:59:49    629s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 04:59:49    629s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1739.9MB
[08/19 04:59:49    629s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1739.9MB) @(0:10:29 - 0:10:29).
[08/19 04:59:49    629s] *** Finished refinePlace (0:10:29 mem=1739.9M) ***
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.5
[08/19 04:59:49    629s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:1739.9M, EPOCH TIME: 1692401389.216220
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1739.9M, EPOCH TIME: 1692401389.216320
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1739.9M, EPOCH TIME: 1692401389.217435
[08/19 04:59:49    629s] *** maximum move = 0.00 um ***
[08/19 04:59:49    629s] *** Finished re-routing un-routed nets (1739.9M) ***
[08/19 04:59:49    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1739.9M, EPOCH TIME: 1692401389.219286
[08/19 04:59:49    629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1739.9M, EPOCH TIME: 1692401389.221033
[08/19 04:59:49    629s] OPERPROF:     Starting CMU at level 3, MEM:1739.9M, EPOCH TIME: 1692401389.235516
[08/19 04:59:49    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1692401389.235782
[08/19 04:59:49    629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1739.9M, EPOCH TIME: 1692401389.235826
[08/19 04:59:49    629s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1739.9M, EPOCH TIME: 1692401389.235869
[08/19 04:59:49    629s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1739.9M, EPOCH TIME: 1692401389.235926
[08/19 04:59:49    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1739.9M, EPOCH TIME: 1692401389.235979
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1739.9M) ***
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.6
[08/19 04:59:49    629s] *** AreaOpt #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:10:29.4/0:48:23.5 (0.2), mem = 1739.9M
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step TAT Report for AreaOpt #3                                                 21.10-p004_1
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 04:59:49    629s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ OptEval                ]     18   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ OptCommit              ]     18   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ IncrDelayCalc          ]     13   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ RefinePlace            ]      1   0:00:00.0  (  26.9 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 04:59:49    629s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ MISC                   ]          0:00:00.1  (  60.8 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1720.8M, EPOCH TIME: 1692401389.237816
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1663.8M, EPOCH TIME: 1692401389.239131
[08/19 04:59:49    629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 04:59:49    629s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1663.82M, totSessionCpu=0:10:29).
[08/19 04:59:49    629s] **INFO: Flow update: Design timing is met.
[08/19 04:59:49    629s] Begin: GigaOpt postEco DRV Optimization
[08/19 04:59:49    629s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[08/19 04:59:49    629s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:10:29.4/0:48:23.5 (0.2), mem = 1663.8M
[08/19 04:59:49    629s] Info: 1 clock net  excluded from IPO operation.
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.7
[08/19 04:59:49    629s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 04:59:49    629s] ### Creating PhyDesignMc. totSessionCpu=0:10:29 mem=1663.8M
[08/19 04:59:49    629s] OPERPROF: Starting DPlace-Init at level 1, MEM:1663.8M, EPOCH TIME: 1692401389.252459
[08/19 04:59:49    629s] z: 2, totalTracks: 1
[08/19 04:59:49    629s] z: 4, totalTracks: 1
[08/19 04:59:49    629s] z: 6, totalTracks: 1
[08/19 04:59:49    629s] z: 8, totalTracks: 1
[08/19 04:59:49    629s] #spOpts: minPadR=1.1 mergeVia=F 
[08/19 04:59:49    629s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1663.8M, EPOCH TIME: 1692401389.254344
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 04:59:49    629s] OPERPROF:     Starting CMU at level 3, MEM:1663.8M, EPOCH TIME: 1692401389.269024
[08/19 04:59:49    629s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1663.8M, EPOCH TIME: 1692401389.269225
[08/19 04:59:49    629s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1663.8M, EPOCH TIME: 1692401389.269268
[08/19 04:59:49    629s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1663.8MB).
[08/19 04:59:49    629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:1663.8M, EPOCH TIME: 1692401389.269342
[08/19 04:59:49    629s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 04:59:49    629s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:29 mem=1663.8M
[08/19 04:59:49    629s] ### Creating RouteCongInterface, started
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] #optDebug: {0, 1.000}
[08/19 04:59:49    629s] ### Creating RouteCongInterface, finished
[08/19 04:59:49    629s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 04:59:49    629s] ### Creating LA Mngr. totSessionCpu=0:10:29 mem=1663.8M
[08/19 04:59:49    629s] ### Creating LA Mngr, finished. totSessionCpu=0:10:29 mem=1663.8M
[08/19 04:59:49    629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1721.1M, EPOCH TIME: 1692401389.391384
[08/19 04:59:49    629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1721.1M, EPOCH TIME: 1692401389.391462
[08/19 04:59:49    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 04:59:49    629s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/19 04:59:49    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 04:59:49    629s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/19 04:59:49    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 04:59:49    629s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 04:59:49    629s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 74.05%|          |         |
[08/19 04:59:49    629s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 04:59:49    629s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 74.05%| 0:00:00.0|  1721.1M|
[08/19 04:59:49    629s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 04:59:49    629s] Bottom Preferred Layer:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] Via Pillar Rule:
[08/19 04:59:49    629s]     None
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1721.1M) ***
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] Total-nets :: 27, Stn-nets :: 6, ratio :: 22.2222 %
[08/19 04:59:49    629s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1702.0M, EPOCH TIME: 1692401389.393407
[08/19 04:59:49    629s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1664.0M, EPOCH TIME: 1692401389.394459
[08/19 04:59:49    629s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 04:59:49    629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.7
[08/19 04:59:49    629s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:10:29.5/0:48:23.6 (0.2), mem = 1664.0M
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[08/19 04:59:49    629s] =============================================================================================
[08/19 04:59:49    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.2 % )     0:00:00.0 /  0:00:00.0    0.6
[08/19 04:59:49    629s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:49    629s] [ MISC                   ]          0:00:00.1  (  86.5 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:49    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] End: GigaOpt postEco DRV Optimization
[08/19 04:59:49    629s] Register exp ratio and priority group on 0 nets on 27 nets : 
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] Active setup views:
[08/19 04:59:49    629s]  setup
[08/19 04:59:49    629s]   Dominating endpoints: 0
[08/19 04:59:49    629s]   Dominating TNS: -0.000
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 04:59:49    629s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 04:59:49    629s] Type 'man IMPEXT-3530' for more detail.
[08/19 04:59:49    629s] PreRoute RC Extraction called for design counter.
[08/19 04:59:49    629s] RC Extraction called in multi-corner(1) mode.
[08/19 04:59:49    629s] RCMode: PreRoute
[08/19 04:59:49    629s]       RC Corner Indexes            0   
[08/19 04:59:49    629s] Capacitance Scaling Factor   : 1.00000 
[08/19 04:59:49    629s] Resistance Scaling Factor    : 1.00000 
[08/19 04:59:49    629s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 04:59:49    629s] Clock Res. Scaling Factor    : 1.00000 
[08/19 04:59:49    629s] Shrink Factor                : 0.90000
[08/19 04:59:49    629s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 04:59:49    629s] Using capacitance table file ...
[08/19 04:59:49    629s] RC Grid backup saved.
[08/19 04:59:49    629s] LayerId::1 widthSet size::4
[08/19 04:59:49    629s] LayerId::2 widthSet size::4
[08/19 04:59:49    629s] LayerId::3 widthSet size::4
[08/19 04:59:49    629s] LayerId::4 widthSet size::4
[08/19 04:59:49    629s] LayerId::5 widthSet size::4
[08/19 04:59:49    629s] LayerId::6 widthSet size::4
[08/19 04:59:49    629s] LayerId::7 widthSet size::5
[08/19 04:59:49    629s] LayerId::8 widthSet size::5
[08/19 04:59:49    629s] LayerId::9 widthSet size::5
[08/19 04:59:49    629s] LayerId::10 widthSet size::4
[08/19 04:59:49    629s] LayerId::11 widthSet size::3
[08/19 04:59:49    629s] Skipped RC grid update for preRoute extraction.
[08/19 04:59:49    629s] eee: pegSigSF::1.070000
[08/19 04:59:49    629s] Initializing multi-corner capacitance tables ... 
[08/19 04:59:49    629s] Initializing multi-corner resistance tables ...
[08/19 04:59:49    629s] Creating RPSQ from WeeR and WRes ...
[08/19 04:59:49    629s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 04:59:49    629s] eee: l::2 avDens::0.046472 usedTrk::7.946784 availTrk::171.000000 sigTrk::7.946784
[08/19 04:59:49    629s] eee: l::3 avDens::0.037687 usedTrk::6.783626 availTrk::180.000000 sigTrk::6.783626
[08/19 04:59:49    629s] eee: l::4 avDens::0.000260 usedTrk::0.022222 availTrk::85.500000 sigTrk::0.022222
[08/19 04:59:49    629s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:49    629s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:49    629s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:49    629s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:49    629s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 04:59:49    629s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 04:59:49    629s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 04:59:49    629s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 04:59:49    629s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 04:59:49    629s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1648.617M)
[08/19 04:59:49    629s] Skewing Data Summary (End_of_FINAL)
[08/19 04:59:49    629s] --------------------------------------------------
[08/19 04:59:49    629s]  Total skewed count:0
[08/19 04:59:49    629s] --------------------------------------------------
[08/19 04:59:49    629s] Starting delay calculation for Setup views
[08/19 04:59:49    629s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 04:59:49    629s] #################################################################################
[08/19 04:59:49    629s] # Design Stage: PreRoute
[08/19 04:59:49    629s] # Design Name: counter
[08/19 04:59:49    629s] # Design Mode: 90nm
[08/19 04:59:49    629s] # Analysis Mode: MMMC Non-OCV 
[08/19 04:59:49    629s] # Parasitics Mode: No SPEF/RCDB 
[08/19 04:59:49    629s] # Signoff Settings: SI Off 
[08/19 04:59:49    629s] #################################################################################
[08/19 04:59:49    629s] Calculate delays in BcWc mode...
[08/19 04:59:49    629s] Topological Sorting (REAL = 0:00:00.0, MEM = 1644.6M, InitMEM = 1644.6M)
[08/19 04:59:49    629s] Start delay calculation (fullDC) (1 T). (MEM=1644.64)
[08/19 04:59:49    629s] End AAE Lib Interpolated Model. (MEM=1656.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:49    629s] Total number of fetched objects 27
[08/19 04:59:49    629s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 04:59:49    629s] End delay calculation. (MEM=1671.84 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:49    629s] End delay calculation (fullDC). (MEM=1671.84 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 04:59:49    629s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1671.8M) ***
[08/19 04:59:49    629s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:30 mem=1671.8M)
[08/19 04:59:49    629s] Started Early Global Route kernel ( Curr Mem: 1671.84 MB )
[08/19 04:59:49    629s] (I)      ==================== Layers =====================
[08/19 04:59:49    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:49    629s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 04:59:49    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:49    629s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 04:59:49    629s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 04:59:49    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:49    629s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 04:59:49    629s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 04:59:49    629s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 04:59:49    629s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 04:59:49    629s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 04:59:49    629s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 04:59:49    629s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 04:59:49    629s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 04:59:49    629s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 04:59:49    629s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 04:59:49    629s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 04:59:49    629s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 04:59:49    629s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 04:59:49    629s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 04:59:49    629s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 04:59:49    629s] (I)      Started Import and model ( Curr Mem: 1671.84 MB )
[08/19 04:59:49    629s] (I)      Default power domain name = counter
[08/19 04:59:49    629s] .== Non-default Options ==
[08/19 04:59:49    629s] (I)      Build term to term wires                           : false
[08/19 04:59:49    629s] (I)      Maximum routing layer                              : 11
[08/19 04:59:49    629s] (I)      Number of threads                                  : 1
[08/19 04:59:49    629s] (I)      Method to set GCell size                           : row
[08/19 04:59:49    629s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 04:59:49    629s] (I)      Use row-based GCell size
[08/19 04:59:49    629s] (I)      Use row-based GCell align
[08/19 04:59:49    629s] (I)      layer 0 area = 80000
[08/19 04:59:49    629s] (I)      layer 1 area = 80000
[08/19 04:59:49    629s] (I)      layer 2 area = 80000
[08/19 04:59:49    629s] (I)      layer 3 area = 80000
[08/19 04:59:49    629s] (I)      layer 4 area = 80000
[08/19 04:59:49    629s] (I)      layer 5 area = 80000
[08/19 04:59:49    629s] (I)      layer 6 area = 80000
[08/19 04:59:49    629s] (I)      layer 7 area = 80000
[08/19 04:59:49    629s] (I)      layer 8 area = 80000
[08/19 04:59:49    629s] (I)      layer 9 area = 400000
[08/19 04:59:49    629s] (I)      layer 10 area = 400000
[08/19 04:59:49    629s] (I)      GCell unit size   : 3420
[08/19 04:59:49    629s] (I)      GCell multiplier  : 1
[08/19 04:59:49    629s] (I)      GCell row height  : 3420
[08/19 04:59:49    629s] (I)      Actual row height : 3420
[08/19 04:59:49    629s] (I)      GCell align ref   : 10000 10260
[08/19 04:59:49    629s] [NR-eGR] Track table information for default rule: 
[08/19 04:59:49    629s] [NR-eGR] Metal1 has no routable track
[08/19 04:59:49    629s] [NR-eGR] Metal2 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal3 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal4 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal5 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal6 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal7 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal8 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal9 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal10 has single uniform track structure
[08/19 04:59:49    629s] [NR-eGR] Metal11 has single uniform track structure
[08/19 04:59:49    629s] (I)      ==================== Default via =====================
[08/19 04:59:49    629s] (I)      +----+------------------+----------------------------+
[08/19 04:59:49    629s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 04:59:49    629s] (I)      +----+------------------+----------------------------+
[08/19 04:59:49    629s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 04:59:49    629s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 04:59:49    629s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 04:59:49    629s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 04:59:49    629s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 04:59:49    629s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 04:59:49    629s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 04:59:49    629s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 04:59:49    629s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 04:59:49    629s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 04:59:49    629s] (I)      +----+------------------+----------------------------+
[08/19 04:59:49    629s] [NR-eGR] Read 384 PG shapes
[08/19 04:59:49    629s] [NR-eGR] Read 0 clock shapes
[08/19 04:59:49    629s] [NR-eGR] Read 0 other shapes
[08/19 04:59:49    629s] [NR-eGR] #Routing Blockages  : 0
[08/19 04:59:49    629s] [NR-eGR] #Instance Blockages : 0
[08/19 04:59:49    629s] [NR-eGR] #PG Blockages       : 384
[08/19 04:59:49    629s] [NR-eGR] #Halo Blockages     : 0
[08/19 04:59:49    629s] [NR-eGR] #Boundary Blockages : 0
[08/19 04:59:49    629s] [NR-eGR] #Clock Blockages    : 0
[08/19 04:59:49    629s] [NR-eGR] #Other Blockages    : 0
[08/19 04:59:49    629s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 04:59:49    629s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 04:59:49    629s] [NR-eGR] Read 27 nets ( ignored 0 )
[08/19 04:59:49    629s] (I)      early_global_route_priority property id does not exist.
[08/19 04:59:49    629s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 04:59:49    629s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 04:59:49    629s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 04:59:49    629s] (I)      Number of ignored nets                =      0
[08/19 04:59:49    629s] (I)      Number of connected nets              =      0
[08/19 04:59:49    629s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 04:59:49    629s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 04:59:49    629s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 04:59:49    629s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 04:59:49    629s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 04:59:49    629s] (I)      Ndr track 0 does not exist
[08/19 04:59:49    629s] (I)      ---------------------Grid Graph Info--------------------
[08/19 04:59:49    629s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 04:59:49    629s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 04:59:49    629s] (I)      Site width          :   400  (dbu)
[08/19 04:59:49    629s] (I)      Row height          :  3420  (dbu)
[08/19 04:59:49    629s] (I)      GCell row height    :  3420  (dbu)
[08/19 04:59:49    629s] (I)      GCell width         :  3420  (dbu)
[08/19 04:59:49    629s] (I)      GCell height        :  3420  (dbu)
[08/19 04:59:49    629s] (I)      Grid                :    15    10    11
[08/19 04:59:49    629s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 04:59:49    629s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 04:59:49    629s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 04:59:49    629s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 04:59:49    629s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 04:59:49    629s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 04:59:49    629s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 04:59:49    629s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 04:59:49    629s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 04:59:49    629s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 04:59:49    629s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 04:59:49    629s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 04:59:49    629s] (I)      --------------------------------------------------------
[08/19 04:59:49    629s] 
[08/19 04:59:49    629s] [NR-eGR] ============ Routing rule table ============
[08/19 04:59:49    629s] [NR-eGR] Rule id: 0  Nets: 27
[08/19 04:59:49    629s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 04:59:49    629s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 04:59:49    629s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 04:59:49    629s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:49    629s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 04:59:49    629s] [NR-eGR] ========================================
[08/19 04:59:49    629s] [NR-eGR] 
[08/19 04:59:49    629s] (I)      =============== Blocked Tracks ===============
[08/19 04:59:49    629s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:49    629s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 04:59:49    629s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:49    629s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 04:59:49    629s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 04:59:49    629s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 04:59:49    629s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 04:59:49    629s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 04:59:49    629s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 04:59:49    629s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 04:59:49    629s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 04:59:49    629s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 04:59:49    629s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 04:59:49    629s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 04:59:49    629s] (I)      +-------+---------+----------+---------------+
[08/19 04:59:49    629s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.84 MB )
[08/19 04:59:49    629s] (I)      Reset routing kernel
[08/19 04:59:49    629s] (I)      Started Global Routing ( Curr Mem: 1671.84 MB )
[08/19 04:59:49    629s] (I)      totalPins=95  totalGlobalPin=90 (94.74%)
[08/19 04:59:49    629s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 04:59:49    629s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 11]
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1a Route ============
[08/19 04:59:49    629s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1b Route ============
[08/19 04:59:49    629s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 04:59:49    629s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188800e+02um
[08/19 04:59:49    629s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 04:59:49    629s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1c Route ============
[08/19 04:59:49    629s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1d Route ============
[08/19 04:59:49    629s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1e Route ============
[08/19 04:59:49    629s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 04:59:49    629s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188800e+02um
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] (I)      ============  Phase 1l Route ============
[08/19 04:59:49    629s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 04:59:49    629s] (I)      Layer  2:       1045        98         0           0        1154    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  3:       1193        58         0           0        1260    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 04:59:49    629s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 04:59:49    629s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 04:59:49    629s] (I)      Total:          9243       156         0         519       10101    ( 4.89%) 
[08/19 04:59:49    629s] (I)      
[08/19 04:59:49    629s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 04:59:49    629s] [NR-eGR]                        OverCon            
[08/19 04:59:49    629s] [NR-eGR]                         #Gcell     %Gcell
[08/19 04:59:49    629s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 04:59:49    629s] [NR-eGR] ----------------------------------------------
[08/19 04:59:49    629s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR] ----------------------------------------------
[08/19 04:59:49    629s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 04:59:49    629s] [NR-eGR] 
[08/19 04:59:49    629s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.85 MB )
[08/19 04:59:49    629s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 04:59:49    629s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 04:59:49    629s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1679.85 MB )
[08/19 04:59:49    629s] (I)      ===================================== Runtime Summary ======================================
[08/19 04:59:49    629s] (I)       Step                                         %       Start      Finish      Real       CPU 
[08/19 04:59:49    629s] (I)      --------------------------------------------------------------------------------------------
[08/19 04:59:49    629s] (I)       Early Global Route kernel              100.00%  438.15 sec  438.16 sec  0.02 sec  0.02 sec 
[08/19 04:59:49    629s] (I)       +-Import and model                      31.79%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Create place DB                      1.65%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Import place data                  1.26%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read instances and placement     0.28%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read nets                        0.22%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Create route DB                     16.80%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Import route data (1T)            15.53%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.37%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read routing blockages         0.01%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read instance blockages        0.10%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read PG blockages              0.36%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read clock blockages           0.10%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read other blockages           0.10%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Read boundary cut boxes        0.01%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read blackboxes                  0.07%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read prerouted                   0.20%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read unlegalized nets            0.02%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Read nets                        0.17%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Set up via pillars               0.02%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Initialize 3D grid graph         0.04%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Model blockage capacity          1.73%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | | +-Initialize 3D capacity         1.01%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Read aux data                        0.01%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Others data preparation              0.31%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Create route kernel                 10.76%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       +-Global Routing                        47.14%  438.15 sec  438.16 sec  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)       | +-Initialization                       0.14%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Net group 1                         42.24%  438.15 sec  438.16 sec  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)       | | +-Generate topology                  0.19%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1a                           3.00%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Pattern routing (1T)             2.04%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Add via demand to 2D             0.06%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1b                           0.25%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1c                           0.24%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1d                           0.08%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1e                           0.62%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | | +-Route legalization               0.01%  438.15 sec  438.15 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | | +-Phase 1l                          34.15%  438.15 sec  438.16 sec  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)       | | | +-Layer assignment (1T)           33.65%  438.16 sec  438.16 sec  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)       | +-Clean cong LA                        0.01%  438.16 sec  438.16 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       +-Export 3D cong map                     0.90%  438.16 sec  438.16 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)       | +-Export 2D cong map                   0.25%  438.16 sec  438.16 sec  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)      ===================== Summary by functions =====================
[08/19 04:59:49    629s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 04:59:49    629s] (I)      ----------------------------------------------------------------
[08/19 04:59:49    629s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 04:59:49    629s] (I)        1  Global Routing                  47.14%  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)        1  Import and model                31.79%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        1  Export 3D cong map               0.90%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Net group 1                     42.24%  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)        2  Create route DB                 16.80%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Create route kernel             10.76%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Create place DB                  1.65%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Others data preparation          0.31%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Export 2D cong map               0.25%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1l                        34.15%  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)        3  Import route data (1T)          15.53%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1a                         3.00%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Import place data                1.26%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1e                         0.62%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1b                         0.25%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1c                         0.24%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Generate topology                0.19%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        3  Phase 1d                         0.08%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Layer assignment (1T)           33.65%  0.01 sec  0.01 sec 
[08/19 04:59:49    629s] (I)        4  Read blockages ( Layer 2-11 )    3.37%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Pattern routing (1T)             2.04%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Model blockage capacity          1.73%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Read nets                        0.39%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Read instances and placement     0.28%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Read prerouted                   0.20%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Read blackboxes                  0.07%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Add via demand to 2D             0.06%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Initialize 3D grid graph         0.04%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Initialize 3D capacity           1.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read PG blockages                0.36%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read clock blockages             0.10%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read other blockages             0.10%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read instance blockages          0.10%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 04:59:49    629s] OPERPROF: Starting HotSpotCal at level 1, MEM:1679.8M, EPOCH TIME: 1692401389.539402
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:59:49    629s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:59:49    629s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1679.8M, EPOCH TIME: 1692401389.539591
[08/19 04:59:49    629s] [hotspot] Hotspot report including placement blocked areas
[08/19 04:59:49    629s] OPERPROF: Starting HotSpotCal at level 1, MEM:1679.8M, EPOCH TIME: 1692401389.539689
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 04:59:49    629s] [hotspot] +------------+---------------+---------------+
[08/19 04:59:49    629s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 04:59:49    629s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 04:59:49    629s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1679.8M, EPOCH TIME: 1692401389.539850
[08/19 04:59:49    629s] Reported timing to dir ./timingReports
[08/19 04:59:49    629s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1367.8M, totSessionCpu=0:10:30 **
[08/19 04:59:49    629s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1632.9M, EPOCH TIME: 1692401389.545026
[08/19 04:59:49    629s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1632.9M, EPOCH TIME: 1692401389.559760
[08/19 04:59:50    629s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.623  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1369.1M, totSessionCpu=0:10:30 **
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] TimeStamp Deleting Cell Server Begin ...
[08/19 04:59:50    629s] Deleting Lib Analyzer.
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] TimeStamp Deleting Cell Server End ...
[08/19 04:59:50    629s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[08/19 04:59:50    629s] Type 'man IMPOPT-3195' for more detail.
[08/19 04:59:50    629s] *** Finished optDesign ***
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.8 real=0:00:07.6)
[08/19 04:59:50    629s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[08/19 04:59:50    629s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[08/19 04:59:50    629s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[08/19 04:59:50    629s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[08/19 04:59:50    629s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[08/19 04:59:50    629s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/19 04:59:50    629s] Info: pop threads available for lower-level modules during optimization.
[08/19 04:59:50    629s] clean pInstBBox. size 0
[08/19 04:59:50    629s] All LLGs are deleted
[08/19 04:59:50    629s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1648.3M, EPOCH TIME: 1692401390.222206
[08/19 04:59:50    629s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1648.3M, EPOCH TIME: 1692401390.222282
[08/19 04:59:50    629s] Disable CTE adjustment.
[08/19 04:59:50    629s] #optDebug: fT-D <X 1 0 0 0>
[08/19 04:59:50    629s] VSMManager cleared!
[08/19 04:59:50    629s] **place_opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 1565.3M **
[08/19 04:59:50    629s] *** Finished GigaPlace ***
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] *** Summary of all messages that are not suppressed in this session:
[08/19 04:59:50    629s] Severity  ID               Count  Summary                                  
[08/19 04:59:50    629s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[08/19 04:59:50    629s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 04:59:50    629s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/19 04:59:50    629s] *** Message Summary: 6 warning(s), 0 error(s)
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] *** place_opt_design #1 [finish] : cpu/real = 0:00:05.9/0:00:06.6 (0.9), totSession cpu/real = 0:10:29.8/0:48:24.5 (0.2), mem = 1565.3M
[08/19 04:59:50    629s] 
[08/19 04:59:50    629s] =============================================================================================
[08/19 04:59:50    629s]  Final TAT Report for place_opt_design #1                                       21.10-p004_1
[08/19 04:59:50    629s] =============================================================================================
[08/19 04:59:50    629s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 04:59:50    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:50    629s] [ InitOpt                ]      1   0:00:01.4  (  20.9 % )     0:00:01.5 /  0:00:01.4    0.9
[08/19 04:59:50    629s] [ WnsOpt                 ]      1   0:00:00.8  (  12.8 % )     0:00:01.0 /  0:00:01.0    1.0
[08/19 04:59:50    629s] [ GlobalOpt              ]      1   0:00:00.8  (  12.2 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 04:59:50    629s] [ DrvOpt                 ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 04:59:50    629s] [ SimplifyNetlist        ]      1   0:00:00.9  (  14.1 % )     0:00:00.9 /  0:00:00.9    1.0
[08/19 04:59:50    629s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:50    629s] [ AreaOpt                ]      3   0:00:00.8  (  11.6 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 04:59:50    629s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.2    0.2
[08/19 04:59:50    629s] [ DrvReport              ]      2   0:00:00.6  (   9.1 % )     0:00:00.6 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:50    629s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:50    629s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ IncrReplace            ]      1   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 04:59:50    629s] [ RefinePlace            ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:50    629s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.1
[08/19 04:59:50    629s] [ ExtractRC              ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:50    629s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 04:59:50    629s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 04:59:50    629s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 04:59:50    629s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 04:59:50    629s] [ MISC                   ]          0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    0.9
[08/19 04:59:50    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:50    629s]  place_opt_design #1 TOTAL          0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:05.9    0.9
[08/19 04:59:50    629s] ---------------------------------------------------------------------------------------------
[08/19 04:59:50    629s] 
[08/19 05:00:07    633s] <CMD> report_timing
[08/19 05:00:35    639s] <CMD> timeDesign -preCTS
[08/19 05:00:35    639s] #optDebug: fT-S <1 1 0 0 0>
[08/19 05:00:35    639s] *** timeDesign #1 [begin] : totSession cpu/real = 0:10:39.1/0:49:10.1 (0.2), mem = 1571.2M
[08/19 05:00:35    639s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:00:35    639s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1567.2M, EPOCH TIME: 1692401435.897939
[08/19 05:00:35    639s] All LLGs are deleted
[08/19 05:00:35    639s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1567.2M, EPOCH TIME: 1692401435.897988
[08/19 05:00:35    639s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1567.2M, EPOCH TIME: 1692401435.898031
[08/19 05:00:35    639s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1567.2M, EPOCH TIME: 1692401435.898080
[08/19 05:00:35    639s] Start to check current routing status for nets...
[08/19 05:00:35    639s] All nets are already routed correctly.
[08/19 05:00:35    639s] End to check current routing status for nets (mem=1567.2M)
[08/19 05:00:35    639s] Effort level <high> specified for reg2reg path_group
[08/19 05:00:35    639s] All LLGs are deleted
[08/19 05:00:35    639s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1569.2M, EPOCH TIME: 1692401435.921630
[08/19 05:00:35    639s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1569.2M, EPOCH TIME: 1692401435.921889
[08/19 05:00:35    639s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1569.2M, EPOCH TIME: 1692401435.921938
[08/19 05:00:35    639s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1569.2M, EPOCH TIME: 1692401435.922718
[08/19 05:00:35    639s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1569.2M, EPOCH TIME: 1692401435.937463
[08/19 05:00:35    639s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1577.9M, EPOCH TIME: 1692401435.939718
[08/19 05:00:35    639s] Fast DP-INIT is on for default
[08/19 05:00:35    639s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1577.9M, EPOCH TIME: 1692401435.940762
[08/19 05:00:35    639s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1577.9M, EPOCH TIME: 1692401435.940894
[08/19 05:00:35    639s] All LLGs are deleted
[08/19 05:00:35    639s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1577.9M, EPOCH TIME: 1692401435.941314
[08/19 05:00:35    639s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1577.9M, EPOCH TIME: 1692401435.941489
[08/19 05:00:36    639s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.009  |  0.009  |  0.623  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[08/19 05:00:36    639s] Total CPU time: 0.1 sec
[08/19 05:00:36    639s] Total Real time: 1.0 sec
[08/19 05:00:36    639s] Total Memory Usage: 1583.339844 Mbytes
[08/19 05:00:36    639s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:10:39.2/0:49:10.9 (0.2), mem = 1583.3M
[08/19 05:00:36    639s] 
[08/19 05:00:36    639s] =============================================================================================
[08/19 05:00:36    639s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[08/19 05:00:36    639s] =============================================================================================
[08/19 05:00:36    639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:00:36    639s] ---------------------------------------------------------------------------------------------
[08/19 05:00:36    639s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:00:36    639s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.6 % )     0:00:00.7 /  0:00:00.0    0.1
[08/19 05:00:36    639s] [ DrvReport              ]      1   0:00:00.6  (  87.1 % )     0:00:00.6 /  0:00:00.0    0.0
[08/19 05:00:36    639s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:00:36    639s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:00:36    639s] [ GenerateReports        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:00:36    639s] [ MISC                   ]          0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 05:00:36    639s] ---------------------------------------------------------------------------------------------
[08/19 05:00:36    639s]  timeDesign #1 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[08/19 05:00:36    639s] ---------------------------------------------------------------------------------------------
[08/19 05:00:36    639s] 
[08/19 05:00:36    639s] Info: pop threads available for lower-level modules during optimization.
[08/19 05:07:59    729s] <CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX8 CLKBUFX12 CLKBUFX4}
[08/19 05:09:28    748s] <CMD> set_ccopt_property target_max_trans 0.1
[08/19 05:10:23    759s] <CMD> ccopt_design
[08/19 05:10:23    759s] #% Begin ccopt_design (date=08/19 05:10:23, mem=1280.6M)
[08/19 05:10:23    759s] Turning off fast DC mode.
[08/19 05:10:23    759s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:12:39.2/0:58:57.4 (0.2), mem = 1573.8M
[08/19 05:10:23    759s] Runtime...
[08/19 05:10:23    759s] **INFO: User's settings:
[08/19 05:10:23    759s] setNanoRouteMode -droutePostRouteSpreadWire         1
[08/19 05:10:23    759s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[08/19 05:10:23    759s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[08/19 05:10:23    759s] setNanoRouteMode -extractThirdPartyCompatible       false
[08/19 05:10:23    759s] setNanoRouteMode -grouteExpTdStdDelay               38.8
[08/19 05:10:23    759s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[08/19 05:10:23    759s] setNanoRouteMode -timingEngine                      {}
[08/19 05:10:23    759s] setExtractRCMode -engine                            preRoute
[08/19 05:10:23    759s] setDelayCalMode -enable_high_fanout                 true
[08/19 05:10:23    759s] setDelayCalMode -engine                             aae
[08/19 05:10:23    759s] setDelayCalMode -ignoreNetLoad                      false
[08/19 05:10:23    759s] setDelayCalMode -socv_accuracy_mode                 low
[08/19 05:10:23    759s] setOptMode -activeHoldViews                         { hold }
[08/19 05:10:23    759s] setOptMode -activeSetupViews                        { setup }
[08/19 05:10:23    759s] setOptMode -autoSetupViews                          { setup}
[08/19 05:10:23    759s] setOptMode -autoTDGRSetupViews                      { setup}
[08/19 05:10:23    759s] setOptMode -drcMargin                               0
[08/19 05:10:23    759s] setOptMode -fixDrc                                  true
[08/19 05:10:23    759s] setOptMode -optimizeFF                              true
[08/19 05:10:23    759s] setOptMode -preserveAllSequential                   true
[08/19 05:10:23    759s] setOptMode -setupTargetSlack                        0
[08/19 05:10:23    759s] setPlaceMode -place_design_floorplan_mode           false
[08/19 05:10:23    759s] setPlaceMode -place_detail_check_route              false
[08/19 05:10:23    759s] setPlaceMode -place_detail_preserve_routing         true
[08/19 05:10:23    759s] setPlaceMode -place_detail_remove_affected_routing  false
[08/19 05:10:23    759s] setPlaceMode -place_detail_swap_eeq_cells           false
[08/19 05:10:23    759s] setPlaceMode -place_global_clock_gate_aware         true
[08/19 05:10:23    759s] setPlaceMode -place_global_cong_effort              high
[08/19 05:10:23    759s] setPlaceMode -place_global_ignore_scan              true
[08/19 05:10:23    759s] setPlaceMode -place_global_ignore_spare             false
[08/19 05:10:23    759s] setPlaceMode -place_global_module_aware_spare       false
[08/19 05:10:23    759s] setPlaceMode -place_global_place_io_pins            false
[08/19 05:10:23    759s] setPlaceMode -place_global_reorder_scan             true
[08/19 05:10:23    759s] setPlaceMode -powerDriven                           false
[08/19 05:10:23    759s] setPlaceMode -timingDriven                          true
[08/19 05:10:23    759s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[08/19 05:10:23    759s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[08/19 05:10:23    759s] (ccopt_design): create_ccopt_clock_tree_spec
[08/19 05:10:23    759s] Creating clock tree spec for modes (timing configs): sdc
[08/19 05:10:23    759s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 05:10:23    759s] Summary for sequential cells identification: 
[08/19 05:10:23    759s]   Identified SBFF number: 104
[08/19 05:10:23    759s]   Identified MBFF number: 0
[08/19 05:10:23    759s]   Identified SB Latch number: 0
[08/19 05:10:23    759s]   Identified MB Latch number: 0
[08/19 05:10:23    759s]   Not identified SBFF number: 16
[08/19 05:10:23    759s]   Not identified MBFF number: 0
[08/19 05:10:23    759s]   Not identified SB Latch number: 0
[08/19 05:10:23    759s]   Not identified MB Latch number: 0
[08/19 05:10:23    759s]   Number of sequential cells which are not FFs: 32
[08/19 05:10:23    759s]  Visiting view : setup
[08/19 05:10:23    759s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 05:10:23    759s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 05:10:23    759s]  Visiting view : hold
[08/19 05:10:23    759s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 05:10:23    759s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 05:10:23    759s] TLC MultiMap info (StdDelay):
[08/19 05:10:23    759s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 05:10:23    759s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 05:10:23    759s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 05:10:23    759s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 05:10:23    759s]  Setting StdDelay to: 36.8ps
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 05:10:23    759s] Reset timing graph...
[08/19 05:10:23    759s] Ignoring AAE DB Resetting ...
[08/19 05:10:23    759s] Reset timing graph done.
[08/19 05:10:23    759s] Ignoring AAE DB Resetting ...
[08/19 05:10:23    759s] Analyzing clock structure...
[08/19 05:10:23    759s] Analyzing clock structure done.
[08/19 05:10:23    759s] Reset timing graph...
[08/19 05:10:23    759s] Ignoring AAE DB Resetting ...
[08/19 05:10:23    759s] Reset timing graph done.
[08/19 05:10:23    759s] Extracting original clock gating for clk...
[08/19 05:10:23    759s]   clock_tree clk contains 8 sinks and 0 clock gates.
[08/19 05:10:23    759s] Extracting original clock gating for clk done.
[08/19 05:10:23    759s] The skew group clk/sdc was created. It contains 8 sinks and 1 sources.
[08/19 05:10:23    759s] Checking clock tree convergence...
[08/19 05:10:23    759s] Checking clock tree convergence done.
[08/19 05:10:23    759s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[08/19 05:10:23    759s] Set place::cacheFPlanSiteMark to 1
[08/19 05:10:23    759s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[08/19 05:10:23    759s] Using CCOpt effort standard.
[08/19 05:10:23    759s] CCOpt::Phase::Initialization...
[08/19 05:10:23    759s] Check Prerequisites...
[08/19 05:10:23    759s] Leaving CCOpt scope - CheckPlace...
[08/19 05:10:23    759s] OPERPROF: Starting checkPlace at level 1, MEM:1575.8M, EPOCH TIME: 1692402023.238619
[08/19 05:10:23    759s] z: 2, totalTracks: 1
[08/19 05:10:23    759s] z: 4, totalTracks: 1
[08/19 05:10:23    759s] z: 6, totalTracks: 1
[08/19 05:10:23    759s] z: 8, totalTracks: 1
[08/19 05:10:23    759s] All LLGs are deleted
[08/19 05:10:23    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1575.8M, EPOCH TIME: 1692402023.240482
[08/19 05:10:23    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1575.8M, EPOCH TIME: 1692402023.240686
[08/19 05:10:23    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1575.8M, EPOCH TIME: 1692402023.240726
[08/19 05:10:23    759s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1575.8M, EPOCH TIME: 1692402023.241527
[08/19 05:10:23    759s] Core basic site is CoreSite
[08/19 05:10:23    759s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1575.8M, EPOCH TIME: 1692402023.241612
[08/19 05:10:23    759s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1568.6M, EPOCH TIME: 1692402023.244261
[08/19 05:10:23    759s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 05:10:23    759s] SiteArray: use 4,096 bytes
[08/19 05:10:23    759s] SiteArray: current memory after site array memory allocation 1568.6M
[08/19 05:10:23    759s] SiteArray: FP blocked sites are writable
[08/19 05:10:23    759s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1568.6M, EPOCH TIME: 1692402023.245125
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:23    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1568.6M, EPOCH TIME: 1692402023.245299
[08/19 05:10:23    759s] Begin checking placement ... (start mem=1575.8M, init mem=1568.6M)
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Running CheckPlace using 1 thread in normal mode...
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] ...checkPlace normal is done!
[08/19 05:10:23    759s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1568.6M, EPOCH TIME: 1692402023.245796
[08/19 05:10:23    759s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1568.6M, EPOCH TIME: 1692402023.245855
[08/19 05:10:23    759s] *info: Placed = 24            
[08/19 05:10:23    759s] *info: Unplaced = 0           
[08/19 05:10:23    759s] Placement Density:74.05%(80/108)
[08/19 05:10:23    759s] Placement Density (including fixed std cells):74.05%(80/108)
[08/19 05:10:23    759s] All LLGs are deleted
[08/19 05:10:23    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.6M, EPOCH TIME: 1692402023.246077
[08/19 05:10:23    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.6M, EPOCH TIME: 1692402023.246385
[08/19 05:10:23    759s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1568.6M)
[08/19 05:10:23    759s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.010, MEM:1568.6M, EPOCH TIME: 1692402023.248237
[08/19 05:10:23    759s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Innovus will update I/O latencies
[08/19 05:10:23    759s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Executing ccopt post-processing.
[08/19 05:10:23    759s] Synthesizing clock trees with CCOpt...
[08/19 05:10:23    759s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/19 05:10:23    759s] CCOpt::Phase::PreparingToBalance...
[08/19 05:10:23    759s] Leaving CCOpt scope - Initializing power interface...
[08/19 05:10:23    759s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Positive (advancing) pin insertion delays
[08/19 05:10:23    759s] =========================================
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Found 0 advancing pin insertion delay (0.000% of 8 clock tree sinks)
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Negative (delaying) pin insertion delays
[08/19 05:10:23    759s] ========================================
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] Found 0 delaying pin insertion delay (0.000% of 8 clock tree sinks)
[08/19 05:10:23    759s] Notify start of optimization...
[08/19 05:10:23    759s] Notify start of optimization done.
[08/19 05:10:23    759s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[08/19 05:10:23    759s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:23    759s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1568.6M, EPOCH TIME: 1692402023.251931
[08/19 05:10:23    759s] All LLGs are deleted
[08/19 05:10:23    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1568.6M, EPOCH TIME: 1692402023.251976
[08/19 05:10:23    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1568.6M, EPOCH TIME: 1692402023.252012
[08/19 05:10:23    759s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:1558.6M, EPOCH TIME: 1692402023.254865
[08/19 05:10:23    759s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:23    759s] ### Creating LA Mngr. totSessionCpu=0:12:39 mem=1558.6M
[08/19 05:10:23    759s] ### Creating LA Mngr, finished. totSessionCpu=0:12:39 mem=1558.6M
[08/19 05:10:23    759s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      ==================== Layers =====================
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:23    759s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:23    759s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:23    759s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:23    759s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      Started Import and model ( Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      Default power domain name = counter
[08/19 05:10:23    759s] .== Non-default Options ==
[08/19 05:10:23    759s] (I)      Maximum routing layer                              : 11
[08/19 05:10:23    759s] (I)      Number of threads                                  : 1
[08/19 05:10:23    759s] (I)      Method to set GCell size                           : row
[08/19 05:10:23    759s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:23    759s] (I)      Use row-based GCell size
[08/19 05:10:23    759s] (I)      Use row-based GCell align
[08/19 05:10:23    759s] (I)      layer 0 area = 80000
[08/19 05:10:23    759s] (I)      layer 1 area = 80000
[08/19 05:10:23    759s] (I)      layer 2 area = 80000
[08/19 05:10:23    759s] (I)      layer 3 area = 80000
[08/19 05:10:23    759s] (I)      layer 4 area = 80000
[08/19 05:10:23    759s] (I)      layer 5 area = 80000
[08/19 05:10:23    759s] (I)      layer 6 area = 80000
[08/19 05:10:23    759s] (I)      layer 7 area = 80000
[08/19 05:10:23    759s] (I)      layer 8 area = 80000
[08/19 05:10:23    759s] (I)      layer 9 area = 400000
[08/19 05:10:23    759s] (I)      layer 10 area = 400000
[08/19 05:10:23    759s] (I)      GCell unit size   : 3420
[08/19 05:10:23    759s] (I)      GCell multiplier  : 1
[08/19 05:10:23    759s] (I)      GCell row height  : 3420
[08/19 05:10:23    759s] (I)      Actual row height : 3420
[08/19 05:10:23    759s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:23    759s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:23    759s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:23    759s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:23    759s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:23    759s] (I)      ==================== Default via =====================
[08/19 05:10:23    759s] (I)      +----+------------------+----------------------------+
[08/19 05:10:23    759s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 05:10:23    759s] (I)      +----+------------------+----------------------------+
[08/19 05:10:23    759s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 05:10:23    759s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 05:10:23    759s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 05:10:23    759s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 05:10:23    759s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 05:10:23    759s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 05:10:23    759s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 05:10:23    759s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 05:10:23    759s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 05:10:23    759s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 05:10:23    759s] (I)      +----+------------------+----------------------------+
[08/19 05:10:23    759s] [NR-eGR] Read 384 PG shapes
[08/19 05:10:23    759s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:23    759s] [NR-eGR] Read 0 other shapes
[08/19 05:10:23    759s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:23    759s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:23    759s] [NR-eGR] #PG Blockages       : 384
[08/19 05:10:23    759s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:23    759s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:23    759s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:23    759s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:23    759s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:23    759s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 05:10:23    759s] [NR-eGR] Read 27 nets ( ignored 0 )
[08/19 05:10:23    759s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:23    759s] (I)      Read Num Blocks=384  Num Prerouted Wires=0  Num CS=0
[08/19 05:10:23    759s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 05:10:23    759s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 05:10:23    759s] (I)      Number of ignored nets                =      0
[08/19 05:10:23    759s] (I)      Number of connected nets              =      0
[08/19 05:10:23    759s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:23    759s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:23    759s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:23    759s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:23    759s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[08/19 05:10:23    759s] (I)      Ndr track 0 does not exist
[08/19 05:10:23    759s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:23    759s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:23    759s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:23    759s] (I)      Site width          :   400  (dbu)
[08/19 05:10:23    759s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:23    759s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:23    759s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:23    759s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:23    759s] (I)      Grid                :    15    10    11
[08/19 05:10:23    759s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:23    759s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:23    759s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:23    759s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:23    759s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:23    759s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:23    759s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:23    759s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:23    759s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:23    759s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:23    759s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:23    759s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:23    759s] (I)      --------------------------------------------------------
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:23    759s] [NR-eGR] Rule id: 0  Nets: 27
[08/19 05:10:23    759s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:23    759s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:23    759s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:23    759s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:23    759s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:23    759s] [NR-eGR] ========================================
[08/19 05:10:23    759s] [NR-eGR] 
[08/19 05:10:23    759s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:23    759s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:23    759s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:23    759s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:23    759s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:23    759s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 05:10:23    759s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:23    759s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 05:10:23    759s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:23    759s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 05:10:23    759s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:23    759s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 05:10:23    759s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:23    759s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:23    759s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 05:10:23    759s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:23    759s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      Reset routing kernel
[08/19 05:10:23    759s] (I)      Started Global Routing ( Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      totalPins=95  totalGlobalPin=90 (94.74%)
[08/19 05:10:23    759s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 05:10:23    759s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 11]
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1a Route ============
[08/19 05:10:23    759s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1b Route ============
[08/19 05:10:23    759s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 05:10:23    759s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188800e+02um
[08/19 05:10:23    759s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 05:10:23    759s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1c Route ============
[08/19 05:10:23    759s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1d Route ============
[08/19 05:10:23    759s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1e Route ============
[08/19 05:10:23    759s] (I)      Usage: 128 = (58 H, 70 V) = (1.09% H, 1.45% V) = (9.918e+01um H, 1.197e+02um V)
[08/19 05:10:23    759s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.188800e+02um
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] (I)      ============  Phase 1l Route ============
[08/19 05:10:23    759s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 05:10:23    759s] (I)      Layer  2:       1045        98         0           0        1154    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  3:       1193        58         0           0        1260    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 05:10:23    759s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 05:10:23    759s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 05:10:23    759s] (I)      Total:          9243       156         0         519       10101    ( 4.89%) 
[08/19 05:10:23    759s] (I)      
[08/19 05:10:23    759s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:23    759s] [NR-eGR]                        OverCon            
[08/19 05:10:23    759s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:23    759s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:23    759s] [NR-eGR] ----------------------------------------------
[08/19 05:10:23    759s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR] ----------------------------------------------
[08/19 05:10:23    759s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:23    759s] [NR-eGR] 
[08/19 05:10:23    759s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 05:10:23    759s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:23    759s] (I)      ============= Track Assignment ============
[08/19 05:10:23    759s] (I)      Started Track Assignment (1T) ( Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:23    759s] (I)      Run Multi-thread track assignment
[08/19 05:10:23    759s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      Started Export ( Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:23    759s] [NR-eGR] -----------------------------------
[08/19 05:10:23    759s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:23    759s] [NR-eGR]  Metal2   (2V)           137   139 
[08/19 05:10:23    759s] [NR-eGR]  Metal3   (3H)           118     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:23    759s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:23    759s] [NR-eGR] -----------------------------------
[08/19 05:10:23    759s] [NR-eGR]           Total          255   234 
[08/19 05:10:23    759s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:23    759s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:23    759s] [NR-eGR] Total length: 255um, number of vias: 234
[08/19 05:10:23    759s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:23    759s] [NR-eGR] Total eGR-routed clock nets wire length: 29um, number of vias: 23
[08/19 05:10:23    759s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:23    759s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] Saved RC grid cleaned up.
[08/19 05:10:23    759s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1558.57 MB )
[08/19 05:10:23    759s] (I)      ====================================== Runtime Summary =======================================
[08/19 05:10:23    759s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/19 05:10:23    759s] (I)      ----------------------------------------------------------------------------------------------
[08/19 05:10:23    759s] (I)       Early Global Route kernel              100.00%  1071.88 sec  1071.90 sec  0.02 sec  0.02 sec 
[08/19 05:10:23    759s] (I)       +-Import and model                      26.14%  1071.89 sec  1071.89 sec  0.01 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | +-Create place DB                      1.32%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Import place data                  1.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read instances and placement     0.25%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read nets                        0.18%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Create route DB                     13.69%  1071.89 sec  1071.89 sec  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | | +-Import route data (1T)            12.74%  1071.89 sec  1071.89 sec  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read blockages ( Layer 2-11 )    2.83%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read routing blockages         0.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read instance blockages        0.09%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read PG blockages              0.29%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read clock blockages           0.09%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read other blockages           0.08%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Read boundary cut boxes        0.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read blackboxes                  0.06%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read prerouted                   0.24%  1071.89 sec  1071.89 sec  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read unlegalized nets            0.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Read nets                        0.27%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Set up via pillars               0.02%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Initialize 3D grid graph         0.03%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Model blockage capacity          1.34%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | | +-Initialize 3D capacity         0.96%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Read aux data                        0.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Others data preparation              0.30%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Create route kernel                  9.04%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Global Routing                        37.75%  1071.89 sec  1071.90 sec  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Initialization                       0.10%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Net group 1                         33.56%  1071.89 sec  1071.90 sec  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Generate topology                  0.13%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1a                           2.34%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Pattern routing (1T)             1.59%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Add via demand to 2D             0.05%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1b                           0.19%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1c                           0.07%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1d                           0.07%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1e                           0.49%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Route legalization               0.01%  1071.89 sec  1071.89 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Phase 1l                          27.26%  1071.89 sec  1071.90 sec  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | | +-Layer assignment (1T)           26.67%  1071.89 sec  1071.90 sec  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Clean cong LA                        0.01%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Export 3D cong map                     0.78%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Export 2D cong map                   0.22%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Extract Global 3D Wires                0.05%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Track Assignment (1T)                  3.67%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Initialization                       0.12%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Track Assignment Kernel              2.49%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Free Memory                          0.01%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Export                                11.34%  1071.90 sec  1071.90 sec  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | +-Export DB wires                      1.09%  1071.90 sec  1071.90 sec  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)       | | +-Export all nets                    0.40%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | | +-Set wire vias                      0.07%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Report wirelength                    8.78%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Update net boxes                     0.22%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       | +-Update timing                        0.01%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)       +-Postprocess design                     2.30%  1071.90 sec  1071.90 sec  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)      ===================== Summary by functions =====================
[08/19 05:10:23    759s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:23    759s] (I)      ----------------------------------------------------------------
[08/19 05:10:23    759s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 05:10:23    759s] (I)        1  Global Routing                  37.75%  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        1  Import and model                26.14%  0.01 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        1  Export                          11.34%  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        1  Track Assignment (1T)            3.67%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        1  Postprocess design               2.30%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        1  Export 3D cong map               0.78%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        1  Extract Global 3D Wires          0.05%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Net group 1                     33.56%  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Create route DB                 13.69%  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        2  Create route kernel              9.04%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Report wirelength                8.78%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Track Assignment Kernel          2.49%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Create place DB                  1.32%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Export DB wires                  1.09%  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        2  Others data preparation          0.30%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Initialization                   0.23%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Export 2D cong map               0.22%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Update net boxes                 0.22%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1l                        27.26%  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Import route data (1T)          12.74%  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1a                         2.34%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Import place data                1.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1e                         0.49%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Export all nets                  0.40%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1b                         0.19%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Generate topology                0.13%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Set wire vias                    0.07%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Layer assignment (1T)           26.67%  0.01 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Read blockages ( Layer 2-11 )    2.83%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Pattern routing (1T)             1.59%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Model blockage capacity          1.34%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Read nets                        0.45%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Read instances and placement     0.25%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Read prerouted                   0.24%  0.00 sec  0.01 sec 
[08/19 05:10:23    759s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Initialize 3D capacity           0.96%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read PG blockages                0.29%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read clock blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read other blockages             0.08%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:23    759s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Legalization setup...
[08/19 05:10:23    759s] Using cell based legalization.
[08/19 05:10:23    759s] Initializing placement interface...
[08/19 05:10:23    759s]   Use check_library -place or consult logv if problems occur.
[08/19 05:10:23    759s]   Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:23    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.6M, EPOCH TIME: 1692402023.284811
[08/19 05:10:23    759s] z: 2, totalTracks: 1
[08/19 05:10:23    759s] z: 4, totalTracks: 1
[08/19 05:10:23    759s] z: 6, totalTracks: 1
[08/19 05:10:23    759s] z: 8, totalTracks: 1
[08/19 05:10:23    759s] All LLGs are deleted
[08/19 05:10:23    759s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1558.6M, EPOCH TIME: 1692402023.288971
[08/19 05:10:23    759s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1692402023.289268
[08/19 05:10:23    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.6M, EPOCH TIME: 1692402023.289319
[08/19 05:10:23    759s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1558.6M, EPOCH TIME: 1692402023.290109
[08/19 05:10:23    759s] Core basic site is CoreSite
[08/19 05:10:23    759s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1558.6M, EPOCH TIME: 1692402023.303871
[08/19 05:10:23    759s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1558.6M, EPOCH TIME: 1692402023.307100
[08/19 05:10:23    759s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 05:10:23    759s] SiteArray: use 4,096 bytes
[08/19 05:10:23    759s] SiteArray: current memory after site array memory allocation 1558.6M
[08/19 05:10:23    759s] SiteArray: FP blocked sites are writable
[08/19 05:10:23    759s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 05:10:23    759s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1558.6M, EPOCH TIME: 1692402023.307833
[08/19 05:10:23    759s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1692402023.308000
[08/19 05:10:23    759s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.018, MEM:1558.6M, EPOCH TIME: 1692402023.308484
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:23    759s] OPERPROF:     Starting CMU at level 3, MEM:1558.6M, EPOCH TIME: 1692402023.308656
[08/19 05:10:23    759s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1558.6M, EPOCH TIME: 1692402023.309115
[08/19 05:10:23    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1558.6M, EPOCH TIME: 1692402023.309167
[08/19 05:10:23    759s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1558.6MB).
[08/19 05:10:23    759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1558.6M, EPOCH TIME: 1692402023.309273
[08/19 05:10:23    759s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Initializing placement interface done.
[08/19 05:10:23    759s] Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:23    759s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1558.6M, EPOCH TIME: 1692402023.309528
[08/19 05:10:23    759s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1558.6M, EPOCH TIME: 1692402023.311503
[08/19 05:10:23    759s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:23    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:1558.6M, EPOCH TIME: 1692402023.322166
[08/19 05:10:23    759s] z: 2, totalTracks: 1
[08/19 05:10:23    759s] z: 4, totalTracks: 1
[08/19 05:10:23    759s] z: 6, totalTracks: 1
[08/19 05:10:23    759s] z: 8, totalTracks: 1
[08/19 05:10:23    759s] #spOpts: mergeVia=F 
[08/19 05:10:23    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1558.6M, EPOCH TIME: 1692402023.324202
[08/19 05:10:23    759s] 
[08/19 05:10:23    759s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:23    759s] OPERPROF:     Starting CMU at level 3, MEM:1558.6M, EPOCH TIME: 1692402023.339335
[08/19 05:10:23    759s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1558.6M, EPOCH TIME: 1692402023.339964
[08/19 05:10:23    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1558.6M, EPOCH TIME: 1692402023.340017
[08/19 05:10:23    759s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1558.6MB).
[08/19 05:10:23    759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1558.6M, EPOCH TIME: 1692402023.340104
[08/19 05:10:23    759s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] (I)      Default power domain name = counter
[08/19 05:10:23    759s] .Load db... (mem=1558.6M)
[08/19 05:10:23    759s] (I)      Read data from FE... (mem=1558.6M)
[08/19 05:10:23    759s] (I)      Number of ignored instance 0
[08/19 05:10:23    759s] (I)      Number of inbound cells 0
[08/19 05:10:23    759s] (I)      Number of opened ILM blockages 0
[08/19 05:10:23    759s] (I)      Number of instances temporarily fixed by detailed placement 0
[08/19 05:10:23    759s] (I)      numMoveCells=24, numMacros=0  numPads=10  numMultiRowHeightInsts=0
[08/19 05:10:23    759s] (I)      cell height: 3420, count: 24
[08/19 05:10:23    759s] (I)      Read rows... (mem=1558.6M)
[08/19 05:10:23    759s] (I)      Done Read rows (cpu=0.000s, mem=1558.6M)
[08/19 05:10:23    759s] (I)      Done Read data from FE (cpu=0.000s, mem=1558.6M)
[08/19 05:10:23    759s] (I)      Done Load db (cpu=0.000s, mem=1558.6M)
[08/19 05:10:23    759s] (I)      Constructing placeable region... (mem=1558.6M)
[08/19 05:10:23    759s] (I)      Constructing bin map
[08/19 05:10:23    759s] (I)      Initialize bin information with width=34200 height=34200
[08/19 05:10:23    759s] (I)      Done constructing bin map
[08/19 05:10:23    759s] (I)      Removing 0 blocked bin with high fixed inst density
[08/19 05:10:23    759s] (I)      Compute region effective width... (mem=1558.6M)
[08/19 05:10:23    759s] (I)      Done Compute region effective width (cpu=0.000s, mem=1558.6M)
[08/19 05:10:23    759s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1558.6M)
[08/19 05:10:23    759s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:23    759s] Validating CTS configuration...
[08/19 05:10:23    759s] Checking module port directions...
[08/19 05:10:23    759s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:23    759s] Non-default CCOpt properties:
[08/19 05:10:23    759s]   Public non-default CCOpt properties:
[08/19 05:10:23    759s]     buffer_cells is set for at least one object
[08/19 05:10:23    759s]     cts_merge_clock_gates is set for at least one object
[08/19 05:10:23    759s]     cts_merge_clock_logic is set for at least one object
[08/19 05:10:23    759s]     route_type is set for at least one object
[08/19 05:10:23    759s]     target_max_trans is set for at least one object
[08/19 05:10:23    759s]     target_max_trans_sdc is set for at least one object
[08/19 05:10:23    759s]   No private non-default CCOpt properties
[08/19 05:10:23    759s] Route type trimming info:
[08/19 05:10:23    759s]   No route type modifications were made.
[08/19 05:10:23    759s] LayerId::1 widthSet size::4
[08/19 05:10:23    759s] LayerId::2 widthSet size::4
[08/19 05:10:23    759s] LayerId::3 widthSet size::4
[08/19 05:10:23    759s] LayerId::4 widthSet size::4
[08/19 05:10:23    759s] LayerId::5 widthSet size::4
[08/19 05:10:23    759s] LayerId::6 widthSet size::4
[08/19 05:10:23    759s] LayerId::7 widthSet size::5
[08/19 05:10:23    759s] LayerId::8 widthSet size::5
[08/19 05:10:23    759s] LayerId::9 widthSet size::5
[08/19 05:10:23    759s] LayerId::10 widthSet size::4
[08/19 05:10:23    759s] LayerId::11 widthSet size::3
[08/19 05:10:23    759s] Updating RC grid for preRoute extraction ...
[08/19 05:10:23    759s] eee: pegSigSF::1.070000
[08/19 05:10:23    759s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:23    759s] Initializing multi-corner resistance tables ...
[08/19 05:10:23    759s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:23    759s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 05:10:23    759s] eee: l::2 avDens::0.046922 usedTrk::8.023684 availTrk::171.000000 sigTrk::8.023684
[08/19 05:10:23    759s] eee: l::3 avDens::0.038337 usedTrk::6.900585 availTrk::180.000000 sigTrk::6.900585
[08/19 05:10:23    759s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:23    759s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:23    759s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:23    759s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:23    759s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:23    759s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:23    759s] End AAE Lib Interpolated Model. (MEM=1558.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] (I)      Initializing Steiner engine. 
[08/19 05:10:23    759s] (I)      ==================== Layers =====================
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:23    759s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:23    759s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:23    759s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:23    759s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:23    759s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:23    759s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:23    759s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:23    759s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:23    759s] Library trimming buffers in power domain auto-default and half-corner slow_delay:setup.late removed 0 of 6 cells
[08/19 05:10:23    759s] Original list had 6 cells:
[08/19 05:10:23    759s] CLKBUFX20 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[08/19 05:10:23    759s] Library trimming was not able to trim any cells:
[08/19 05:10:23    759s] CLKBUFX20 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Library trimming inverters in power domain auto-default and half-corner slow_delay:setup.late removed 3 of 7 cells
[08/19 05:10:23    759s] Original list had 7 cells:
[08/19 05:10:23    759s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[08/19 05:10:23    759s] New trimmed list has 4 cells:
[08/19 05:10:23    759s] INVX3 INVX2 INVX1 INVXL 
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    759s] Accumulated time to calculate placeable region: 0.01
[08/19 05:10:23    760s] Clock tree balancer configuration for clock_tree clk:
[08/19 05:10:23    760s] Non-default CCOpt properties:
[08/19 05:10:23    760s]   Public non-default CCOpt properties:
[08/19 05:10:23    760s]     cts_merge_clock_gates: true (default: false)
[08/19 05:10:23    760s]     cts_merge_clock_logic: true (default: false)
[08/19 05:10:23    760s]     route_type (leaf): default_route_type_leaf (default: default)
[08/19 05:10:23    760s]     route_type (top): default_route_type_nonleaf (default: default)
[08/19 05:10:23    760s]     route_type (trunk): default_route_type_nonleaf (default: default)
[08/19 05:10:23    760s]   No private non-default CCOpt properties
[08/19 05:10:23    760s] For power domain auto-default:
[08/19 05:10:23    760s]   Buffers:     CLKBUFX20 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[08/19 05:10:23    760s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[08/19 05:10:23    760s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[08/19 05:10:23    760s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[08/19 05:10:23    760s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 108.072um^2
[08/19 05:10:23    760s] Top Routing info:
[08/19 05:10:23    760s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s]   Unshielded; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] Trunk Routing info:
[08/19 05:10:23    760s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] Leaf Routing info:
[08/19 05:10:23    760s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] For timing_corner slow_delay:setup, late and power domain auto-default:
[08/19 05:10:23    760s]   Slew time target (leaf):    0.100ns
[08/19 05:10:23    760s]   Slew time target (trunk):   0.100ns
[08/19 05:10:23    760s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[08/19 05:10:23    760s]   Buffer unit delay: 0.105ns
[08/19 05:10:23    760s]   Buffer max distance: 280.896um
[08/19 05:10:23    760s] Fastest wire driving cells and distances:
[08/19 05:10:23    760s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=280.896um, saturatedSlew=0.090ns, speed=1885.208um per ns, cellArea=29.221um^2 per 1000um}
[08/19 05:10:23    760s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
[08/19 05:10:23    760s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
[08/19 05:10:23    760s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=slow_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Logic Sizing Table:
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] ----------------------------------------------------------
[08/19 05:10:23    760s] Cell    Instance count    Source    Eligible library cells
[08/19 05:10:23    760s] ----------------------------------------------------------
[08/19 05:10:23    760s]   (empty table)
[08/19 05:10:23    760s] ----------------------------------------------------------
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Clock tree balancer configuration for skew_group clk/sdc:
[08/19 05:10:23    760s]   Sources:                     pin clk
[08/19 05:10:23    760s]   Total number of sinks:       8
[08/19 05:10:23    760s]   Delay constrained sinks:     8
[08/19 05:10:23    760s]   Constrains:                  default
[08/19 05:10:23    760s]   Non-leaf sinks:              0
[08/19 05:10:23    760s]   Ignore pins:                 0
[08/19 05:10:23    760s]  Timing corner slow_delay:setup.late:
[08/19 05:10:23    760s]   Skew target:                 0.105ns
[08/19 05:10:23    760s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[08/19 05:10:23    760s] Type 'man IMPCCOPT-1361' for more detail.
[08/19 05:10:23    760s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[08/19 05:10:23    760s] Type 'man IMPCCOPT-1361' for more detail.
[08/19 05:10:23    760s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[08/19 05:10:23    760s] Type 'man IMPCCOPT-1361' for more detail.
[08/19 05:10:23    760s] Primary reporting skew groups are:
[08/19 05:10:23    760s] skew_group clk/sdc with 8 clock sinks
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Clock DAG stats initial state:
[08/19 05:10:23    760s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:23    760s]   misc counts      : r=1, pp=0
[08/19 05:10:23    760s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:23    760s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:23    760s] Clock DAG hash initial state: 8674717764325082916 9616338376401639507
[08/19 05:10:23    760s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Layer information for route type default_route_type_leaf:
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Layer      Preferred    Route    Res.          Cap.          RC
[08/19 05:10:23    760s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Metal1     N            H          3.605         0.129         0.466
[08/19 05:10:23    760s] Metal2     N            V          3.302         0.157         0.520
[08/19 05:10:23    760s] Metal3     Y            H          3.274         0.157         0.513
[08/19 05:10:23    760s] Metal4     Y            V          3.302         0.156         0.516
[08/19 05:10:23    760s] Metal5     N            H          3.274         0.157         0.514
[08/19 05:10:23    760s] Metal6     N            V          3.302         0.144         0.475
[08/19 05:10:23    760s] Metal7     N            H          0.695         0.238         0.165
[08/19 05:10:23    760s] Metal8     N            V          0.695         0.223         0.155
[08/19 05:10:23    760s] Metal9     N            H          0.291         0.410         0.119
[08/19 05:10:23    760s] Metal10    N            V          0.153         0.226         0.035
[08/19 05:10:23    760s] Metal11    N            H          0.095         0.658         0.063
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s] Unshielded; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Layer information for route type default_route_type_nonleaf:
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Layer      Preferred    Route    Res.          Cap.          RC
[08/19 05:10:23    760s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Metal1     N            H          3.995         0.158         0.633
[08/19 05:10:23    760s] Metal2     N            V          3.808         0.173         0.660
[08/19 05:10:23    760s] Metal3     Y            H          3.965         0.175         0.694
[08/19 05:10:23    760s] Metal4     Y            V          3.808         0.173         0.657
[08/19 05:10:23    760s] Metal5     N            H          3.965         0.175         0.694
[08/19 05:10:23    760s] Metal6     N            V          3.808         0.165         0.628
[08/19 05:10:23    760s] Metal7     N            H          1.187         0.394         0.467
[08/19 05:10:23    760s] Metal8     N            V          1.080         0.371         0.400
[08/19 05:10:23    760s] Metal9     N            H          0.444         0.833         0.370
[08/19 05:10:23    760s] Metal10    N            V          0.159         0.343         0.054
[08/19 05:10:23    760s] Metal11    N            H          0.095         1.114         0.106
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[08/19 05:10:23    760s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Layer information for route type default_route_type_nonleaf:
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Layer      Preferred    Route    Res.          Cap.          RC
[08/19 05:10:23    760s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] Metal1     N            H          3.605         0.129         0.466
[08/19 05:10:23    760s] Metal2     N            V          3.302         0.157         0.520
[08/19 05:10:23    760s] Metal3     Y            H          3.274         0.157         0.513
[08/19 05:10:23    760s] Metal4     Y            V          3.302         0.156         0.516
[08/19 05:10:23    760s] Metal5     N            H          3.274         0.157         0.514
[08/19 05:10:23    760s] Metal6     N            V          3.302         0.144         0.475
[08/19 05:10:23    760s] Metal7     N            H          0.695         0.238         0.165
[08/19 05:10:23    760s] Metal8     N            V          0.695         0.223         0.155
[08/19 05:10:23    760s] Metal9     N            H          0.291         0.410         0.119
[08/19 05:10:23    760s] Metal10    N            V          0.153         0.226         0.035
[08/19 05:10:23    760s] Metal11    N            H          0.095         0.658         0.063
[08/19 05:10:23    760s] ----------------------------------------------------------------------
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] Via selection for estimated routes (rule default):
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] ------------------------------------------------------------------------
[08/19 05:10:23    760s] Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[08/19 05:10:23    760s] Range                            (Ohm)    (fF)     (fs)     Only
[08/19 05:10:23    760s] ------------------------------------------------------------------------
[08/19 05:10:23    760s] Metal1-Metal2      M2_M1_VH      8.000    0.015    0.116    false
[08/19 05:10:23    760s] Metal2-Metal3      M3_M2_HV      8.000    0.012    0.099    false
[08/19 05:10:23    760s] Metal3-Metal4      M4_M3_VH      8.000    0.012    0.099    false
[08/19 05:10:23    760s] Metal4-Metal5      M5_M4_HV      8.000    0.012    0.099    false
[08/19 05:10:23    760s] Metal5-Metal6      M6_M5_VH      8.000    0.012    0.095    false
[08/19 05:10:23    760s] Metal6-Metal7      M7_M6_HV      2.000    0.015    0.030    false
[08/19 05:10:23    760s] Metal7-Metal8      M8_M7_VH      2.000    0.018    0.037    false
[08/19 05:10:23    760s] Metal8-Metal9      M9_M8_HV      0.530    0.024    0.013    false
[08/19 05:10:23    760s] Metal9-Metal10     M10_M9_VH     0.530    0.064    0.034    false
[08/19 05:10:23    760s] Metal10-Metal11    M11_M10_HV    0.060    0.033    0.002    false
[08/19 05:10:23    760s] ------------------------------------------------------------------------
[08/19 05:10:23    760s] 
[08/19 05:10:23    760s] No ideal or dont_touch nets found in the clock tree
[08/19 05:10:23    760s] No dont_touch hnets found in the clock tree
[08/19 05:10:23    760s] No dont_touch hpins found in the clock network.
[08/19 05:10:23    760s] Checking for illegal sizes of clock logic instances...
[08/19 05:10:23    760s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Filtering reasons for cell type: inverter
[08/19 05:10:24    760s] =========================================
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] --------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] Clock trees    Power domain    Reason                         Library cells
[08/19 05:10:24    760s] --------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[08/19 05:10:24    760s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[08/19 05:10:24    760s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[08/19 05:10:24    760s] --------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:01.0)
[08/19 05:10:24    760s] CCOpt configuration status: all checks passed.
[08/19 05:10:24    760s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[08/19 05:10:24    760s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[08/19 05:10:24    760s]   No exclusion drivers are needed.
[08/19 05:10:24    760s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[08/19 05:10:24    760s] Antenna diode management...
[08/19 05:10:24    760s]   Found 0 antenna diodes in the clock trees.
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s] Antenna diode management done.
[08/19 05:10:24    760s] Adding driver cells for primary IOs...
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]     (empty table)
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s] Adding driver cells for primary IOs done.
[08/19 05:10:24    760s] Adding driver cell for primary IO roots...
[08/19 05:10:24    760s] Adding driver cell for primary IO roots done.
[08/19 05:10:24    760s] Maximizing clock DAG abstraction...
[08/19 05:10:24    760s]   Removing clock DAG drivers
[08/19 05:10:24    760s] Maximizing clock DAG abstraction done.
[08/19 05:10:24    760s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.8 real=0:00:01.1)
[08/19 05:10:24    760s] Synthesizing clock trees...
[08/19 05:10:24    760s]   Preparing To Balance...
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1610.8M, EPOCH TIME: 1692402024.323540
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1610.8M, EPOCH TIME: 1692402024.327739
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting DPlace-Init at level 1, MEM:1601.3M, EPOCH TIME: 1692402024.328443
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1601.3M, EPOCH TIME: 1692402024.335572
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:     Starting CMU at level 3, MEM:1601.3M, EPOCH TIME: 1692402024.364224
[08/19 05:10:24    760s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1601.3M, EPOCH TIME: 1692402024.364748
[08/19 05:10:24    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1601.3M, EPOCH TIME: 1692402024.364810
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1601.3MB).
[08/19 05:10:24    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:1601.3M, EPOCH TIME: 1692402024.364901
[08/19 05:10:24    760s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Merging duplicate siblings in DAG...
[08/19 05:10:24    760s]     Clock DAG stats before merging:
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG hash before merging: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist...
[08/19 05:10:24    760s]       Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]       Reset timing graph done.
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist done.
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist...
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist done.
[08/19 05:10:24    760s]   Merging duplicate siblings in DAG done.
[08/19 05:10:24    760s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   CCOpt::Phase::Construction...
[08/19 05:10:24    760s]   Stage::Clustering...
[08/19 05:10:24    760s]   Clustering...
[08/19 05:10:24    760s]     Clock DAG hash before 'Clustering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Initialize for clustering...
[08/19 05:10:24    760s]     Clock DAG stats before clustering:
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG hash before clustering: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Computing optimal clock node locations...
[08/19 05:10:24    760s]       Optimal path computation stats:
[08/19 05:10:24    760s]         Successful          : 0
[08/19 05:10:24    760s]         Unsuccessful        : 0
[08/19 05:10:24    760s]         Immovable           : 1
[08/19 05:10:24    760s]         lockedParentLocation: 0
[08/19 05:10:24    760s]       Unsuccessful details:
[08/19 05:10:24    760s]       
[08/19 05:10:24    760s]     Computing optimal clock node locations done.
[08/19 05:10:24    760s]     Computing max distances from locked parents...
[08/19 05:10:24    760s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[08/19 05:10:24    760s]     Computing max distances from locked parents done.
[08/19 05:10:24    760s] End AAE Lib Interpolated Model. (MEM=1601.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:24    760s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Bottom-up phase...
[08/19 05:10:24    760s]     Clustering bottom-up starting from leaves...
[08/19 05:10:24    760s]       Clustering clock_tree clk...
[08/19 05:10:24    760s]       Clustering clock_tree clk done.
[08/19 05:10:24    760s]     Clustering bottom-up starting from leaves done.
[08/19 05:10:24    760s]     Rebuilding the clock tree after clustering...
[08/19 05:10:24    760s]     Rebuilding the clock tree after clustering done.
[08/19 05:10:24    760s]     Clock DAG stats after bottom-up phase:
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG hash after bottom-up phase: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Legalizing clock trees...
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist...
[08/19 05:10:24    760s]       Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]       Reset timing graph done.
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist done.
[08/19 05:10:24    760s]     Commiting net attributes....
[08/19 05:10:24    760s]     Commiting net attributes. done.
[08/19 05:10:24    760s]     Leaving CCOpt scope - ClockRefiner...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1601.3M, EPOCH TIME: 1692402024.369575
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1563.3M, EPOCH TIME: 1692402024.371663
[08/19 05:10:24    760s]     Assigned high priority to 8 instances.
[08/19 05:10:24    760s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[08/19 05:10:24    760s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1563.3M, EPOCH TIME: 1692402024.379987
[08/19 05:10:24    760s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1563.3M, EPOCH TIME: 1692402024.380079
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1563.3M, EPOCH TIME: 1692402024.383101
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:       Starting CMU at level 4, MEM:1563.3M, EPOCH TIME: 1692402024.399807
[08/19 05:10:24    760s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1563.3M, EPOCH TIME: 1692402024.400129
[08/19 05:10:24    760s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1563.3M, EPOCH TIME: 1692402024.400176
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.3MB).
[08/19 05:10:24    760s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1563.3M, EPOCH TIME: 1692402024.400248
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1563.3M, EPOCH TIME: 1692402024.400276
[08/19 05:10:24    760s] TDRefine: refinePlace mode is spiral
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.6
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlace at level 1, MEM:1563.3M, EPOCH TIME: 1692402024.400321
[08/19 05:10:24    760s] *** Starting refinePlace (0:12:40 mem=1563.3M) ***
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .Default power domain name = counter
[08/19 05:10:24    760s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1563.3M, EPOCH TIME: 1692402024.401604
[08/19 05:10:24    760s] Starting refinePlace ...
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .One DDP V2 for no tweak run.
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .** Cut row section cpu time 0:00:00.0.
[08/19 05:10:24    760s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 05:10:24    760s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1563.3MB) @(0:12:40 - 0:12:40).
[08/19 05:10:24    760s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] wireLenOptFixPriorityInst 8 inst fixed
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:24    760s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:24    760s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1563.2MB) @(0:12:40 - 0:12:40).
[08/19 05:10:24    760s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1563.2MB
[08/19 05:10:24    760s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:24    760s]   maximum (X+Y) =         0.00 um
[08/19 05:10:24    760s]   mean    (X+Y) =         0.00 um
[08/19 05:10:24    760s] Summary Report:
[08/19 05:10:24    760s] Instances move: 0 (out of 24 movable)
[08/19 05:10:24    760s] Instances flipped: 0
[08/19 05:10:24    760s] Mean displacement: 0.00 um
[08/19 05:10:24    760s] Max displacement: 0.00 um 
[08/19 05:10:24    760s] Total instances moved : 0
[08/19 05:10:24    760s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1563.2M, EPOCH TIME: 1692402024.405026
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1563.2MB
[08/19 05:10:24    760s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1563.2MB) @(0:12:40 - 0:12:40).
[08/19 05:10:24    760s] *** Finished refinePlace (0:12:40 mem=1563.2M) ***
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.6
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.005, MEM:1563.2M, EPOCH TIME: 1692402024.405218
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1563.2M, EPOCH TIME: 1692402024.405252
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1563.2M, EPOCH TIME: 1692402024.406440
[08/19 05:10:24    760s]     ClockRefiner summary
[08/19 05:10:24    760s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[08/19 05:10:24    760s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]     Revert refine place priority changes on 0 instances.
[08/19 05:10:24    760s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.2M, EPOCH TIME: 1692402024.415364
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.2M, EPOCH TIME: 1692402024.418707
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:     Starting CMU at level 3, MEM:1563.2M, EPOCH TIME: 1692402024.435714
[08/19 05:10:24    760s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1563.2M, EPOCH TIME: 1692402024.436071
[08/19 05:10:24    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1563.2M, EPOCH TIME: 1692402024.436118
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.2MB).
[08/19 05:10:24    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1563.2M, EPOCH TIME: 1692402024.436189
[08/19 05:10:24    760s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist...
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist done.
[08/19 05:10:24    760s]     Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1563.2M, EPOCH TIME: 1692402024.436438
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1563.2M, EPOCH TIME: 1692402024.437460
[08/19 05:10:24    760s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.2M, EPOCH TIME: 1692402024.437582
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.2M, EPOCH TIME: 1692402024.439679
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:     Starting CMU at level 3, MEM:1563.2M, EPOCH TIME: 1692402024.456548
[08/19 05:10:24    760s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1563.2M, EPOCH TIME: 1692402024.456897
[08/19 05:10:24    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1563.2M, EPOCH TIME: 1692402024.456945
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1563.2MB).
[08/19 05:10:24    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1563.2M, EPOCH TIME: 1692402024.457018
[08/19 05:10:24    760s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:24    760s] End AAE Lib Interpolated Model. (MEM=1563.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:24    760s]     Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     Clock tree legalization - Histogram:
[08/19 05:10:24    760s]     ====================================
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     --------------------------------
[08/19 05:10:24    760s]     Movement (um)    Number of cells
[08/19 05:10:24    760s]     --------------------------------
[08/19 05:10:24    760s]       (empty table)
[08/19 05:10:24    760s]     --------------------------------
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     Clock tree legalization - There are no Movements:
[08/19 05:10:24    760s]     =================================================
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     ---------------------------------------------
[08/19 05:10:24    760s]     Movement (um)    Desired     Achieved    Node
[08/19 05:10:24    760s]                      location    location    
[08/19 05:10:24    760s]     ---------------------------------------------
[08/19 05:10:24    760s]       (empty table)
[08/19 05:10:24    760s]     ---------------------------------------------
[08/19 05:10:24    760s]     
[08/19 05:10:24    760s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:24    760s]     Clock DAG stats after 'Clustering':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Clustering': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Clustering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Clustering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Clustering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Clustering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   Post-Clustering Statistics Report
[08/19 05:10:24    760s]   =================================
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   Fanout Statistics:
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------
[08/19 05:10:24    760s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[08/19 05:10:24    760s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------
[08/19 05:10:24    760s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[08/19 05:10:24    760s]   Leaf          1      8.000       8         8         0.000      {1 <= 8}
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   Clustering Failure Statistics:
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   --------------------------------
[08/19 05:10:24    760s]   Net Type    Clusters    Clusters
[08/19 05:10:24    760s]               Tried       Failed
[08/19 05:10:24    760s]   --------------------------------
[08/19 05:10:24    760s]     (empty table)
[08/19 05:10:24    760s]   --------------------------------
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   Clustering Partition Statistics:
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------
[08/19 05:10:24    760s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[08/19 05:10:24    760s]               Fraction    Fraction    Count        Size    Size    Size    Size
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------
[08/19 05:10:24    760s]     (empty table)
[08/19 05:10:24    760s]   ----------------------------------------------------------------------------------
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   
[08/19 05:10:24    760s]   Looking for fanout violations...
[08/19 05:10:24    760s]   Looking for fanout violations done.
[08/19 05:10:24    760s]   CongRepair After Initial Clustering...
[08/19 05:10:24    760s]   Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]   Reset timing graph done.
[08/19 05:10:24    760s]   Leaving CCOpt scope - Early Global Route...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1601.4M, EPOCH TIME: 1692402024.463599
[08/19 05:10:24    760s] All LLGs are deleted
[08/19 05:10:24    760s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1601.4M, EPOCH TIME: 1692402024.464206
[08/19 05:10:24    760s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1601.4M, EPOCH TIME: 1692402024.464398
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1563.4M, EPOCH TIME: 1692402024.465264
[08/19 05:10:24    760s]   Clock implementation routing...
[08/19 05:10:24    760s] Net route status summary:
[08/19 05:10:24    760s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]     Routing using eGR only...
[08/19 05:10:24    760s]       Early Global Route - eGR only step...
[08/19 05:10:24    760s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[08/19 05:10:24    760s] (ccopt eGR): Start to route 1 all nets
[08/19 05:10:24    760s] Started Early Global Route kernel ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      ==================== Layers =====================
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:24    760s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:24    760s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      Started Import and model ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .== Non-default Options ==
[08/19 05:10:24    760s] (I)      Clean congestion better                            : true
[08/19 05:10:24    760s] (I)      Estimate vias on DPT layer                         : true
[08/19 05:10:24    760s] (I)      Clean congestion layer assignment rounds           : 3
[08/19 05:10:24    760s] (I)      Layer constraints as soft constraints              : true
[08/19 05:10:24    760s] (I)      Soft top layer                                     : true
[08/19 05:10:24    760s] (I)      Skip prospective layer relax nets                  : true
[08/19 05:10:24    760s] (I)      Better NDR handling                                : true
[08/19 05:10:24    760s] (I)      Improved NDR modeling in LA                        : true
[08/19 05:10:24    760s] (I)      Routing cost fix for NDR handling                  : true
[08/19 05:10:24    760s] (I)      Update initial WL after Phase 1a                   : true
[08/19 05:10:24    760s] (I)      Block tracks for preroutes                         : true
[08/19 05:10:24    760s] (I)      Assign IRoute by net group key                     : true
[08/19 05:10:24    760s] (I)      Block unroutable channels                          : true
[08/19 05:10:24    760s] (I)      Block unroutable channels 3D                       : true
[08/19 05:10:24    760s] (I)      Bound layer relaxed segment wl                     : true
[08/19 05:10:24    760s] (I)      Blocked pin reach length threshold                 : 2
[08/19 05:10:24    760s] (I)      Check blockage within NDR space in TA              : true
[08/19 05:10:24    760s] (I)      Skip must join for term with via pillar            : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin                          : true
[08/19 05:10:24    760s] (I)      On pin location for off pin term                   : true
[08/19 05:10:24    760s] (I)      Handle EOL spacing                                 : true
[08/19 05:10:24    760s] (I)      Merge PG vias by gap                               : true
[08/19 05:10:24    760s] (I)      Maximum routing layer                              : 11
[08/19 05:10:24    760s] (I)      Route selected nets only                           : true
[08/19 05:10:24    760s] (I)      Refine MST                                         : true
[08/19 05:10:24    760s] (I)      Honor PRL                                          : true
[08/19 05:10:24    760s] (I)      Strong congestion aware                            : true
[08/19 05:10:24    760s] (I)      Improved initial location for IRoutes              : true
[08/19 05:10:24    760s] (I)      Multi panel TA                                     : true
[08/19 05:10:24    760s] (I)      Penalize wire overlap                              : true
[08/19 05:10:24    760s] (I)      Expand small instance blockage                     : true
[08/19 05:10:24    760s] (I)      Reduce via in TA                                   : true
[08/19 05:10:24    760s] (I)      SS-aware routing                                   : true
[08/19 05:10:24    760s] (I)      Improve tree edge sharing                          : true
[08/19 05:10:24    760s] (I)      Improve 2D via estimation                          : true
[08/19 05:10:24    760s] (I)      Refine Steiner tree                                : true
[08/19 05:10:24    760s] (I)      Build spine tree                                   : true
[08/19 05:10:24    760s] (I)      Model pass through capacity                        : true
[08/19 05:10:24    760s] (I)      Extend blockages by a half GCell                   : true
[08/19 05:10:24    760s] (I)      Consider pin shapes                                : true
[08/19 05:10:24    760s] (I)      Consider pin shapes for all nodes                  : true
[08/19 05:10:24    760s] (I)      Consider NR APA                                    : true
[08/19 05:10:24    760s] (I)      Consider IO pin shape                              : true
[08/19 05:10:24    760s] (I)      Fix pin connection bug                             : true
[08/19 05:10:24    760s] (I)      Consider layer RC for local wires                  : true
[08/19 05:10:24    760s] (I)      LA-aware pin escape length                         : 2
[08/19 05:10:24    760s] (I)      Connect multiple ports                             : true
[08/19 05:10:24    760s] (I)      Split for must join                                : true
[08/19 05:10:24    760s] (I)      Number of threads                                  : 1
[08/19 05:10:24    760s] (I)      Routing effort level                               : 10000
[08/19 05:10:24    760s] (I)      Prefer layer length threshold                      : 8
[08/19 05:10:24    760s] (I)      Overflow penalty cost                              : 10
[08/19 05:10:24    760s] (I)      A-star cost                                        : 0.300000
[08/19 05:10:24    760s] (I)      Misalignment cost                                  : 10.000000
[08/19 05:10:24    760s] (I)      Threshold for short IRoute                         : 6
[08/19 05:10:24    760s] (I)      Via cost during post routing                       : 1.000000
[08/19 05:10:24    760s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/19 05:10:24    760s] (I)      Source-to-sink ratio                               : 0.300000
[08/19 05:10:24    760s] (I)      Scenic ratio bound                                 : 3.000000
[08/19 05:10:24    760s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/19 05:10:24    760s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/19 05:10:24    760s] (I)      PG-aware similar topology routing                  : true
[08/19 05:10:24    760s] (I)      Maze routing via cost fix                          : true
[08/19 05:10:24    760s] (I)      Apply PRL on PG terms                              : true
[08/19 05:10:24    760s] (I)      Apply PRL on obs objects                           : true
[08/19 05:10:24    760s] (I)      Handle range-type spacing rules                    : true
[08/19 05:10:24    760s] (I)      PG gap threshold multiplier                        : 10.000000
[08/19 05:10:24    760s] (I)      Parallel spacing query fix                         : true
[08/19 05:10:24    760s] (I)      Force source to root IR                            : true
[08/19 05:10:24    760s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/19 05:10:24    760s] (I)      Do not relax to DPT layer                          : true
[08/19 05:10:24    760s] (I)      No DPT in post routing                             : true
[08/19 05:10:24    760s] (I)      Modeling PG via merging fix                        : true
[08/19 05:10:24    760s] (I)      Shield aware TA                                    : true
[08/19 05:10:24    760s] (I)      Strong shield aware TA                             : true
[08/19 05:10:24    760s] (I)      Overflow calculation fix in LA                     : true
[08/19 05:10:24    760s] (I)      Post routing fix                                   : true
[08/19 05:10:24    760s] (I)      Strong post routing                                : true
[08/19 05:10:24    760s] (I)      Access via pillar from top                         : true
[08/19 05:10:24    760s] (I)      NDR via pillar fix                                 : true
[08/19 05:10:24    760s] (I)      Violation on path threshold                        : 1
[08/19 05:10:24    760s] (I)      Pass through capacity modeling                     : true
[08/19 05:10:24    760s] (I)      Select the non-relaxed segments in post routing stage : true
[08/19 05:10:24    760s] (I)      Select term pin box for io pin                     : true
[08/19 05:10:24    760s] (I)      Penalize NDR sharing                               : true
[08/19 05:10:24    760s] (I)      Enable special modeling                            : false
[08/19 05:10:24    760s] (I)      Keep fixed segments                                : true
[08/19 05:10:24    760s] (I)      Reorder net groups by key                          : true
[08/19 05:10:24    760s] (I)      Increase net scenic ratio                          : true
[08/19 05:10:24    760s] (I)      Method to set GCell size                           : row
[08/19 05:10:24    760s] (I)      Connect multiple ports and must join fix           : true
[08/19 05:10:24    760s] (I)      Avoid high resistance layers                       : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin fix                      : true
[08/19 05:10:24    760s] (I)      Avoid connecting non-metal layers                  : true
[08/19 05:10:24    760s] (I)      Use track pitch for NDR                            : true
[08/19 05:10:24    760s] (I)      Enable layer relax to lower layer                  : true
[08/19 05:10:24    760s] (I)      Enable layer relax to upper layer                  : true
[08/19 05:10:24    760s] (I)      Top layer relaxation fix                           : true
[08/19 05:10:24    760s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:24    760s] (I)      Use row-based GCell size
[08/19 05:10:24    760s] (I)      Use row-based GCell align
[08/19 05:10:24    760s] (I)      layer 0 area = 80000
[08/19 05:10:24    760s] (I)      layer 1 area = 80000
[08/19 05:10:24    760s] (I)      layer 2 area = 80000
[08/19 05:10:24    760s] (I)      layer 3 area = 80000
[08/19 05:10:24    760s] (I)      layer 4 area = 80000
[08/19 05:10:24    760s] (I)      layer 5 area = 80000
[08/19 05:10:24    760s] (I)      layer 6 area = 80000
[08/19 05:10:24    760s] (I)      layer 7 area = 80000
[08/19 05:10:24    760s] (I)      layer 8 area = 80000
[08/19 05:10:24    760s] (I)      layer 9 area = 400000
[08/19 05:10:24    760s] (I)      layer 10 area = 400000
[08/19 05:10:24    760s] (I)      GCell unit size   : 3420
[08/19 05:10:24    760s] (I)      GCell multiplier  : 1
[08/19 05:10:24    760s] (I)      GCell row height  : 3420
[08/19 05:10:24    760s] (I)      Actual row height : 3420
[08/19 05:10:24    760s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:24    760s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:24    760s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:24    760s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:24    760s] (I)      ==================== Default via =====================
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 05:10:24    760s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 05:10:24    760s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 05:10:24    760s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 05:10:24    760s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] [NR-eGR] Read 420 PG shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 other shapes
[08/19 05:10:24    760s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:24    760s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #PG Blockages       : 420
[08/19 05:10:24    760s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:24    760s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:24    760s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:24    760s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:24    760s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 05:10:24    760s] [NR-eGR] Read 27 nets ( ignored 26 )
[08/19 05:10:24    760s] [NR-eGR] Connected 0 must-join pins/ports
[08/19 05:10:24    760s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:24    760s] (I)      Read Num Blocks=603  Num Prerouted Wires=0  Num CS=0
[08/19 05:10:24    760s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 2 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 4 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 6 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[08/19 05:10:24    760s] (I)      Moved 1 terms for better access 
[08/19 05:10:24    760s] (I)      Number of ignored nets                =      0
[08/19 05:10:24    760s] (I)      Number of connected nets              =      0
[08/19 05:10:24    760s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:24    760s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:24    760s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:24    760s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:24    760s] (I)      Site width          :   400  (dbu)
[08/19 05:10:24    760s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:24    760s] (I)      Grid                :    15    10    11
[08/19 05:10:24    760s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:24    760s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:24    760s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:24    760s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:24    760s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:24    760s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:24    760s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:24    760s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:24    760s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:24    760s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:24    760s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:24    760s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:24    760s] (I)      --------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:24    760s] [NR-eGR] Rule id: 0  Nets: 0
[08/19 05:10:24    760s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:24    760s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:24    760s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] [NR-eGR] Rule id: 1  Nets: 1
[08/19 05:10:24    760s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:24    760s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:24    760s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:24    760s] [NR-eGR] ========================================
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:24    760s] (I)      |     2 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     4 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     6 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     8 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:24    760s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:24    760s] (I)      |    11 |     525 |      282 |        53.71% |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Reset routing kernel
[08/19 05:10:24    760s] (I)      Started Global Routing ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      totalPins=9  totalGlobalPin=9 (100.00%)
[08/19 05:10:24    760s] (I)      total 2D Cap : 2416 = (1274 H, 1142 V)
[08/19 05:10:24    760s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1a Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1b Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1c Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1d Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1e Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1f Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1g Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      #Nets         : 1
[08/19 05:10:24    760s] (I)      #Relaxed nets : 0
[08/19 05:10:24    760s] (I)      Wire length   : 15
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1h Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:24    760s] [NR-eGR]                        OverCon            
[08/19 05:10:24    760s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:24    760s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      total 2D Cap : 10175 = (5321 H, 4854 V)
[08/19 05:10:24    760s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:24    760s] (I)      ============= Track Assignment ============
[08/19 05:10:24    760s] (I)      Started Track Assignment (1T) ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:24    760s] (I)      Run Multi-thread track assignment
[08/19 05:10:24    760s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Started Export ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)           135   140 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)           121     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total          256   235 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:24    760s] [NR-eGR] Total length: 256um, number of vias: 235
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total eGR-routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Report for selected net(s) only.
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0     9 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)             7    15 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)            23     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total           30    24 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 20um
[08/19 05:10:24    760s] [NR-eGR] Total length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      ======================================= Runtime Summary =======================================
[08/19 05:10:24    760s] (I)       Step                                          %        Start       Finish      Real       CPU 
[08/19 05:10:24    760s] (I)      -----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)       Early Global Route kernel               100.00%  1073.11 sec  1073.12 sec  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)       +-Import and model                       35.52%  1073.11 sec  1073.12 sec  0.01 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Create place DB                       2.09%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Import place data                   1.58%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read instances and placement      0.56%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.31%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create route DB                      20.30%  1073.11 sec  1073.11 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | +-Import route data (1T)             15.34%  1073.11 sec  1073.11 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blockages ( Layer 2-11 )     3.26%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read routing blockages          0.01%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read instance blockages         0.09%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read PG blockages               0.56%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read clock blockages            0.09%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read other blockages            0.09%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read boundary cut boxes         0.01%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blackboxes                   0.06%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read prerouted                    0.34%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read unlegalized nets             0.02%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.27%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Set up via pillars                0.02%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Initialize 3D grid graph          0.08%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Model blockage capacity           1.54%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Initialize 3D capacity          1.10%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Move terms for access (1T)        0.09%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Read aux data                         0.01%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Others data preparation               0.17%  1073.11 sec  1073.11 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create route kernel                  11.00%  1073.11 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Global Routing                         13.67%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.13%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Net group 1                          10.04%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Generate topology                   0.23%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1a                            2.12%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Pattern routing (1T)              1.62%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1b                            0.14%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1c                            0.07%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1d                            0.07%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1e                            0.85%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Route legalization                0.33%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Legalize Blockage Violations    0.01%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1f                            0.07%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1g                            0.54%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.14%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1h                            0.44%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.05%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Layer assignment (1T)               0.89%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export 3D cong map                      1.02%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Export 2D cong map                    0.39%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Extract Global 3D Wires                 0.01%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Track Assignment (1T)                   2.50%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.09%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Track Assignment Kernel               1.27%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Free Memory                           0.01%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export                                 19.82%  1073.12 sec  1073.12 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Export DB wires                       0.75%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Export all nets                     0.09%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Set wire vias                       0.02%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Report wirelength                    16.83%  1073.12 sec  1073.12 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Update net boxes                      0.82%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Update timing                         0.01%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Postprocess design                      2.88%  1073.12 sec  1073.12 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)      ===================== Summary by functions =====================
[08/19 05:10:24    760s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:24    760s] (I)      ----------------------------------------------------------------
[08/19 05:10:24    760s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)        1  Import and model                35.52%  0.01 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        1  Export                          19.82%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        1  Global Routing                  13.67%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Postprocess design               2.88%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Track Assignment (1T)            2.50%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Export 3D cong map               1.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create route DB                 20.30%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        2  Report wirelength               16.83%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        2  Create route kernel             11.00%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Net group 1                     10.04%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create place DB                  2.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Track Assignment Kernel          1.27%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Update net boxes                 0.82%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Export DB wires                  0.75%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Export 2D cong map               0.39%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Initialization                   0.22%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import route data (1T)          15.34%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1a                         2.12%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import place data                1.58%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Layer assignment (1T)            0.89%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1e                         0.85%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1g                         0.54%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1h                         0.44%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Generate topology                0.23%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Export all nets                  0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1f                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Set wire vias                    0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blockages ( Layer 2-11 )    3.26%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Pattern routing (1T)             1.62%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Model blockage capacity          1.54%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read nets                        0.58%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read instances and placement     0.56%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read prerouted                   0.34%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Route legalization               0.33%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Post Routing                     0.19%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Move terms for access (1T)       0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Initialize 3D grid graph         0.08%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Initialize 3D capacity           1.10%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read PG blockages                0.56%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read clock blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read other blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s]       Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Routing using eGR only done.
[08/19 05:10:24    760s] Net route status summary:
[08/19 05:10:24    760s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] CCOPT: Done with clock implementation routing.
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]   Clock implementation routing done.
[08/19 05:10:24    760s]   Fixed 1 wires.
[08/19 05:10:24    760s]   CCOpt: Starting congestion repair using flow wrapper...
[08/19 05:10:24    760s]     Congestion Repair...
[08/19 05:10:24    760s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:12:40.3/0:58:58.8 (0.2), mem = 1563.4M
[08/19 05:10:24    760s] Info: Disable timing driven in postCTS congRepair.
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Starting congRepair ...
[08/19 05:10:24    760s] User Input Parameters:
[08/19 05:10:24    760s] - Congestion Driven    : On
[08/19 05:10:24    760s] - Timing Driven        : Off
[08/19 05:10:24    760s] - Area-Violation Based : On
[08/19 05:10:24    760s] - Start Rollback Level : -5
[08/19 05:10:24    760s] - Legalized            : On
[08/19 05:10:24    760s] - Window Based         : Off
[08/19 05:10:24    760s] - eDen incr mode       : Off
[08/19 05:10:24    760s] - Small incr mode      : Off
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1563.4M, EPOCH TIME: 1692402024.521874
[08/19 05:10:24    760s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1563.4M, EPOCH TIME: 1692402024.523495
[08/19 05:10:24    760s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1563.4M, EPOCH TIME: 1692402024.523539
[08/19 05:10:24    760s] Starting Early Global Route congestion estimation: mem = 1563.4M
[08/19 05:10:24    760s] (I)      ==================== Layers =====================
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:24    760s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:24    760s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      Started Import and model ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .== Non-default Options ==
[08/19 05:10:24    760s] (I)      Maximum routing layer                              : 11
[08/19 05:10:24    760s] (I)      Number of threads                                  : 1
[08/19 05:10:24    760s] (I)      Use non-blocking free Dbs wires                    : false
[08/19 05:10:24    760s] (I)      Method to set GCell size                           : row
[08/19 05:10:24    760s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:24    760s] (I)      Use row-based GCell size
[08/19 05:10:24    760s] (I)      Use row-based GCell align
[08/19 05:10:24    760s] (I)      layer 0 area = 80000
[08/19 05:10:24    760s] (I)      layer 1 area = 80000
[08/19 05:10:24    760s] (I)      layer 2 area = 80000
[08/19 05:10:24    760s] (I)      layer 3 area = 80000
[08/19 05:10:24    760s] (I)      layer 4 area = 80000
[08/19 05:10:24    760s] (I)      layer 5 area = 80000
[08/19 05:10:24    760s] (I)      layer 6 area = 80000
[08/19 05:10:24    760s] (I)      layer 7 area = 80000
[08/19 05:10:24    760s] (I)      layer 8 area = 80000
[08/19 05:10:24    760s] (I)      layer 9 area = 400000
[08/19 05:10:24    760s] (I)      layer 10 area = 400000
[08/19 05:10:24    760s] (I)      GCell unit size   : 3420
[08/19 05:10:24    760s] (I)      GCell multiplier  : 1
[08/19 05:10:24    760s] (I)      GCell row height  : 3420
[08/19 05:10:24    760s] (I)      Actual row height : 3420
[08/19 05:10:24    760s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:24    760s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:24    760s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:24    760s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:24    760s] (I)      ==================== Default via =====================
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 05:10:24    760s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 05:10:24    760s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 05:10:24    760s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 05:10:24    760s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] [NR-eGR] Read 384 PG shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 other shapes
[08/19 05:10:24    760s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:24    760s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #PG Blockages       : 384
[08/19 05:10:24    760s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:24    760s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:24    760s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:24    760s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:24    760s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 21
[08/19 05:10:24    760s] [NR-eGR] Read 27 nets ( ignored 1 )
[08/19 05:10:24    760s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:24    760s] (I)      Read Num Blocks=384  Num Prerouted Wires=21  Num CS=0
[08/19 05:10:24    760s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 16
[08/19 05:10:24    760s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 5
[08/19 05:10:24    760s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Number of ignored nets                =      1
[08/19 05:10:24    760s] (I)      Number of connected nets              =      0
[08/19 05:10:24    760s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:24    760s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:24    760s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:24    760s] (I)      Site width          :   400  (dbu)
[08/19 05:10:24    760s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:24    760s] (I)      Grid                :    15    10    11
[08/19 05:10:24    760s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:24    760s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:24    760s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:24    760s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:24    760s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:24    760s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:24    760s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:24    760s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:24    760s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:24    760s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:24    760s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:24    760s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:24    760s] (I)      --------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:24    760s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 05:10:24    760s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:24    760s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:24    760s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] [NR-eGR] Rule id: 1  Nets: 0
[08/19 05:10:24    760s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:24    760s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:24    760s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:24    760s] [NR-eGR] ========================================
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:24    760s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 05:10:24    760s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 05:10:24    760s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 05:10:24    760s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 05:10:24    760s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:24    760s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:24    760s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Reset routing kernel
[08/19 05:10:24    760s] (I)      Started Global Routing ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      totalPins=86  totalGlobalPin=81 (94.19%)
[08/19 05:10:24    760s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 05:10:24    760s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1a Route ============
[08/19 05:10:24    760s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1b Route ============
[08/19 05:10:24    760s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:24    760s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.949400e+02um
[08/19 05:10:24    760s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 05:10:24    760s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1c Route ============
[08/19 05:10:24    760s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1d Route ============
[08/19 05:10:24    760s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1e Route ============
[08/19 05:10:24    760s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:24    760s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.949400e+02um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1l Route ============
[08/19 05:10:24    760s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 05:10:24    760s] (I)      Layer  2:       1045       107         0           0        1154    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  3:       1193        88         0           0        1260    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  4:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 05:10:24    760s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 05:10:24    760s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 05:10:24    760s] (I)      Total:          9243       195         0         519       10101    ( 4.89%) 
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:24    760s] [NR-eGR]                        OverCon            
[08/19 05:10:24    760s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:24    760s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 05:10:24    760s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:24    760s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1563.4M
[08/19 05:10:24    760s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1563.4M, EPOCH TIME: 1692402024.538779
[08/19 05:10:24    760s] OPERPROF: Starting HotSpotCal at level 1, MEM:1563.4M, EPOCH TIME: 1692402024.538817
[08/19 05:10:24    760s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:24    760s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 05:10:24    760s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:24    760s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 05:10:24    760s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:24    760s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 05:10:24    760s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 05:10:24    760s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1563.4M, EPOCH TIME: 1692402024.539050
[08/19 05:10:24    760s] Skipped repairing congestion.
[08/19 05:10:24    760s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1563.4M, EPOCH TIME: 1692402024.539107
[08/19 05:10:24    760s] Starting Early Global Route wiring: mem = 1563.4M
[08/19 05:10:24    760s] (I)      ============= Track Assignment ============
[08/19 05:10:24    760s] (I)      Started Track Assignment (1T) ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:24    760s] (I)      Run Multi-thread track assignment
[08/19 05:10:24    760s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] (I)      Started Export ( Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)           133   136 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)           121     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total          254   231 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:24    760s] [NR-eGR] Total length: 254um, number of vias: 231
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1563.41 MB )
[08/19 05:10:24    760s] Early Global Route wiring runtime: 0.00 seconds, mem = 1561.4M
[08/19 05:10:24    760s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.003, MEM:1561.4M, EPOCH TIME: 1692402024.542450
[08/19 05:10:24    760s] Tdgp not successfully inited but do clear! skip clearing
[08/19 05:10:24    760s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] *** IncrReplace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:12:40.4/0:58:58.8 (0.2), mem = 1561.4M
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] =============================================================================================
[08/19 05:10:24    760s]  Step TAT Report for IncrReplace #2                                             21.10-p004_1
[08/19 05:10:24    760s] =============================================================================================
[08/19 05:10:24    760s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:24    760s] ---------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:24    760s] ---------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]  IncrReplace #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:24    760s] ---------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]     Congestion Repair done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   CCOpt: Starting congestion repair using flow wrapper done.
[08/19 05:10:24    760s] OPERPROF: Starting DPlace-Init at level 1, MEM:1561.4M, EPOCH TIME: 1692402024.557765
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] All LLGs are deleted
[08/19 05:10:24    760s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1561.4M, EPOCH TIME: 1692402024.559706
[08/19 05:10:24    760s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1561.4M, EPOCH TIME: 1692402024.559898
[08/19 05:10:24    760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1561.4M, EPOCH TIME: 1692402024.559944
[08/19 05:10:24    760s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1561.4M, EPOCH TIME: 1692402024.560758
[08/19 05:10:24    760s] Core basic site is CoreSite
[08/19 05:10:24    760s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1561.4M, EPOCH TIME: 1692402024.577420
[08/19 05:10:24    760s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1561.4M, EPOCH TIME: 1692402024.580459
[08/19 05:10:24    760s] Fast DP-INIT is on for default
[08/19 05:10:24    760s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 05:10:24    760s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1561.4M, EPOCH TIME: 1692402024.581412
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:     Starting CMU at level 3, MEM:1561.4M, EPOCH TIME: 1692402024.581539
[08/19 05:10:24    760s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1561.4M, EPOCH TIME: 1692402024.581875
[08/19 05:10:24    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1561.4M, EPOCH TIME: 1692402024.581922
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1561.4MB).
[08/19 05:10:24    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:1561.4M, EPOCH TIME: 1692402024.581995
[08/19 05:10:24    760s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:24    760s]   Leaving CCOpt scope - extractRC...
[08/19 05:10:24    760s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/19 05:10:24    760s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:10:24    760s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:10:24    760s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:10:24    760s] PreRoute RC Extraction called for design counter.
[08/19 05:10:24    760s] RC Extraction called in multi-corner(1) mode.
[08/19 05:10:24    760s] RCMode: PreRoute
[08/19 05:10:24    760s]       RC Corner Indexes            0   
[08/19 05:10:24    760s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:10:24    760s] Resistance Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Shrink Factor                : 0.90000
[08/19 05:10:24    760s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:10:24    760s] Using capacitance table file ...
[08/19 05:10:24    760s] LayerId::1 widthSet size::4
[08/19 05:10:24    760s] LayerId::2 widthSet size::4
[08/19 05:10:24    760s] LayerId::3 widthSet size::4
[08/19 05:10:24    760s] LayerId::4 widthSet size::4
[08/19 05:10:24    760s] LayerId::5 widthSet size::4
[08/19 05:10:24    760s] LayerId::6 widthSet size::4
[08/19 05:10:24    760s] LayerId::7 widthSet size::5
[08/19 05:10:24    760s] LayerId::8 widthSet size::5
[08/19 05:10:24    760s] LayerId::9 widthSet size::5
[08/19 05:10:24    760s] LayerId::10 widthSet size::4
[08/19 05:10:24    760s] LayerId::11 widthSet size::3
[08/19 05:10:24    760s] Updating RC grid for preRoute extraction ...
[08/19 05:10:24    760s] eee: pegSigSF::1.070000
[08/19 05:10:24    760s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:24    760s] Initializing multi-corner resistance tables ...
[08/19 05:10:24    760s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:24    760s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 05:10:24    760s] eee: l::2 avDens::0.045501 usedTrk::7.780702 availTrk::171.000000 sigTrk::7.780702
[08/19 05:10:24    760s] eee: l::3 avDens::0.039376 usedTrk::7.087719 availTrk::180.000000 sigTrk::7.087719
[08/19 05:10:24    760s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:24    760s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:24    760s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:24    760s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:24    760s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:24    760s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1561.410M)
[08/19 05:10:24    760s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/19 05:10:24    760s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:24    760s] End AAE Lib Interpolated Model. (MEM=1561.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:24    760s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Clock DAG stats after clustering cong repair call:
[08/19 05:10:24    760s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]     misc counts      : r=1, pp=0
[08/19 05:10:24    760s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]     sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]   Clock DAG net violations after clustering cong repair call: none
[08/19 05:10:24    760s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[08/19 05:10:24    760s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]   Clock DAG hash after clustering cong repair call: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Clock DAG hash after clustering cong repair call: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Primary reporting skew groups after clustering cong repair call:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]         min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]         max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]   Skew group summary after clustering cong repair call:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/19 05:10:24    760s]   Stage::Clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/19 05:10:24    760s]   Stage::DRV Fixing...
[08/19 05:10:24    760s]   Fixing clock tree slew time and max cap violations...
[08/19 05:10:24    760s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Fixing clock tree slew time and max cap violations - detailed pass...
[08/19 05:10:24    760s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Insertion Delay Reduction...
[08/19 05:10:24    760s]   Removing unnecessary root buffering...
[08/19 05:10:24    760s]     Clock DAG hash before 'Removing unnecessary root buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Removing unnecessary root buffering':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing unnecessary root buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing unnecessary root buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Removing unnecessary root buffering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Removing unconstrained drivers...
[08/19 05:10:24    760s]     Clock DAG hash before 'Removing unconstrained drivers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Removing unconstrained drivers':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing unconstrained drivers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing unconstrained drivers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Removing unconstrained drivers':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Reducing insertion delay 1...
[08/19 05:10:24    760s]     Clock DAG hash before 'Reducing insertion delay 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Reducing insertion delay 1':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing insertion delay 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing insertion delay 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Reducing insertion delay 1':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Removing longest path buffering...
[08/19 05:10:24    760s]     Clock DAG hash before 'Removing longest path buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Removing longest path buffering':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Removing longest path buffering': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing longest path buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Removing longest path buffering': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Removing longest path buffering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Removing longest path buffering':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Reducing insertion delay 2...
[08/19 05:10:24    760s]     Clock DAG hash before 'Reducing insertion delay 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Path optimization required 0 stage delay updates 
[08/19 05:10:24    760s]     Clock DAG stats after 'Reducing insertion delay 2':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing insertion delay 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing insertion delay 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Reducing insertion delay 2':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
[08/19 05:10:24    760s]   CCOpt::Phase::Implementation...
[08/19 05:10:24    760s]   Stage::Reducing Power...
[08/19 05:10:24    760s]   Improving clock tree routing...
[08/19 05:10:24    760s]     Clock DAG hash before 'Improving clock tree routing': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Iteration 1...
[08/19 05:10:24    760s]     Iteration 1 done.
[08/19 05:10:24    760s]     Clock DAG stats after 'Improving clock tree routing':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Improving clock tree routing': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving clock tree routing': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving clock tree routing': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Improving clock tree routing':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Improving clock tree routing':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Reducing clock tree power 1...
[08/19 05:10:24    760s]     Clock DAG hash before 'Reducing clock tree power 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Resizing gates: 
[08/19 05:10:24    760s]     Legalizer releasing space for clock trees
[08/19 05:10:24    760s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/19 05:10:24    760s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     100% 
[08/19 05:10:24    760s]     Clock DAG stats after 'Reducing clock tree power 1':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Reducing clock tree power 1':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Reducing clock tree power 2...
[08/19 05:10:24    760s]     Clock DAG hash before 'Reducing clock tree power 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Path optimization required 0 stage delay updates 
[08/19 05:10:24    760s]     Clock DAG stats after 'Reducing clock tree power 2':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 2': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Reducing clock tree power 2':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Balancing...
[08/19 05:10:24    760s]   Approximately balancing fragments step...
[08/19 05:10:24    760s]     Clock DAG hash before 'Approximately balancing fragments step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Resolve constraints - Approximately balancing fragments...
[08/19 05:10:24    760s]     Resolving skew group constraints...
[08/19 05:10:24    760s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/19 05:10:24    760s]     Resolving skew group constraints done.
[08/19 05:10:24    760s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[08/19 05:10:24    760s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[08/19 05:10:24    760s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Approximately balancing fragments...
[08/19 05:10:24    760s]       Moving gates to improve sub-tree skew...
[08/19 05:10:24    760s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Tried: 2 Succeeded: 0
[08/19 05:10:24    760s]         Topology Tried: 0 Succeeded: 0
[08/19 05:10:24    760s]         0 Succeeded with SS ratio
[08/19 05:10:24    760s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[08/19 05:10:24    760s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[08/19 05:10:24    760s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Approximately balancing fragments bottom up...
[08/19 05:10:24    760s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Approximately balancing fragments, wire and cell delays...
[08/19 05:10:24    760s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[08/19 05:10:24    760s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[08/19 05:10:24    760s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Approximately balancing fragments done.
[08/19 05:10:24    760s]     Clock DAG stats after 'Approximately balancing fragments step':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing fragments step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing fragments step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Clock DAG stats after Approximately balancing fragments:
[08/19 05:10:24    760s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]     misc counts      : r=1, pp=0
[08/19 05:10:24    760s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]     sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]   Clock DAG net violations after Approximately balancing fragments: none
[08/19 05:10:24    760s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[08/19 05:10:24    760s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]   Clock DAG hash after Approximately balancing fragments: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Clock DAG hash after Approximately balancing fragments: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Primary reporting skew groups after Approximately balancing fragments:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]         min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]         max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]   Skew group summary after Approximately balancing fragments:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]   Improving fragments clock skew...
[08/19 05:10:24    760s]     Clock DAG hash before 'Improving fragments clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Improving fragments clock skew':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Improving fragments clock skew': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving fragments clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving fragments clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Improving fragments clock skew':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Improving fragments clock skew':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Approximately balancing step...
[08/19 05:10:24    760s]     Clock DAG hash before 'Approximately balancing step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Resolve constraints - Approximately balancing...
[08/19 05:10:24    760s]     Resolving skew group constraints...
[08/19 05:10:24    760s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/19 05:10:24    760s]     Resolving skew group constraints done.
[08/19 05:10:24    760s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Approximately balancing...
[08/19 05:10:24    760s]       Approximately balancing, wire and cell delays...
[08/19 05:10:24    760s]       Approximately balancing, wire and cell delays, iteration 1...
[08/19 05:10:24    760s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Approximately balancing, wire and cell delays, iteration 1 done.
[08/19 05:10:24    760s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Approximately balancing done.
[08/19 05:10:24    760s]     Clock DAG stats after 'Approximately balancing step':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Approximately balancing step': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing step': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Approximately balancing step':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Approximately balancing step':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Fixing clock tree overload...
[08/19 05:10:24    760s]     Clock DAG hash before 'Fixing clock tree overload': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]     Clock DAG stats after 'Fixing clock tree overload':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Fixing clock tree overload': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree overload': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Fixing clock tree overload': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Fixing clock tree overload':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Fixing clock tree overload':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Approximately balancing paths...
[08/19 05:10:24    760s]     Clock DAG hash before 'Approximately balancing paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Added 0 buffers.
[08/19 05:10:24    760s]     Clock DAG stats after 'Approximately balancing paths':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Approximately balancing paths': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Approximately balancing paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Approximately balancing paths':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Approximately balancing paths':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Polishing...
[08/19 05:10:24    760s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:24    760s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Clock DAG stats before polishing:
[08/19 05:10:24    760s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]     misc counts      : r=1, pp=0
[08/19 05:10:24    760s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]     sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]   Clock DAG net violations before polishing: none
[08/19 05:10:24    760s]   Clock DAG primary half-corner transition distribution before polishing:
[08/19 05:10:24    760s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]   Clock DAG hash before polishing: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Clock DAG hash before polishing: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]   Primary reporting skew groups before polishing:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]         min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]         max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]   Skew group summary before polishing:
[08/19 05:10:24    760s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]   Merging balancing drivers for power...
[08/19 05:10:24    760s]     Clock DAG hash before 'Merging balancing drivers for power': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Tried: 2 Succeeded: 0
[08/19 05:10:24    760s]     Clock DAG stats after 'Merging balancing drivers for power':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Merging balancing drivers for power': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Merging balancing drivers for power': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Merging balancing drivers for power':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Improving clock skew...
[08/19 05:10:24    760s]     Clock DAG hash before 'Improving clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Improving clock skew':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Improving clock skew': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving clock skew': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Improving clock skew':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Improving clock skew':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Moving gates to reduce wire capacitance...
[08/19 05:10:24    760s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[08/19 05:10:24    760s]     Iteration 1...
[08/19 05:10:24    760s]       Artificially removing short and long paths...
[08/19 05:10:24    760s]         Clock DAG hash before 'Artificially removing short and long paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[08/19 05:10:24    760s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer releasing space for clock trees
[08/19 05:10:24    760s]         Legalizing clock trees...
[08/19 05:10:24    760s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[08/19 05:10:24    760s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Moving gates: 
[08/19 05:10:24    760s]         Legalizer releasing space for clock trees
[08/19 05:10:24    760s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/19 05:10:24    760s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         100% 
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Iteration 1 done.
[08/19 05:10:24    760s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[08/19 05:10:24    760s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Reducing clock tree power 3...
[08/19 05:10:24    760s]     Clock DAG hash before 'Reducing clock tree power 3': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Artificially removing short and long paths...
[08/19 05:10:24    760s]       Clock DAG hash before 'Artificially removing short and long paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Initial gate capacitance is (rise=0.002pF fall=0.001pF).
[08/19 05:10:24    760s]     Resizing gates: 
[08/19 05:10:24    760s]     Legalizer releasing space for clock trees
[08/19 05:10:24    760s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[08/19 05:10:24    760s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     100% 
[08/19 05:10:24    760s]     Clock DAG stats after 'Reducing clock tree power 3':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 3': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Reducing clock tree power 3': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Reducing clock tree power 3':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Improving insertion delay...
[08/19 05:10:24    760s]     Clock DAG hash before 'Improving insertion delay': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG stats after 'Improving insertion delay':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Improving insertion delay': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving insertion delay': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Improving insertion delay': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Improving insertion delay':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Improving insertion delay':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Wire Opt OverFix...
[08/19 05:10:24    760s]     Clock DAG hash before 'Wire Opt OverFix': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Wire Reduction extra effort...
[08/19 05:10:24    760s]       Clock DAG hash before 'Wire Reduction extra effort': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[08/19 05:10:24    760s]       Artificially removing short and long paths...
[08/19 05:10:24    760s]         Clock DAG hash before 'Artificially removing short and long paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Global shorten wires A0...
[08/19 05:10:24    760s]         Clock DAG hash before 'Global shorten wires A0': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Move For Wirelength - core...
[08/19 05:10:24    760s]         Clock DAG hash before 'Move For Wirelength - core': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[08/19 05:10:24    760s]         Max accepted move=0.000um, total accepted move=0.000um
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Global shorten wires A1...
[08/19 05:10:24    760s]         Clock DAG hash before 'Global shorten wires A1': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Move For Wirelength - core...
[08/19 05:10:24    760s]         Clock DAG hash before 'Move For Wirelength - core': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[08/19 05:10:24    760s]         Max accepted move=0.000um, total accepted move=0.000um
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Global shorten wires B...
[08/19 05:10:24    760s]         Clock DAG hash before 'Global shorten wires B': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Move For Wirelength - branch...
[08/19 05:10:24    760s]         Clock DAG hash before 'Move For Wirelength - branch': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[08/19 05:10:24    760s]         Max accepted move=0.000um, total accepted move=0.000um
[08/19 05:10:24    760s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[08/19 05:10:24    760s]       Clock DAG stats after 'Wire Reduction extra effort':
[08/19 05:10:24    760s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]         misc counts      : r=1, pp=0
[08/19 05:10:24    760s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]         sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=27.585um, total=27.585um
[08/19 05:10:24    760s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[08/19 05:10:24    760s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[08/19 05:10:24    760s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]       Clock DAG hash after 'Wire Reduction extra effort': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Clock DAG hash after 'Wire Reduction extra effort': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[08/19 05:10:24    760s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]             min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]             max path sink: count_reg[7]/CK
[08/19 05:10:24    760s]       Skew group summary after 'Wire Reduction extra effort':
[08/19 05:10:24    760s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Optimizing orientation...
[08/19 05:10:24    760s]     FlipOpt...
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist...
[08/19 05:10:24    760s]     Disconnecting clock tree from netlist done.
[08/19 05:10:24    760s]     Performing Single Threaded FlipOpt
[08/19 05:10:24    760s]     Optimizing orientation on clock cells...
[08/19 05:10:24    760s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[08/19 05:10:24    760s]     Optimizing orientation on clock cells done.
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist...
[08/19 05:10:24    760s]       Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]       Reset timing graph done.
[08/19 05:10:24    760s]     Resynthesising clock tree into netlist done.
[08/19 05:10:24    760s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s] End AAE Lib Interpolated Model. (MEM=1599.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:24    760s]     Clock DAG stats after 'Wire Opt OverFix':
[08/19 05:10:24    760s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]       misc counts      : r=1, pp=0
[08/19 05:10:24    760s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]     Clock DAG net violations after 'Wire Opt OverFix': none
[08/19 05:10:24    760s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[08/19 05:10:24    760s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]     Clock DAG hash after 'Wire Opt OverFix': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Clock DAG hash after 'Wire Opt OverFix': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]     Primary reporting skew groups after 'Wire Opt OverFix':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]           min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]           max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]     Skew group summary after 'Wire Opt OverFix':
[08/19 05:10:24    760s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Total capacitance is (rise=0.006pF fall=0.006pF), of which (rise=0.004pF fall=0.004pF) is wire, and (rise=0.002pF fall=0.001pF) is gate.
[08/19 05:10:24    760s]   Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Updating netlist...
[08/19 05:10:24    760s]   Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]   Reset timing graph done.
[08/19 05:10:24    760s]   Setting non-default rules before calling refine place.
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1599.6M, EPOCH TIME: 1692402024.688103
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1560.6M, EPOCH TIME: 1692402024.689589
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Leaving CCOpt scope - ClockRefiner...
[08/19 05:10:24    760s]   Assigned high priority to 0 instances.
[08/19 05:10:24    760s]   Soft fixed 0 clock instances.
[08/19 05:10:24    760s]   Performing Clock Only Refine Place.
[08/19 05:10:24    760s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1560.6M, EPOCH TIME: 1692402024.699448
[08/19 05:10:24    760s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1560.6M, EPOCH TIME: 1692402024.699527
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1560.6M, EPOCH TIME: 1692402024.701535
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:       Starting CMU at level 4, MEM:1560.6M, EPOCH TIME: 1692402024.715911
[08/19 05:10:24    760s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1560.6M, EPOCH TIME: 1692402024.716198
[08/19 05:10:24    760s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1560.6M, EPOCH TIME: 1692402024.716244
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB).
[08/19 05:10:24    760s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1560.6M, EPOCH TIME: 1692402024.716314
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.017, MEM:1560.6M, EPOCH TIME: 1692402024.716342
[08/19 05:10:24    760s] TDRefine: refinePlace mode is spiral
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.7
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlace at level 1, MEM:1560.6M, EPOCH TIME: 1692402024.716387
[08/19 05:10:24    760s] *** Starting refinePlace (0:12:41 mem=1560.6M) ***
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .Default power domain name = counter
[08/19 05:10:24    760s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1560.6M, EPOCH TIME: 1692402024.717648
[08/19 05:10:24    760s] Starting refinePlace ...
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .One DDP V2 for no tweak run.
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .** Cut row section cpu time 0:00:00.0.
[08/19 05:10:24    760s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 05:10:24    760s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] wireLenOptFixPriorityInst 8 inst fixed
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:24    760s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:24    760s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.6MB
[08/19 05:10:24    760s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:24    760s]   maximum (X+Y) =         0.00 um
[08/19 05:10:24    760s]   mean    (X+Y) =         0.00 um
[08/19 05:10:24    760s] Summary Report:
[08/19 05:10:24    760s] Instances move: 0 (out of 24 movable)
[08/19 05:10:24    760s] Instances flipped: 0
[08/19 05:10:24    760s] Mean displacement: 0.00 um
[08/19 05:10:24    760s] Max displacement: 0.00 um 
[08/19 05:10:24    760s] Total instances moved : 0
[08/19 05:10:24    760s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1560.6M, EPOCH TIME: 1692402024.720486
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.6MB
[08/19 05:10:24    760s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] *** Finished refinePlace (0:12:41 mem=1560.6M) ***
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.7
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.004, MEM:1560.6M, EPOCH TIME: 1692402024.720675
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1560.6M, EPOCH TIME: 1692402024.720710
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1560.6M, EPOCH TIME: 1692402024.721685
[08/19 05:10:24    760s]   ClockRefiner summary
[08/19 05:10:24    760s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[08/19 05:10:24    760s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]   Restoring pStatusCts on 0 clock instances.
[08/19 05:10:24    760s]   Revert refine place priority changes on 0 instances.
[08/19 05:10:24    760s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:24    760s]   CCOpt::Phase::eGRPC...
[08/19 05:10:24    760s]   eGR Post Conditioning loop iteration 0...
[08/19 05:10:24    760s]     Clock implementation routing...
[08/19 05:10:24    760s]       Leaving CCOpt scope - Routing Tools...
[08/19 05:10:24    760s] Net route status summary:
[08/19 05:10:24    760s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]       Routing using eGR only...
[08/19 05:10:24    760s]         Early Global Route - eGR only step...
[08/19 05:10:24    760s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[08/19 05:10:24    760s] (ccopt eGR): Start to route 1 all nets
[08/19 05:10:24    760s] Started Early Global Route kernel ( Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      ==================== Layers =====================
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:24    760s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:24    760s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      Started Import and model ( Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .== Non-default Options ==
[08/19 05:10:24    760s] (I)      Clean congestion better                            : true
[08/19 05:10:24    760s] (I)      Estimate vias on DPT layer                         : true
[08/19 05:10:24    760s] (I)      Clean congestion layer assignment rounds           : 3
[08/19 05:10:24    760s] (I)      Layer constraints as soft constraints              : true
[08/19 05:10:24    760s] (I)      Soft top layer                                     : true
[08/19 05:10:24    760s] (I)      Skip prospective layer relax nets                  : true
[08/19 05:10:24    760s] (I)      Better NDR handling                                : true
[08/19 05:10:24    760s] (I)      Improved NDR modeling in LA                        : true
[08/19 05:10:24    760s] (I)      Routing cost fix for NDR handling                  : true
[08/19 05:10:24    760s] (I)      Update initial WL after Phase 1a                   : true
[08/19 05:10:24    760s] (I)      Block tracks for preroutes                         : true
[08/19 05:10:24    760s] (I)      Assign IRoute by net group key                     : true
[08/19 05:10:24    760s] (I)      Block unroutable channels                          : true
[08/19 05:10:24    760s] (I)      Block unroutable channels 3D                       : true
[08/19 05:10:24    760s] (I)      Bound layer relaxed segment wl                     : true
[08/19 05:10:24    760s] (I)      Blocked pin reach length threshold                 : 2
[08/19 05:10:24    760s] (I)      Check blockage within NDR space in TA              : true
[08/19 05:10:24    760s] (I)      Skip must join for term with via pillar            : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin                          : true
[08/19 05:10:24    760s] (I)      On pin location for off pin term                   : true
[08/19 05:10:24    760s] (I)      Handle EOL spacing                                 : true
[08/19 05:10:24    760s] (I)      Merge PG vias by gap                               : true
[08/19 05:10:24    760s] (I)      Maximum routing layer                              : 11
[08/19 05:10:24    760s] (I)      Route selected nets only                           : true
[08/19 05:10:24    760s] (I)      Refine MST                                         : true
[08/19 05:10:24    760s] (I)      Honor PRL                                          : true
[08/19 05:10:24    760s] (I)      Strong congestion aware                            : true
[08/19 05:10:24    760s] (I)      Improved initial location for IRoutes              : true
[08/19 05:10:24    760s] (I)      Multi panel TA                                     : true
[08/19 05:10:24    760s] (I)      Penalize wire overlap                              : true
[08/19 05:10:24    760s] (I)      Expand small instance blockage                     : true
[08/19 05:10:24    760s] (I)      Reduce via in TA                                   : true
[08/19 05:10:24    760s] (I)      SS-aware routing                                   : true
[08/19 05:10:24    760s] (I)      Improve tree edge sharing                          : true
[08/19 05:10:24    760s] (I)      Improve 2D via estimation                          : true
[08/19 05:10:24    760s] (I)      Refine Steiner tree                                : true
[08/19 05:10:24    760s] (I)      Build spine tree                                   : true
[08/19 05:10:24    760s] (I)      Model pass through capacity                        : true
[08/19 05:10:24    760s] (I)      Extend blockages by a half GCell                   : true
[08/19 05:10:24    760s] (I)      Consider pin shapes                                : true
[08/19 05:10:24    760s] (I)      Consider pin shapes for all nodes                  : true
[08/19 05:10:24    760s] (I)      Consider NR APA                                    : true
[08/19 05:10:24    760s] (I)      Consider IO pin shape                              : true
[08/19 05:10:24    760s] (I)      Fix pin connection bug                             : true
[08/19 05:10:24    760s] (I)      Consider layer RC for local wires                  : true
[08/19 05:10:24    760s] (I)      LA-aware pin escape length                         : 2
[08/19 05:10:24    760s] (I)      Connect multiple ports                             : true
[08/19 05:10:24    760s] (I)      Split for must join                                : true
[08/19 05:10:24    760s] (I)      Number of threads                                  : 1
[08/19 05:10:24    760s] (I)      Routing effort level                               : 10000
[08/19 05:10:24    760s] (I)      Prefer layer length threshold                      : 8
[08/19 05:10:24    760s] (I)      Overflow penalty cost                              : 10
[08/19 05:10:24    760s] (I)      A-star cost                                        : 0.300000
[08/19 05:10:24    760s] (I)      Misalignment cost                                  : 10.000000
[08/19 05:10:24    760s] (I)      Threshold for short IRoute                         : 6
[08/19 05:10:24    760s] (I)      Via cost during post routing                       : 1.000000
[08/19 05:10:24    760s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/19 05:10:24    760s] (I)      Source-to-sink ratio                               : 0.300000
[08/19 05:10:24    760s] (I)      Scenic ratio bound                                 : 3.000000
[08/19 05:10:24    760s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/19 05:10:24    760s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/19 05:10:24    760s] (I)      PG-aware similar topology routing                  : true
[08/19 05:10:24    760s] (I)      Maze routing via cost fix                          : true
[08/19 05:10:24    760s] (I)      Apply PRL on PG terms                              : true
[08/19 05:10:24    760s] (I)      Apply PRL on obs objects                           : true
[08/19 05:10:24    760s] (I)      Handle range-type spacing rules                    : true
[08/19 05:10:24    760s] (I)      PG gap threshold multiplier                        : 10.000000
[08/19 05:10:24    760s] (I)      Parallel spacing query fix                         : true
[08/19 05:10:24    760s] (I)      Force source to root IR                            : true
[08/19 05:10:24    760s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/19 05:10:24    760s] (I)      Do not relax to DPT layer                          : true
[08/19 05:10:24    760s] (I)      No DPT in post routing                             : true
[08/19 05:10:24    760s] (I)      Modeling PG via merging fix                        : true
[08/19 05:10:24    760s] (I)      Shield aware TA                                    : true
[08/19 05:10:24    760s] (I)      Strong shield aware TA                             : true
[08/19 05:10:24    760s] (I)      Overflow calculation fix in LA                     : true
[08/19 05:10:24    760s] (I)      Post routing fix                                   : true
[08/19 05:10:24    760s] (I)      Strong post routing                                : true
[08/19 05:10:24    760s] (I)      Access via pillar from top                         : true
[08/19 05:10:24    760s] (I)      NDR via pillar fix                                 : true
[08/19 05:10:24    760s] (I)      Violation on path threshold                        : 1
[08/19 05:10:24    760s] (I)      Pass through capacity modeling                     : true
[08/19 05:10:24    760s] (I)      Select the non-relaxed segments in post routing stage : true
[08/19 05:10:24    760s] (I)      Select term pin box for io pin                     : true
[08/19 05:10:24    760s] (I)      Penalize NDR sharing                               : true
[08/19 05:10:24    760s] (I)      Enable special modeling                            : false
[08/19 05:10:24    760s] (I)      Keep fixed segments                                : true
[08/19 05:10:24    760s] (I)      Reorder net groups by key                          : true
[08/19 05:10:24    760s] (I)      Increase net scenic ratio                          : true
[08/19 05:10:24    760s] (I)      Method to set GCell size                           : row
[08/19 05:10:24    760s] (I)      Connect multiple ports and must join fix           : true
[08/19 05:10:24    760s] (I)      Avoid high resistance layers                       : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin fix                      : true
[08/19 05:10:24    760s] (I)      Avoid connecting non-metal layers                  : true
[08/19 05:10:24    760s] (I)      Use track pitch for NDR                            : true
[08/19 05:10:24    760s] (I)      Enable layer relax to lower layer                  : true
[08/19 05:10:24    760s] (I)      Enable layer relax to upper layer                  : true
[08/19 05:10:24    760s] (I)      Top layer relaxation fix                           : true
[08/19 05:10:24    760s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:24    760s] (I)      Use row-based GCell size
[08/19 05:10:24    760s] (I)      Use row-based GCell align
[08/19 05:10:24    760s] (I)      layer 0 area = 80000
[08/19 05:10:24    760s] (I)      layer 1 area = 80000
[08/19 05:10:24    760s] (I)      layer 2 area = 80000
[08/19 05:10:24    760s] (I)      layer 3 area = 80000
[08/19 05:10:24    760s] (I)      layer 4 area = 80000
[08/19 05:10:24    760s] (I)      layer 5 area = 80000
[08/19 05:10:24    760s] (I)      layer 6 area = 80000
[08/19 05:10:24    760s] (I)      layer 7 area = 80000
[08/19 05:10:24    760s] (I)      layer 8 area = 80000
[08/19 05:10:24    760s] (I)      layer 9 area = 400000
[08/19 05:10:24    760s] (I)      layer 10 area = 400000
[08/19 05:10:24    760s] (I)      GCell unit size   : 3420
[08/19 05:10:24    760s] (I)      GCell multiplier  : 1
[08/19 05:10:24    760s] (I)      GCell row height  : 3420
[08/19 05:10:24    760s] (I)      Actual row height : 3420
[08/19 05:10:24    760s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:24    760s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:24    760s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:24    760s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:24    760s] (I)      ==================== Default via =====================
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 05:10:24    760s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 05:10:24    760s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 05:10:24    760s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 05:10:24    760s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] [NR-eGR] Read 420 PG shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 other shapes
[08/19 05:10:24    760s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:24    760s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #PG Blockages       : 420
[08/19 05:10:24    760s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:24    760s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:24    760s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:24    760s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:24    760s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 05:10:24    760s] [NR-eGR] Read 27 nets ( ignored 26 )
[08/19 05:10:24    760s] [NR-eGR] Connected 0 must-join pins/ports
[08/19 05:10:24    760s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:24    760s] (I)      Read Num Blocks=603  Num Prerouted Wires=0  Num CS=0
[08/19 05:10:24    760s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 2 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 4 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 6 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[08/19 05:10:24    760s] (I)      Moved 1 terms for better access 
[08/19 05:10:24    760s] (I)      Number of ignored nets                =      0
[08/19 05:10:24    760s] (I)      Number of connected nets              =      0
[08/19 05:10:24    760s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:24    760s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:24    760s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:24    760s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:24    760s] (I)      Site width          :   400  (dbu)
[08/19 05:10:24    760s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:24    760s] (I)      Grid                :    15    10    11
[08/19 05:10:24    760s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:24    760s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:24    760s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:24    760s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:24    760s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:24    760s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:24    760s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:24    760s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:24    760s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:24    760s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:24    760s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:24    760s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:24    760s] (I)      --------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:24    760s] [NR-eGR] Rule id: 0  Nets: 0
[08/19 05:10:24    760s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:24    760s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:24    760s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] [NR-eGR] Rule id: 1  Nets: 1
[08/19 05:10:24    760s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:24    760s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:24    760s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:24    760s] [NR-eGR] ========================================
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:24    760s] (I)      |     2 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     4 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     6 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     8 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:24    760s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:24    760s] (I)      |    11 |     525 |      282 |        53.71% |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      Reset routing kernel
[08/19 05:10:24    760s] (I)      Started Global Routing ( Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      totalPins=9  totalGlobalPin=9 (100.00%)
[08/19 05:10:24    760s] (I)      total 2D Cap : 2416 = (1274 H, 1142 V)
[08/19 05:10:24    760s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1a Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1b Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1c Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1d Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1e Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1f Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1g Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      #Nets         : 1
[08/19 05:10:24    760s] (I)      #Relaxed nets : 0
[08/19 05:10:24    760s] (I)      Wire length   : 15
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1h Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:24    760s] [NR-eGR]                        OverCon            
[08/19 05:10:24    760s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:24    760s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      total 2D Cap : 10175 = (5321 H, 4854 V)
[08/19 05:10:24    760s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:24    760s] (I)      ============= Track Assignment ============
[08/19 05:10:24    760s] (I)      Started Track Assignment (1T) ( Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:24    760s] (I)      Run Multi-thread track assignment
[08/19 05:10:24    760s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      Started Export ( Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)           133   136 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)           121     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total          254   231 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:24    760s] [NR-eGR] Total length: 254um, number of vias: 231
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total eGR-routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Report for selected net(s) only.
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0     9 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)             7    15 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)            23     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total           30    24 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 20um
[08/19 05:10:24    760s] [NR-eGR] Total length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1560.56 MB )
[08/19 05:10:24    760s] (I)      ======================================= Runtime Summary =======================================
[08/19 05:10:24    760s] (I)       Step                                          %        Start       Finish      Real       CPU 
[08/19 05:10:24    760s] (I)      -----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)       Early Global Route kernel               100.00%  1073.36 sec  1073.38 sec  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)       +-Import and model                       36.72%  1073.36 sec  1073.37 sec  0.01 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Create place DB                       2.86%  1073.36 sec  1073.36 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | +-Import place data                   2.38%  1073.36 sec  1073.36 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read instances and placement      1.13%  1073.36 sec  1073.36 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.53%  1073.36 sec  1073.36 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Create route DB                      21.40%  1073.36 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Import route data (1T)             15.68%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blockages ( Layer 2-11 )     3.49%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read routing blockages          0.02%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read instance blockages         0.23%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read PG blockages               0.73%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read clock blockages            0.09%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read other blockages            0.08%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read boundary cut boxes         0.01%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blackboxes                   0.06%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read prerouted                    0.38%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read unlegalized nets             0.04%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.19%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Set up via pillars                0.04%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Initialize 3D grid graph          0.13%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Model blockage capacity           1.56%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Initialize 3D capacity          1.13%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Move terms for access (1T)        0.12%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Read aux data                         0.01%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Others data preparation               0.17%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create route kernel                  10.22%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Global Routing                         13.59%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.12%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Net group 1                          10.17%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Generate topology                   0.30%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1a                            2.11%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Pattern routing (1T)              1.60%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1b                            0.14%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1c                            0.07%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1d                            0.07%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1e                            0.83%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Route legalization                0.32%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Legalize Blockage Violations    0.01%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1f                            0.06%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1g                            0.51%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.13%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1h                            0.54%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.05%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Layer assignment (1T)               1.36%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export 3D cong map                      0.96%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Export 2D cong map                    0.35%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Extract Global 3D Wires                 0.02%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Track Assignment (1T)                   2.57%  1073.37 sec  1073.37 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.12%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Track Assignment Kernel               1.41%  1073.37 sec  1073.37 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Free Memory                           0.01%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export                                 20.41%  1073.37 sec  1073.38 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Export DB wires                       0.84%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Export all nets                     0.15%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Set wire vias                       0.04%  1073.37 sec  1073.37 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Report wirelength                    15.94%  1073.37 sec  1073.38 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Update net boxes                      1.80%  1073.38 sec  1073.38 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Update timing                         0.02%  1073.38 sec  1073.38 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Postprocess design                      3.96%  1073.38 sec  1073.38 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)      ===================== Summary by functions =====================
[08/19 05:10:24    760s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:24    760s] (I)      ----------------------------------------------------------------
[08/19 05:10:24    760s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)        1  Import and model                36.72%  0.01 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        1  Export                          20.41%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Global Routing                  13.59%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Postprocess design               3.96%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Track Assignment (1T)            2.57%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        1  Export 3D cong map               0.96%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create route DB                 21.40%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Report wirelength               15.94%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create route kernel             10.22%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Net group 1                     10.17%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create place DB                  2.86%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        2  Update net boxes                 1.80%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Track Assignment Kernel          1.41%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        2  Export DB wires                  0.84%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Export 2D cong map               0.35%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Initialization                   0.24%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Update timing                    0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import route data (1T)          15.68%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import place data                2.38%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1a                         2.11%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Layer assignment (1T)            1.36%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1e                         0.83%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1h                         0.54%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1g                         0.51%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Generate topology                0.30%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Export all nets                  0.15%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1b                         0.14%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1f                         0.06%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blockages ( Layer 2-11 )    3.49%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Pattern routing (1T)             1.60%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Model blockage capacity          1.56%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read instances and placement     1.13%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read nets                        0.71%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        4  Read prerouted                   0.38%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Route legalization               0.32%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Post Routing                     0.18%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Move terms for access (1T)       0.12%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Initialize 3D capacity           1.13%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read PG blockages                0.73%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read instance blockages          0.23%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read clock blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read other blockages             0.08%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read routing blockages           0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Legalize Blockage Violations     0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s]         Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]       Routing using eGR only done.
[08/19 05:10:24    760s] Net route status summary:
[08/19 05:10:24    760s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] CCOPT: Done with clock implementation routing.
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Clock implementation routing done.
[08/19 05:10:24    760s]     Leaving CCOpt scope - extractRC...
[08/19 05:10:24    760s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/19 05:10:24    760s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:10:24    760s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:10:24    760s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:10:24    760s] PreRoute RC Extraction called for design counter.
[08/19 05:10:24    760s] RC Extraction called in multi-corner(1) mode.
[08/19 05:10:24    760s] RCMode: PreRoute
[08/19 05:10:24    760s]       RC Corner Indexes            0   
[08/19 05:10:24    760s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:10:24    760s] Resistance Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:10:24    760s] Shrink Factor                : 0.90000
[08/19 05:10:24    760s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:10:24    760s] Using capacitance table file ...
[08/19 05:10:24    760s] LayerId::1 widthSet size::4
[08/19 05:10:24    760s] LayerId::2 widthSet size::4
[08/19 05:10:24    760s] LayerId::3 widthSet size::4
[08/19 05:10:24    760s] LayerId::4 widthSet size::4
[08/19 05:10:24    760s] LayerId::5 widthSet size::4
[08/19 05:10:24    760s] LayerId::6 widthSet size::4
[08/19 05:10:24    760s] LayerId::7 widthSet size::5
[08/19 05:10:24    760s] LayerId::8 widthSet size::5
[08/19 05:10:24    760s] LayerId::9 widthSet size::5
[08/19 05:10:24    760s] LayerId::10 widthSet size::4
[08/19 05:10:24    760s] LayerId::11 widthSet size::3
[08/19 05:10:24    760s] Updating RC grid for preRoute extraction ...
[08/19 05:10:24    760s] eee: pegSigSF::1.070000
[08/19 05:10:24    760s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:24    760s] Initializing multi-corner resistance tables ...
[08/19 05:10:24    760s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:24    760s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 05:10:24    760s] eee: l::2 avDens::0.045501 usedTrk::7.780702 availTrk::171.000000 sigTrk::7.780702
[08/19 05:10:24    760s] eee: l::3 avDens::0.039376 usedTrk::7.087719 availTrk::180.000000 sigTrk::7.087719
[08/19 05:10:24    760s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:24    760s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:24    760s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:24    760s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:24    760s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:24    760s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:24    760s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1560.562M)
[08/19 05:10:24    760s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/19 05:10:24    760s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting DPlace-Init at level 1, MEM:1560.6M, EPOCH TIME: 1692402024.819693
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1560.6M, EPOCH TIME: 1692402024.823597
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:     Starting CMU at level 3, MEM:1560.6M, EPOCH TIME: 1692402024.840865
[08/19 05:10:24    760s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1560.6M, EPOCH TIME: 1692402024.841210
[08/19 05:10:24    760s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1560.6M, EPOCH TIME: 1692402024.841260
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1560.6MB).
[08/19 05:10:24    760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:1560.6M, EPOCH TIME: 1692402024.841332
[08/19 05:10:24    760s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Legalizer reserving space for clock trees
[08/19 05:10:24    760s]     Calling post conditioning for eGRPC...
[08/19 05:10:24    760s]       eGRPC...
[08/19 05:10:24    760s]         eGRPC active optimizations:
[08/19 05:10:24    760s]          - Move Down
[08/19 05:10:24    760s]          - Downsizing before DRV sizing
[08/19 05:10:24    760s]          - DRV fixing with sizing
[08/19 05:10:24    760s]          - Move to fanout
[08/19 05:10:24    760s]          - Cloning
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Currently running CTS, using active skew data
[08/19 05:10:24    760s]         Reset bufferability constraints...
[08/19 05:10:24    760s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[08/19 05:10:24    760s]         Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:24    760s] End AAE Lib Interpolated Model. (MEM=1560.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:24    760s]         Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         Clock DAG stats eGRPC initial state:
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations eGRPC initial state: none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash eGRPC initial state: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Clock DAG hash eGRPC initial state: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Primary reporting skew groups eGRPC initial state:
[08/19 05:10:24    760s]           skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]               min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]               max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]         Skew group summary eGRPC initial state:
[08/19 05:10:24    760s]           skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]         eGRPC Moving buffers...
[08/19 05:10:24    760s]           Clock DAG hash before 'eGRPC Moving buffers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Violation analysis...
[08/19 05:10:24    760s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]           Clock DAG stats after 'eGRPC Moving buffers':
[08/19 05:10:24    760s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]             misc counts      : r=1, pp=0
[08/19 05:10:24    760s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]             sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[08/19 05:10:24    760s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[08/19 05:10:24    760s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Moving buffers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Moving buffers': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]                 min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]                 max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]           Skew group summary after 'eGRPC Moving buffers':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[08/19 05:10:24    760s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Artificially removing long paths...
[08/19 05:10:24    760s]             Clock DAG hash before 'Artificially removing long paths': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]           Modifying slew-target multiplier from 1 to 0.9
[08/19 05:10:24    760s]           Downsizing prefiltering...
[08/19 05:10:24    760s]           Downsizing prefiltering done.
[08/19 05:10:24    760s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[08/19 05:10:24    760s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[08/19 05:10:24    760s]           Reverting slew-target multiplier from 0.9 to 1
[08/19 05:10:24    760s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/19 05:10:24    760s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]             misc counts      : r=1, pp=0
[08/19 05:10:24    760s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]             sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[08/19 05:10:24    760s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/19 05:10:24    760s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]                 min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]                 max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         eGRPC Fixing DRVs...
[08/19 05:10:24    760s]           Clock DAG hash before 'eGRPC Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:24    760s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/19 05:10:24    760s]           
[08/19 05:10:24    760s]           PRO Statistics: Fix DRVs (cell sizing):
[08/19 05:10:24    760s]           =======================================
[08/19 05:10:24    760s]           
[08/19 05:10:24    760s]           Cell changes by Net Type:
[08/19 05:10:24    760s]           
[08/19 05:10:24    760s]           -------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/19 05:10:24    760s]           -------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]           top                0            0           0            0                    0                0
[08/19 05:10:24    760s]           trunk              0            0           0            0                    0                0
[08/19 05:10:24    760s]           leaf               0            0           0            0                    0                0
[08/19 05:10:24    760s]           -------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]           Total              0            0           0            0                    0                0
[08/19 05:10:24    760s]           -------------------------------------------------------------------------------------------------
[08/19 05:10:24    760s]           
[08/19 05:10:24    760s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[08/19 05:10:24    760s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/19 05:10:24    760s]           
[08/19 05:10:24    760s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[08/19 05:10:24    760s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]             misc counts      : r=1, pp=0
[08/19 05:10:24    760s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]             sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[08/19 05:10:24    760s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[08/19 05:10:24    760s]             Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Clock DAG hash after 'eGRPC Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]                 min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]                 max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]           Skew group summary after 'eGRPC Fixing DRVs':
[08/19 05:10:24    760s]             skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:24    760s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:24    760s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Slew Diagnostics: After DRV fixing
[08/19 05:10:24    760s]         ==================================
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Global Causes:
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         -------------------------------------
[08/19 05:10:24    760s]         Cause
[08/19 05:10:24    760s]         -------------------------------------
[08/19 05:10:24    760s]         DRV fixing with buffering is disabled
[08/19 05:10:24    760s]         -------------------------------------
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Top 5 overslews:
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         ---------------------------------
[08/19 05:10:24    760s]         Overslew    Causes    Driving Pin
[08/19 05:10:24    760s]         ---------------------------------
[08/19 05:10:24    760s]           (empty table)
[08/19 05:10:24    760s]         ---------------------------------
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]         Cause    Occurences
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]           (empty table)
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Violation diagnostics counts from the 0 nodes that have violations:
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]         Cause    Occurences
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]           (empty table)
[08/19 05:10:24    760s]         -------------------
[08/19 05:10:24    760s]         
[08/19 05:10:24    760s]         Reconnecting optimized routes...
[08/19 05:10:24    760s]         Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]         Reset timing graph done.
[08/19 05:10:24    760s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         Violation analysis...
[08/19 05:10:24    760s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]         Clock instances to consider for cloning: 0
[08/19 05:10:24    760s]         Reset timing graph...
[08/19 05:10:24    760s] Ignoring AAE DB Resetting ...
[08/19 05:10:24    760s]         Reset timing graph done.
[08/19 05:10:24    760s]         Set dirty flag on 0 instances, 0 nets
[08/19 05:10:24    760s]         Clock DAG stats before routing clock trees:
[08/19 05:10:24    760s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:24    760s]           misc counts      : r=1, pp=0
[08/19 05:10:24    760s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:24    760s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:24    760s]           sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:24    760s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:24    760s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=30.045um, total=30.045um
[08/19 05:10:24    760s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:24    760s]         Clock DAG net violations before routing clock trees: none
[08/19 05:10:24    760s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[08/19 05:10:24    760s]           Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:24    760s]         Clock DAG hash before routing clock trees: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Clock DAG hash before routing clock trees: 8674717764325082916 9616338376401639507
[08/19 05:10:24    760s]         Primary reporting skew groups before routing clock trees:
[08/19 05:10:24    760s]           skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]               min path sink: count_reg[0]/CK
[08/19 05:10:24    760s]               max path sink: count_reg[4]/CK
[08/19 05:10:24    760s]         Skew group summary before routing clock trees:
[08/19 05:10:24    760s]           skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:24    760s]       eGRPC done.
[08/19 05:10:24    760s]     Calling post conditioning for eGRPC done.
[08/19 05:10:24    760s]   eGR Post Conditioning loop iteration 0 done.
[08/19 05:10:24    760s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1598.7M, EPOCH TIME: 1692402024.852425
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1560.7M, EPOCH TIME: 1692402024.856802
[08/19 05:10:24    760s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   Leaving CCOpt scope - ClockRefiner...
[08/19 05:10:24    760s]   Assigned high priority to 0 instances.
[08/19 05:10:24    760s]   Soft fixed 0 clock instances.
[08/19 05:10:24    760s]   Performing Single Pass Refine Place.
[08/19 05:10:24    760s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1560.7M, EPOCH TIME: 1692402024.867368
[08/19 05:10:24    760s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1560.7M, EPOCH TIME: 1692402024.867444
[08/19 05:10:24    760s] z: 2, totalTracks: 1
[08/19 05:10:24    760s] z: 4, totalTracks: 1
[08/19 05:10:24    760s] z: 6, totalTracks: 1
[08/19 05:10:24    760s] z: 8, totalTracks: 1
[08/19 05:10:24    760s] #spOpts: mergeVia=F 
[08/19 05:10:24    760s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1560.7M, EPOCH TIME: 1692402024.869785
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] OPERPROF:       Starting CMU at level 4, MEM:1560.7M, EPOCH TIME: 1692402024.886631
[08/19 05:10:24    760s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1560.7M, EPOCH TIME: 1692402024.887318
[08/19 05:10:24    760s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.018, MEM:1560.7M, EPOCH TIME: 1692402024.887397
[08/19 05:10:24    760s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1560.7MB).
[08/19 05:10:24    760s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1560.7M, EPOCH TIME: 1692402024.887508
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1560.7M, EPOCH TIME: 1692402024.887542
[08/19 05:10:24    760s] TDRefine: refinePlace mode is spiral
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.8
[08/19 05:10:24    760s] OPERPROF: Starting RefinePlace at level 1, MEM:1560.7M, EPOCH TIME: 1692402024.887617
[08/19 05:10:24    760s] *** Starting refinePlace (0:12:41 mem=1560.7M) ***
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:24    760s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .Default power domain name = counter
[08/19 05:10:24    760s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1560.7M, EPOCH TIME: 1692402024.890778
[08/19 05:10:24    760s] Starting refinePlace ...
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .One DDP V2 for no tweak run.
[08/19 05:10:24    760s] Default power domain name = counter
[08/19 05:10:24    760s] .** Cut row section cpu time 0:00:00.0.
[08/19 05:10:24    760s]    Spread Effort: high, standalone mode, useDDP on.
[08/19 05:10:24    760s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1560.7MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] wireLenOptFixPriorityInst 8 inst fixed
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:24    760s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:24    760s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:24    760s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1560.7MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:24    760s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.7MB
[08/19 05:10:24    760s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:24    760s]   maximum (X+Y) =         0.00 um
[08/19 05:10:24    760s]   mean    (X+Y) =         0.00 um
[08/19 05:10:24    760s] Summary Report:
[08/19 05:10:24    760s] Instances move: 0 (out of 24 movable)
[08/19 05:10:24    760s] Instances flipped: 0
[08/19 05:10:24    760s] Mean displacement: 0.00 um
[08/19 05:10:24    760s] Max displacement: 0.00 um 
[08/19 05:10:24    760s] Total instances moved : 0
[08/19 05:10:24    760s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.003, MEM:1560.7M, EPOCH TIME: 1692402024.894178
[08/19 05:10:24    760s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:24    760s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1560.7MB
[08/19 05:10:24    760s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1560.7MB) @(0:12:41 - 0:12:41).
[08/19 05:10:24    760s] *** Finished refinePlace (0:12:41 mem=1560.7M) ***
[08/19 05:10:24    760s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.8
[08/19 05:10:24    760s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.007, MEM:1560.7M, EPOCH TIME: 1692402024.894388
[08/19 05:10:24    760s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1560.7M, EPOCH TIME: 1692402024.894425
[08/19 05:10:24    760s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1560.7M, EPOCH TIME: 1692402024.895615
[08/19 05:10:24    760s]   ClockRefiner summary
[08/19 05:10:24    760s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[08/19 05:10:24    760s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 8).
[08/19 05:10:24    760s]   Restoring pStatusCts on 0 clock instances.
[08/19 05:10:24    760s]   Revert refine place priority changes on 0 instances.
[08/19 05:10:24    760s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[08/19 05:10:24    760s]   CCOpt::Phase::Routing...
[08/19 05:10:24    760s]   Clock implementation routing...
[08/19 05:10:24    760s]     Leaving CCOpt scope - Routing Tools...
[08/19 05:10:24    760s] Net route status summary:
[08/19 05:10:24    760s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:24    760s]     Routing using eGR in eGR->NR Step...
[08/19 05:10:24    760s]       Early Global Route - eGR->Nr High Frequency step...
[08/19 05:10:24    760s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[08/19 05:10:24    760s] (ccopt eGR): Start to route 1 all nets
[08/19 05:10:24    760s] Started Early Global Route kernel ( Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      ==================== Layers =====================
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:24    760s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:24    760s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:24    760s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:24    760s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:24    760s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:24    760s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:24    760s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:24    760s] (I)      Started Import and model ( Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      Default power domain name = counter
[08/19 05:10:24    760s] .== Non-default Options ==
[08/19 05:10:24    760s] (I)      Clean congestion better                            : true
[08/19 05:10:24    760s] (I)      Estimate vias on DPT layer                         : true
[08/19 05:10:24    760s] (I)      Clean congestion layer assignment rounds           : 3
[08/19 05:10:24    760s] (I)      Layer constraints as soft constraints              : true
[08/19 05:10:24    760s] (I)      Soft top layer                                     : true
[08/19 05:10:24    760s] (I)      Skip prospective layer relax nets                  : true
[08/19 05:10:24    760s] (I)      Better NDR handling                                : true
[08/19 05:10:24    760s] (I)      Improved NDR modeling in LA                        : true
[08/19 05:10:24    760s] (I)      Routing cost fix for NDR handling                  : true
[08/19 05:10:24    760s] (I)      Update initial WL after Phase 1a                   : true
[08/19 05:10:24    760s] (I)      Block tracks for preroutes                         : true
[08/19 05:10:24    760s] (I)      Assign IRoute by net group key                     : true
[08/19 05:10:24    760s] (I)      Block unroutable channels                          : true
[08/19 05:10:24    760s] (I)      Block unroutable channels 3D                       : true
[08/19 05:10:24    760s] (I)      Bound layer relaxed segment wl                     : true
[08/19 05:10:24    760s] (I)      Blocked pin reach length threshold                 : 2
[08/19 05:10:24    760s] (I)      Check blockage within NDR space in TA              : true
[08/19 05:10:24    760s] (I)      Skip must join for term with via pillar            : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin                          : true
[08/19 05:10:24    760s] (I)      On pin location for off pin term                   : true
[08/19 05:10:24    760s] (I)      Handle EOL spacing                                 : true
[08/19 05:10:24    760s] (I)      Merge PG vias by gap                               : true
[08/19 05:10:24    760s] (I)      Maximum routing layer                              : 11
[08/19 05:10:24    760s] (I)      Route selected nets only                           : true
[08/19 05:10:24    760s] (I)      Refine MST                                         : true
[08/19 05:10:24    760s] (I)      Honor PRL                                          : true
[08/19 05:10:24    760s] (I)      Strong congestion aware                            : true
[08/19 05:10:24    760s] (I)      Improved initial location for IRoutes              : true
[08/19 05:10:24    760s] (I)      Multi panel TA                                     : true
[08/19 05:10:24    760s] (I)      Penalize wire overlap                              : true
[08/19 05:10:24    760s] (I)      Expand small instance blockage                     : true
[08/19 05:10:24    760s] (I)      Reduce via in TA                                   : true
[08/19 05:10:24    760s] (I)      SS-aware routing                                   : true
[08/19 05:10:24    760s] (I)      Improve tree edge sharing                          : true
[08/19 05:10:24    760s] (I)      Improve 2D via estimation                          : true
[08/19 05:10:24    760s] (I)      Refine Steiner tree                                : true
[08/19 05:10:24    760s] (I)      Build spine tree                                   : true
[08/19 05:10:24    760s] (I)      Model pass through capacity                        : true
[08/19 05:10:24    760s] (I)      Extend blockages by a half GCell                   : true
[08/19 05:10:24    760s] (I)      Consider pin shapes                                : true
[08/19 05:10:24    760s] (I)      Consider pin shapes for all nodes                  : true
[08/19 05:10:24    760s] (I)      Consider NR APA                                    : true
[08/19 05:10:24    760s] (I)      Consider IO pin shape                              : true
[08/19 05:10:24    760s] (I)      Fix pin connection bug                             : true
[08/19 05:10:24    760s] (I)      Consider layer RC for local wires                  : true
[08/19 05:10:24    760s] (I)      LA-aware pin escape length                         : 2
[08/19 05:10:24    760s] (I)      Connect multiple ports                             : true
[08/19 05:10:24    760s] (I)      Split for must join                                : true
[08/19 05:10:24    760s] (I)      Number of threads                                  : 1
[08/19 05:10:24    760s] (I)      Routing effort level                               : 10000
[08/19 05:10:24    760s] (I)      Prefer layer length threshold                      : 8
[08/19 05:10:24    760s] (I)      Overflow penalty cost                              : 10
[08/19 05:10:24    760s] (I)      A-star cost                                        : 0.300000
[08/19 05:10:24    760s] (I)      Misalignment cost                                  : 10.000000
[08/19 05:10:24    760s] (I)      Threshold for short IRoute                         : 6
[08/19 05:10:24    760s] (I)      Via cost during post routing                       : 1.000000
[08/19 05:10:24    760s] (I)      Layer congestion ratios                            : { { 1.0 } }
[08/19 05:10:24    760s] (I)      Source-to-sink ratio                               : 0.300000
[08/19 05:10:24    760s] (I)      Scenic ratio bound                                 : 3.000000
[08/19 05:10:24    760s] (I)      Segment layer relax scenic ratio                   : 1.250000
[08/19 05:10:24    760s] (I)      Source-sink aware LA ratio                         : 0.500000
[08/19 05:10:24    760s] (I)      PG-aware similar topology routing                  : true
[08/19 05:10:24    760s] (I)      Maze routing via cost fix                          : true
[08/19 05:10:24    760s] (I)      Apply PRL on PG terms                              : true
[08/19 05:10:24    760s] (I)      Apply PRL on obs objects                           : true
[08/19 05:10:24    760s] (I)      Handle range-type spacing rules                    : true
[08/19 05:10:24    760s] (I)      PG gap threshold multiplier                        : 10.000000
[08/19 05:10:24    760s] (I)      Parallel spacing query fix                         : true
[08/19 05:10:24    760s] (I)      Force source to root IR                            : true
[08/19 05:10:24    760s] (I)      Layer Weights                                      : L2:4 L3:2.5
[08/19 05:10:24    760s] (I)      Do not relax to DPT layer                          : true
[08/19 05:10:24    760s] (I)      No DPT in post routing                             : true
[08/19 05:10:24    760s] (I)      Modeling PG via merging fix                        : true
[08/19 05:10:24    760s] (I)      Shield aware TA                                    : true
[08/19 05:10:24    760s] (I)      Strong shield aware TA                             : true
[08/19 05:10:24    760s] (I)      Overflow calculation fix in LA                     : true
[08/19 05:10:24    760s] (I)      Post routing fix                                   : true
[08/19 05:10:24    760s] (I)      Strong post routing                                : true
[08/19 05:10:24    760s] (I)      Access via pillar from top                         : true
[08/19 05:10:24    760s] (I)      NDR via pillar fix                                 : true
[08/19 05:10:24    760s] (I)      Violation on path threshold                        : 1
[08/19 05:10:24    760s] (I)      Pass through capacity modeling                     : true
[08/19 05:10:24    760s] (I)      Select the non-relaxed segments in post routing stage : true
[08/19 05:10:24    760s] (I)      Select term pin box for io pin                     : true
[08/19 05:10:24    760s] (I)      Penalize NDR sharing                               : true
[08/19 05:10:24    760s] (I)      Enable special modeling                            : false
[08/19 05:10:24    760s] (I)      Keep fixed segments                                : true
[08/19 05:10:24    760s] (I)      Reorder net groups by key                          : true
[08/19 05:10:24    760s] (I)      Increase net scenic ratio                          : true
[08/19 05:10:24    760s] (I)      Method to set GCell size                           : row
[08/19 05:10:24    760s] (I)      Connect multiple ports and must join fix           : true
[08/19 05:10:24    760s] (I)      Avoid high resistance layers                       : true
[08/19 05:10:24    760s] (I)      Model find APA for IO pin fix                      : true
[08/19 05:10:24    760s] (I)      Avoid connecting non-metal layers                  : true
[08/19 05:10:24    760s] (I)      Use track pitch for NDR                            : true
[08/19 05:10:24    760s] (I)      Enable layer relax to lower layer                  : true
[08/19 05:10:24    760s] (I)      Enable layer relax to upper layer                  : true
[08/19 05:10:24    760s] (I)      Top layer relaxation fix                           : true
[08/19 05:10:24    760s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:24    760s] (I)      Use row-based GCell size
[08/19 05:10:24    760s] (I)      Use row-based GCell align
[08/19 05:10:24    760s] (I)      layer 0 area = 80000
[08/19 05:10:24    760s] (I)      layer 1 area = 80000
[08/19 05:10:24    760s] (I)      layer 2 area = 80000
[08/19 05:10:24    760s] (I)      layer 3 area = 80000
[08/19 05:10:24    760s] (I)      layer 4 area = 80000
[08/19 05:10:24    760s] (I)      layer 5 area = 80000
[08/19 05:10:24    760s] (I)      layer 6 area = 80000
[08/19 05:10:24    760s] (I)      layer 7 area = 80000
[08/19 05:10:24    760s] (I)      layer 8 area = 80000
[08/19 05:10:24    760s] (I)      layer 9 area = 400000
[08/19 05:10:24    760s] (I)      layer 10 area = 400000
[08/19 05:10:24    760s] (I)      GCell unit size   : 3420
[08/19 05:10:24    760s] (I)      GCell multiplier  : 1
[08/19 05:10:24    760s] (I)      GCell row height  : 3420
[08/19 05:10:24    760s] (I)      Actual row height : 3420
[08/19 05:10:24    760s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:24    760s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:24    760s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:24    760s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:24    760s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:24    760s] (I)      ==================== Default via =====================
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[08/19 05:10:24    760s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[08/19 05:10:24    760s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[08/19 05:10:24    760s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[08/19 05:10:24    760s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[08/19 05:10:24    760s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[08/19 05:10:24    760s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[08/19 05:10:24    760s] (I)      +----+------------------+----------------------------+
[08/19 05:10:24    760s] [NR-eGR] Read 420 PG shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:24    760s] [NR-eGR] Read 0 other shapes
[08/19 05:10:24    760s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:24    760s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #PG Blockages       : 420
[08/19 05:10:24    760s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:24    760s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:24    760s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:24    760s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:24    760s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:24    760s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[08/19 05:10:24    760s] [NR-eGR] Read 27 nets ( ignored 26 )
[08/19 05:10:24    760s] [NR-eGR] Connected 0 must-join pins/ports
[08/19 05:10:24    760s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:24    760s] (I)      Read Num Blocks=603  Num Prerouted Wires=0  Num CS=0
[08/19 05:10:24    760s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 2 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 4 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 6 (H) : #blockages 97 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 9 (V) : #blockages 64 : #preroutes 0
[08/19 05:10:24    760s] (I)      Layer 10 (H) : #blockages 54 : #preroutes 0
[08/19 05:10:24    760s] (I)      Moved 1 terms for better access 
[08/19 05:10:24    760s] (I)      Number of ignored nets                =      0
[08/19 05:10:24    760s] (I)      Number of connected nets              =      0
[08/19 05:10:24    760s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:24    760s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:24    760s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:24    760s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      Ndr track 0 does not exist
[08/19 05:10:24    760s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:24    760s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:24    760s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:24    760s] (I)      Site width          :   400  (dbu)
[08/19 05:10:24    760s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:24    760s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:24    760s] (I)      Grid                :    15    10    11
[08/19 05:10:24    760s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:24    760s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:24    760s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:24    760s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:24    760s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:24    760s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:24    760s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:24    760s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:24    760s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:24    760s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:24    760s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:24    760s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:24    760s] (I)      --------------------------------------------------------
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:24    760s] [NR-eGR] Rule id: 0  Nets: 0
[08/19 05:10:24    760s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:24    760s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:24    760s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:24    760s] [NR-eGR] Rule id: 1  Nets: 1
[08/19 05:10:24    760s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:24    760s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:24    760s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:24    760s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:24    760s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:24    760s] [NR-eGR] ========================================
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:24    760s] (I)      |     2 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     4 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     6 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:24    760s] (I)      |     8 |    1290 |      410 |        31.78% |
[08/19 05:10:24    760s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:24    760s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:24    760s] (I)      |    11 |     525 |      282 |        53.71% |
[08/19 05:10:24    760s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:24    760s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      Reset routing kernel
[08/19 05:10:24    760s] (I)      Started Global Routing ( Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      totalPins=9  totalGlobalPin=9 (100.00%)
[08/19 05:10:24    760s] (I)      total 2D Cap : 2416 = (1274 H, 1142 V)
[08/19 05:10:24    760s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1a Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1b Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1c Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1d Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1e Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.565000e+01um
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1f Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (10 H, 5 V) = (0.78% H, 0.44% V) = (1.710e+01um H, 8.550e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1g Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      #Nets         : 1
[08/19 05:10:24    760s] (I)      #Relaxed nets : 0
[08/19 05:10:24    760s] (I)      Wire length   : 15
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] (I)      ============  Phase 1h Route ============
[08/19 05:10:24    760s] (I)      Usage: 15 = (11 H, 4 V) = (0.86% H, 0.35% V) = (1.881e+01um H, 6.840e+00um V)
[08/19 05:10:24    760s] (I)      
[08/19 05:10:24    760s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:24    760s] [NR-eGR]                        OverCon            
[08/19 05:10:24    760s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:24    760s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] ----------------------------------------------
[08/19 05:10:24    760s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:24    760s] [NR-eGR] 
[08/19 05:10:24    760s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      total 2D Cap : 10175 = (5321 H, 4854 V)
[08/19 05:10:24    760s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:24    760s] (I)      ============= Track Assignment ============
[08/19 05:10:24    760s] (I)      Started Track Assignment (1T) ( Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:24    760s] (I)      Run Multi-thread track assignment
[08/19 05:10:24    760s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      Started Export ( Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)           133   136 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)           121     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total          254   231 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:24    760s] [NR-eGR] Total length: 254um, number of vias: 231
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total eGR-routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Report for selected net(s) only.
[08/19 05:10:24    760s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]  Metal1   (1H)             0     9 
[08/19 05:10:24    760s] [NR-eGR]  Metal2   (2V)             7    15 
[08/19 05:10:24    760s] [NR-eGR]  Metal3   (3H)            23     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal4   (4V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:24    760s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:24    760s] [NR-eGR] -----------------------------------
[08/19 05:10:24    760s] [NR-eGR]           Total           30    24 
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total half perimeter of net bounding box: 20um
[08/19 05:10:24    760s] [NR-eGR] Total length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] [NR-eGR] Total routed clock nets wire length: 30um, number of vias: 24
[08/19 05:10:24    760s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1560.72 MB )
[08/19 05:10:24    760s] (I)      ======================================= Runtime Summary =======================================
[08/19 05:10:24    760s] (I)       Step                                          %        Start       Finish      Real       CPU 
[08/19 05:10:24    760s] (I)      -----------------------------------------------------------------------------------------------
[08/19 05:10:24    760s] (I)       Early Global Route kernel               100.00%  1073.53 sec  1073.55 sec  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)       +-Import and model                       36.05%  1073.54 sec  1073.55 sec  0.01 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create place DB                       1.92%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Import place data                   1.56%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read instances and placement      0.59%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.33%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create route DB                      21.03%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Import route data (1T)             16.35%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blockages ( Layer 2-11 )     3.81%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read routing blockages          0.01%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read instance blockages         0.21%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read PG blockages               0.88%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read clock blockages            0.09%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read other blockages            0.09%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Read boundary cut boxes         0.01%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read blackboxes                   0.06%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read prerouted                    0.36%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read unlegalized nets             0.03%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Read nets                         0.20%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Set up via pillars                0.03%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Initialize 3D grid graph          0.13%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Model blockage capacity           1.68%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Initialize 3D capacity          1.26%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Move terms for access (1T)        0.10%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Read aux data                         0.01%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Others data preparation               0.17%  1073.54 sec  1073.54 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Create route kernel                  10.69%  1073.54 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Global Routing                         15.72%  1073.55 sec  1073.55 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.21%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Net group 1                          12.10%  1073.55 sec  1073.55 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | +-Generate topology                   0.40%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1a                            2.26%  1073.55 sec  1073.55 sec  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)       | | | +-Pattern routing (1T)              1.68%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1b                            0.15%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1c                            0.07%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1d                            0.07%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1e                            1.07%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Route legalization                0.33%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | | +-Legalize Blockage Violations    0.02%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1f                            0.07%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1g                            0.62%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.21%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Phase 1h                            0.46%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | | +-Post Routing                      0.06%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Layer assignment (1T)               2.04%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export 3D cong map                      1.18%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Export 2D cong map                    0.27%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Extract Global 3D Wires                 0.02%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Track Assignment (1T)                   3.14%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Initialization                        0.20%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Track Assignment Kernel               1.70%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Free Memory                           0.01%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Export                                 21.77%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Export DB wires                       0.92%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Export all nets                     0.16%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | | +-Set wire vias                       0.03%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Report wirelength                    17.69%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Update net boxes                      1.45%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       | +-Update timing                         0.01%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)       +-Postprocess design                      1.83%  1073.55 sec  1073.55 sec  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)      ===================== Summary by functions =====================
[08/19 05:10:24    760s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:24    760s] (I)      ----------------------------------------------------------------
[08/19 05:10:24    760s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 05:10:24    760s] (I)        1  Import and model                36.05%  0.01 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Export                          21.77%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Global Routing                  15.72%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        1  Track Assignment (1T)            3.14%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Postprocess design               1.83%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Export 3D cong map               1.18%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        1  Extract Global 3D Wires          0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create route DB                 21.03%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Report wirelength               17.69%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Net group 1                     12.10%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        2  Create route kernel             10.69%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Create place DB                  1.92%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Track Assignment Kernel          1.70%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Update net boxes                 1.45%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Export DB wires                  0.92%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Initialization                   0.41%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Export 2D cong map               0.27%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Others data preparation          0.17%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import route data (1T)          16.35%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1a                         2.26%  0.00 sec  0.01 sec 
[08/19 05:10:24    760s] (I)        3  Layer assignment (1T)            2.04%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Import place data                1.56%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1e                         1.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1g                         0.62%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1h                         0.46%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Generate topology                0.40%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Export all nets                  0.16%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1b                         0.15%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1f                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blockages ( Layer 2-11 )    3.81%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Pattern routing (1T)             1.68%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Model blockage capacity          1.68%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read instances and placement     0.59%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read nets                        0.53%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read prerouted                   0.36%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Route legalization               0.33%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Post Routing                     0.26%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Move terms for access (1T)       0.10%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Initialize 3D capacity           1.26%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read PG blockages                0.88%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read instance blockages          0.21%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read other blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read clock blockages             0.09%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Legalize Blockage Violations     0.02%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:24    760s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:24    760s]     Routing using eGR in eGR->NR Step done.
[08/19 05:10:24    760s]     Routing using NR in eGR->NR Step...
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[08/19 05:10:24    760s]   All net are default rule.
[08/19 05:10:24    760s]   Preferred NanoRoute mode settings: Current
[08/19 05:10:24    760s] -droutePostRouteSpreadWire auto
[08/19 05:10:24    760s] -droutePostRouteWidenWireRule ""
[08/19 05:10:24    760s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/19 05:10:24    760s]       Clock detailed routing...
[08/19 05:10:24    760s]         NanoRoute...
[08/19 05:10:24    760s] % Begin globalDetailRoute (date=08/19 05:10:24, mem=1244.6M)
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] globalDetailRoute
[08/19 05:10:24    760s] 
[08/19 05:10:24    760s] #Start globalDetailRoute on Sat Aug 19 05:10:24 2023
[08/19 05:10:24    760s] #
[08/19 05:10:24    760s] ### Time Record (globalDetailRoute) is installed.
[08/19 05:10:24    760s] ### Time Record (Pre Callback) is installed.
[08/19 05:10:24    760s] ### Time Record (Pre Callback) is uninstalled.
[08/19 05:10:24    760s] ### Time Record (DB Import) is installed.
[08/19 05:10:24    760s] ### Time Record (Timing Data Generation) is installed.
[08/19 05:10:24    760s] ### Time Record (Timing Data Generation) is uninstalled.
[08/19 05:10:24    760s] ### Net info: total nets: 29
[08/19 05:10:24    760s] ### Net info: dirty nets: 0
[08/19 05:10:24    760s] ### Net info: marked as disconnected nets: 0
[08/19 05:10:24    760s] #num needed restored net=0
[08/19 05:10:24    760s] #need_extraction net=0 (total=29)
[08/19 05:10:24    760s] ### Net info: fully routed nets: 1
[08/19 05:10:24    760s] ### Net info: trivial (< 2 pins) nets: 2
[08/19 05:10:24    760s] ### Net info: unrouted nets: 26
[08/19 05:10:24    760s] ### Net info: re-extraction nets: 0
[08/19 05:10:24    760s] ### Net info: selected nets: 1
[08/19 05:10:24    760s] ### Net info: ignored nets: 0
[08/19 05:10:24    760s] ### Net info: skip routing nets: 0
[08/19 05:10:24    760s] ### import design signature (17): route=1704035294 fixed_route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1385860514 dirty_area=0 del_dirty_area=0 cell=739167966 placement=824857458 pin_access=1 inst_pattern=1
[08/19 05:10:24    760s] ### Time Record (DB Import) is uninstalled.
[08/19 05:10:24    760s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[08/19 05:10:24    760s] #Wire/Via statistics before line assignment ...
[08/19 05:10:24    760s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:10:24    760s] #Total wire length = 30 um.
[08/19 05:10:24    760s] #Total half perimeter of net bounding box = 21 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal1 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal2 = 7 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal3 = 23 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal4 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:10:24    760s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:10:24    760s] #Total number of vias = 24
[08/19 05:10:24    760s] #Up-Via Summary (total 24):
[08/19 05:10:24    760s] #           
[08/19 05:10:24    760s] #-----------------------
[08/19 05:10:24    760s] # Metal1              9
[08/19 05:10:24    760s] # Metal2             15
[08/19 05:10:24    760s] #-----------------------
[08/19 05:10:24    760s] #                    24 
[08/19 05:10:24    760s] #
[08/19 05:10:24    760s] ### Time Record (Data Preparation) is installed.
[08/19 05:10:24    760s] #Start routing data preparation on Sat Aug 19 05:10:24 2023
[08/19 05:10:24    760s] #
[08/19 05:10:25    760s] #Minimum voltage of a net in the design = 0.000.
[08/19 05:10:25    760s] #Maximum voltage of a net in the design = 1.100.
[08/19 05:10:25    760s] #Voltage range [0.000 - 1.100] has 27 nets.
[08/19 05:10:25    760s] #Voltage range [0.900 - 1.100] has 1 net.
[08/19 05:10:25    760s] #Voltage range [0.000 - 0.000] has 1 net.
[08/19 05:10:25    760s] ### Time Record (Cell Pin Access) is installed.
[08/19 05:10:25    760s] #Initial pin access analysis.
[08/19 05:10:25    761s] #Detail pin access analysis.
[08/19 05:10:25    761s] ### Time Record (Cell Pin Access) is uninstalled.
[08/19 05:10:25    761s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[08/19 05:10:25    761s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:10:25    761s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[08/19 05:10:25    761s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[08/19 05:10:25    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1251.05 (MB), peak = 1374.85 (MB)
[08/19 05:10:25    761s] #Regenerating Ggrids automatically.
[08/19 05:10:25    761s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[08/19 05:10:25    761s] #Using automatically generated G-grids.
[08/19 05:10:26    761s] #Done routing data preparation.
[08/19 05:10:26    761s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1256.14 (MB), peak = 1374.85 (MB)
[08/19 05:10:26    761s] ### Time Record (Data Preparation) is uninstalled.
[08/19 05:10:26    761s] #Data initialization: cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[08/19 05:10:26    761s] LayerId::1 widthSet size::4
[08/19 05:10:26    761s] LayerId::2 widthSet size::4
[08/19 05:10:26    761s] LayerId::3 widthSet size::4
[08/19 05:10:26    761s] LayerId::4 widthSet size::4
[08/19 05:10:26    761s] LayerId::5 widthSet size::4
[08/19 05:10:26    761s] LayerId::6 widthSet size::4
[08/19 05:10:26    761s] LayerId::7 widthSet size::5
[08/19 05:10:26    761s] LayerId::8 widthSet size::5
[08/19 05:10:26    761s] LayerId::9 widthSet size::5
[08/19 05:10:26    761s] LayerId::10 widthSet size::4
[08/19 05:10:26    761s] LayerId::11 widthSet size::3
[08/19 05:10:26    761s] Updating RC grid for preRoute extraction ...
[08/19 05:10:26    761s] eee: pegSigSF::1.070000
[08/19 05:10:26    761s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:26    761s] Initializing multi-corner resistance tables ...
[08/19 05:10:26    761s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:26    761s] eee: l::1 avDens::0.036062 usedTrk::6.491228 availTrk::180.000000 sigTrk::6.491228
[08/19 05:10:26    761s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    761s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:26    761s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:26    761s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    761s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:26    761s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:26    761s] #Successfully loaded pre-route RC model
[08/19 05:10:26    761s] #Enabled timing driven Line Assignment.
[08/19 05:10:26    761s] ### Time Record (Line Assignment) is installed.
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Begin Line Assignment ...
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Begin build data ...
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Distribution of nets:
[08/19 05:10:26    761s] #        2 ( 0         pin),     11 ( 2         pin),      4 ( 3         pin),
[08/19 05:10:26    761s] #        7 ( 4         pin),      3 ( 5         pin),      2 ( 9         pin),
[08/19 05:10:26    761s] #        0 (>=2000     pin).
[08/19 05:10:26    761s] #Total: 29 nets, 1 fully global routed, 1 clock, 1 net has extra space,
[08/19 05:10:26    761s] #       1 net has layer range, 1 net has weight, 1 net has avoid detour,
[08/19 05:10:26    761s] #       1 net has priority.
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Nets in 1 layer range:
[08/19 05:10:26    761s] #   (Metal3, Metal4) :        1 ( 3.4%)
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Nets in 1 priority group:
[08/19 05:10:26    761s] #  clock:        1 ( 3.4%)
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #1 net selected.
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Net length summary:
[08/19 05:10:26    761s] #Layer     H-Len   V-Len         Total       #Up-Via
[08/19 05:10:26    761s] #---------------------------------------------------
[08/19 05:10:26    761s] #Metal1        0       0       0(  0%)       9( 38%)
[08/19 05:10:26    761s] #Metal2        0       6       6( 23%)      15( 62%)
[08/19 05:10:26    761s] #Metal3       23       0      23( 77%)       0(  0%)
[08/19 05:10:26    761s] #Metal4        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal5        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal6        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal7        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal8        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal9        0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal10       0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #Metal11       0       0       0(  0%)       0(  0%)
[08/19 05:10:26    761s] #---------------------------------------------------
[08/19 05:10:26    761s] #             23       6      30            24      
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Net length and overlap summary:
[08/19 05:10:26    761s] #Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[08/19 05:10:26    761s] #-----------------------------------------------------------------------------------------------
[08/19 05:10:26    761s] #Metal1        0       0       0(  0%)       9( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal2        0       6       6( 25%)      12( 57%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal3       20       0      20( 75%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal4        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[08/19 05:10:26    761s] #-----------------------------------------------------------------------------------------------
[08/19 05:10:26    761s] #             20       6      27            21             0            0              0        
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Line Assignment statistics:
[08/19 05:10:26    761s] #Cpu time = 00:00:00
[08/19 05:10:26    761s] #Elapsed time = 00:00:00
[08/19 05:10:26    761s] #Increased memory = 0.61 (MB)
[08/19 05:10:26    761s] #Total memory = 1259.12 (MB)
[08/19 05:10:26    761s] #Peak memory = 1374.85 (MB)
[08/19 05:10:26    761s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Begin assignment summary ...
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #  Total number of segments             = 3
[08/19 05:10:26    761s] #  Total number of overlap segments     = 0 (  0.0%)
[08/19 05:10:26    761s] #  Total number of assigned segments    = 3 (100.0%)
[08/19 05:10:26    761s] #  Total number of shifted segments     = 0 (  0.0%)
[08/19 05:10:26    761s] #  Average movement of shifted segments = 0.00 tracks
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #  Total number of overlaps             = 0
[08/19 05:10:26    761s] #  Total length of overlaps             = 0 um
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #End assignment summary.
[08/19 05:10:26    761s] ### Time Record (Line Assignment) is uninstalled.
[08/19 05:10:26    761s] #Wire/Via statistics after line assignment ...
[08/19 05:10:26    761s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:10:26    761s] #Total wire length = 26 um.
[08/19 05:10:26    761s] #Total half perimeter of net bounding box = 21 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal1 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal2 = 5 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal3 = 21 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal4 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:10:26    761s] #Total number of vias = 21
[08/19 05:10:26    761s] #Up-Via Summary (total 21):
[08/19 05:10:26    761s] #           
[08/19 05:10:26    761s] #-----------------------
[08/19 05:10:26    761s] # Metal1              9
[08/19 05:10:26    761s] # Metal2             12
[08/19 05:10:26    761s] #-----------------------
[08/19 05:10:26    761s] #                    21 
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Routing data preparation, pin analysis, line assignment statistics:
[08/19 05:10:26    761s] #Cpu time = 00:00:01
[08/19 05:10:26    761s] #Elapsed time = 00:00:01
[08/19 05:10:26    761s] #Increased memory = 12.20 (MB)
[08/19 05:10:26    761s] #Total memory = 1257.88 (MB)
[08/19 05:10:26    761s] #Peak memory = 1374.85 (MB)
[08/19 05:10:26    761s] #RTESIG:78da8d93cb4ec330104559f31523b78b20d1e2b793051ba4b24280ca635b99c48d2212bb
[08/19 05:10:26    761s] #       721c50ff1e072121501bd72b8f7dc6be773c9ecd5f576b40942c095eec30e61b02f76b4a
[08/19 05:10:26    761s] #       b0c0724104e757946ce2d6cb0d3a9fcd1f1e9f2920d07ddfd476d3b9ca5c97ad2bdf2134
[08/19 05:10:26    761s] #       5d63ebef1504591f7c8c2e61e88d87de8410a38b9f7405c10f06b237e7da8304610ab6ba
[08/19 05:10:26    761s] #       eda718ca30500c596383a98d3f7253f1f79c6a6f75d7945099ad1edaf00f6784a7940916
[08/19 05:10:26    761s] #       cd07b773adabf7d0ba68f8b3f109c392734024c1080ce86e75fbb43365a3dbb51b8219e7
[08/19 05:10:26    761s] #       892c9503d24370110bc65bedf707b982c9644109c1a3b7e83f1e66ecd01da1844c3e1f97
[08/19 05:10:26    761s] #       1458beccf13820dbb64e87c3a4602c2d4c8ae8f29b9a5426a50422a63b82a8d836e8834d
[08/19 05:10:26    761s] #       9795a86812f541db4afb6af252251420ebecb4b442e164d18a9cffba9cfa3e9816e9df81
[08/19 05:10:26    761s] #       63a3a6214e4e81f809d0d88847759f7d01c7655a02
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Skip comparing routing design signature in db-snapshot flow
[08/19 05:10:26    761s] ### Time Record (Detail Routing) is installed.
[08/19 05:10:26    761s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Start Detail Routing..
[08/19 05:10:26    761s] #start initial detail routing ...
[08/19 05:10:26    761s] ### Design has 29 dirty nets
[08/19 05:10:26    761s] #   number of violations = 0
[08/19 05:10:26    761s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.55 (MB), peak = 1374.85 (MB)
[08/19 05:10:26    761s] #Complete Detail Routing.
[08/19 05:10:26    761s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:10:26    761s] #Total wire length = 31 um.
[08/19 05:10:26    761s] #Total half perimeter of net bounding box = 21 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal1 = 1 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal2 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal3 = 26 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal4 = 5 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:10:26    761s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:10:26    761s] #Total number of vias = 23
[08/19 05:10:26    761s] #Up-Via Summary (total 23):
[08/19 05:10:26    761s] #           
[08/19 05:10:26    761s] #-----------------------
[08/19 05:10:26    761s] # Metal1              9
[08/19 05:10:26    761s] # Metal2              9
[08/19 05:10:26    761s] # Metal3              5
[08/19 05:10:26    761s] #-----------------------
[08/19 05:10:26    761s] #                    23 
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #Total number of DRC violations = 0
[08/19 05:10:26    761s] ### Time Record (Detail Routing) is uninstalled.
[08/19 05:10:26    761s] #Cpu time = 00:00:00
[08/19 05:10:26    761s] #Elapsed time = 00:00:00
[08/19 05:10:26    761s] #Increased memory = 2.69 (MB)
[08/19 05:10:26    761s] #Total memory = 1260.57 (MB)
[08/19 05:10:26    761s] #Peak memory = 1374.85 (MB)
[08/19 05:10:26    761s] #Skip updating routing design signature in db-snapshot flow
[08/19 05:10:26    761s] #detailRoute Statistics:
[08/19 05:10:26    761s] #Cpu time = 00:00:00
[08/19 05:10:26    761s] #Elapsed time = 00:00:00
[08/19 05:10:26    761s] #Increased memory = 2.70 (MB)
[08/19 05:10:26    761s] #Total memory = 1260.58 (MB)
[08/19 05:10:26    761s] #Peak memory = 1374.85 (MB)
[08/19 05:10:26    761s] ### Time Record (DB Export) is installed.
[08/19 05:10:26    761s] ### export design design signature (22): route=424282129 fixed_route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1847208661 dirty_area=0 del_dirty_area=0 cell=739167966 placement=824857458 pin_access=600167756 inst_pattern=1
[08/19 05:10:26    761s] ### Time Record (DB Export) is uninstalled.
[08/19 05:10:26    761s] ### Time Record (Post Callback) is installed.
[08/19 05:10:26    761s] ### Time Record (Post Callback) is uninstalled.
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] #globalDetailRoute statistics:
[08/19 05:10:26    761s] #Cpu time = 00:00:01
[08/19 05:10:26    761s] #Elapsed time = 00:00:01
[08/19 05:10:26    761s] #Increased memory = 22.42 (MB)
[08/19 05:10:26    761s] #Total memory = 1267.12 (MB)
[08/19 05:10:26    761s] #Peak memory = 1374.85 (MB)
[08/19 05:10:26    761s] #Number of warnings = 0
[08/19 05:10:26    761s] #Total number of warnings = 17
[08/19 05:10:26    761s] #Number of fails = 0
[08/19 05:10:26    761s] #Total number of fails = 0
[08/19 05:10:26    761s] #Complete globalDetailRoute on Sat Aug 19 05:10:26 2023
[08/19 05:10:26    761s] #
[08/19 05:10:26    761s] ### import design signature (23): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=600167756 inst_pattern=1
[08/19 05:10:26    761s] ### Time Record (globalDetailRoute) is uninstalled.
[08/19 05:10:26    761s] ### 
[08/19 05:10:26    761s] ###   Scalability Statistics
[08/19 05:10:26    761s] ### 
[08/19 05:10:26    761s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:10:26    761s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[08/19 05:10:26    761s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:10:26    761s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[08/19 05:10:26    761s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[08/19 05:10:26    761s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[08/19 05:10:26    761s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:10:26    761s] ### 
[08/19 05:10:26    761s] % End globalDetailRoute (date=08/19 05:10:26, total cpu=0:00:01.2, real=0:00:02.0, peak res=1267.0M, current mem=1267.0M)
[08/19 05:10:26    761s]         NanoRoute done. (took cpu=0:00:01.2 real=0:00:01.2)
[08/19 05:10:26    761s]       Clock detailed routing done.
[08/19 05:10:26    762s] Skipping check of guided vs. routed net lengths.
[08/19 05:10:26    762s] Set FIXED routing status on 1 net(s)
[08/19 05:10:26    762s]       Route Remaining Unrouted Nets...
[08/19 05:10:26    762s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1567.7M, EPOCH TIME: 1692402026.181019
[08/19 05:10:26    762s] All LLGs are deleted
[08/19 05:10:26    762s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1567.7M, EPOCH TIME: 1692402026.181120
[08/19 05:10:26    762s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1567.7M, EPOCH TIME: 1692402026.181179
[08/19 05:10:26    762s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1567.7M, EPOCH TIME: 1692402026.181336
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] ### Creating LA Mngr. totSessionCpu=0:12:42 mem=1567.7M
[08/19 05:10:26    762s] ### Creating LA Mngr, finished. totSessionCpu=0:12:42 mem=1567.7M
[08/19 05:10:26    762s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      ==================== Layers =====================
[08/19 05:10:26    762s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:26    762s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:26    762s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:26    762s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:26    762s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:26    762s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:26    762s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:26    762s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:26    762s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:26    762s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:26    762s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:26    762s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:26    762s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:26    762s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:26    762s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:26    762s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:26    762s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:26    762s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:26    762s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:26    762s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:26    762s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:26    762s] (I)      Started Import and model ( Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      Default power domain name = counter
[08/19 05:10:26    762s] .== Non-default Options ==
[08/19 05:10:26    762s] (I)      Maximum routing layer                              : 11
[08/19 05:10:26    762s] (I)      Number of threads                                  : 1
[08/19 05:10:26    762s] (I)      Method to set GCell size                           : row
[08/19 05:10:26    762s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:26    762s] (I)      Use row-based GCell size
[08/19 05:10:26    762s] (I)      Use row-based GCell align
[08/19 05:10:26    762s] (I)      layer 0 area = 80000
[08/19 05:10:26    762s] (I)      layer 1 area = 80000
[08/19 05:10:26    762s] (I)      layer 2 area = 80000
[08/19 05:10:26    762s] (I)      layer 3 area = 80000
[08/19 05:10:26    762s] (I)      layer 4 area = 80000
[08/19 05:10:26    762s] (I)      layer 5 area = 80000
[08/19 05:10:26    762s] (I)      layer 6 area = 80000
[08/19 05:10:26    762s] (I)      layer 7 area = 80000
[08/19 05:10:26    762s] (I)      layer 8 area = 80000
[08/19 05:10:26    762s] (I)      layer 9 area = 400000
[08/19 05:10:26    762s] (I)      layer 10 area = 400000
[08/19 05:10:26    762s] (I)      GCell unit size   : 3420
[08/19 05:10:26    762s] (I)      GCell multiplier  : 1
[08/19 05:10:26    762s] (I)      GCell row height  : 3420
[08/19 05:10:26    762s] (I)      Actual row height : 3420
[08/19 05:10:26    762s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:26    762s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:26    762s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:26    762s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:26    762s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:26    762s] (I)      ================== Default via ===================
[08/19 05:10:26    762s] (I)      +----+------------------+------------------------+
[08/19 05:10:26    762s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[08/19 05:10:26    762s] (I)      +----+------------------+------------------------+
[08/19 05:10:26    762s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[08/19 05:10:26    762s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[08/19 05:10:26    762s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[08/19 05:10:26    762s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[08/19 05:10:26    762s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[08/19 05:10:26    762s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[08/19 05:10:26    762s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[08/19 05:10:26    762s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[08/19 05:10:26    762s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[08/19 05:10:26    762s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[08/19 05:10:26    762s] (I)      +----+------------------+------------------------+
[08/19 05:10:26    762s] [NR-eGR] Read 384 PG shapes
[08/19 05:10:26    762s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:26    762s] [NR-eGR] Read 0 other shapes
[08/19 05:10:26    762s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:26    762s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:26    762s] [NR-eGR] #PG Blockages       : 384
[08/19 05:10:26    762s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:26    762s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:26    762s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:26    762s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:26    762s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:26    762s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 20
[08/19 05:10:26    762s] [NR-eGR] Read 27 nets ( ignored 1 )
[08/19 05:10:26    762s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:26    762s] (I)      Read Num Blocks=384  Num Prerouted Wires=20  Num CS=0
[08/19 05:10:26    762s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 9
[08/19 05:10:26    762s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 9
[08/19 05:10:26    762s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 2
[08/19 05:10:26    762s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 05:10:26    762s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 05:10:26    762s] (I)      Number of ignored nets                =      1
[08/19 05:10:26    762s] (I)      Number of connected nets              =      0
[08/19 05:10:26    762s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:26    762s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:26    762s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:26    762s] (I)      Ndr track 0 does not exist
[08/19 05:10:26    762s] (I)      Ndr track 0 does not exist
[08/19 05:10:26    762s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:26    762s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:26    762s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:26    762s] (I)      Site width          :   400  (dbu)
[08/19 05:10:26    762s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:26    762s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:26    762s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:26    762s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:26    762s] (I)      Grid                :    15    10    11
[08/19 05:10:26    762s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:26    762s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:26    762s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:26    762s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:26    762s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:26    762s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:26    762s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:26    762s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:26    762s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:26    762s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:26    762s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:26    762s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:26    762s] (I)      --------------------------------------------------------
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:26    762s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 05:10:26    762s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:26    762s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:26    762s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:26    762s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:26    762s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:26    762s] [NR-eGR] Rule id: 1  Nets: 0
[08/19 05:10:26    762s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:26    762s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:26    762s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:26    762s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:26    762s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:26    762s] [NR-eGR] ========================================
[08/19 05:10:26    762s] [NR-eGR] 
[08/19 05:10:26    762s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:26    762s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:26    762s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:26    762s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:26    762s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:26    762s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 05:10:26    762s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:26    762s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 05:10:26    762s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:26    762s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 05:10:26    762s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:26    762s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 05:10:26    762s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:26    762s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:26    762s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 05:10:26    762s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:26    762s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      Reset routing kernel
[08/19 05:10:26    762s] (I)      Started Global Routing ( Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      totalPins=86  totalGlobalPin=81 (94.19%)
[08/19 05:10:26    762s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 05:10:26    762s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1a Route ============
[08/19 05:10:26    762s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1b Route ============
[08/19 05:10:26    762s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:26    762s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.949400e+02um
[08/19 05:10:26    762s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 05:10:26    762s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1c Route ============
[08/19 05:10:26    762s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1d Route ============
[08/19 05:10:26    762s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1e Route ============
[08/19 05:10:26    762s] (I)      Usage: 114 = (49 H, 65 V) = (0.92% H, 1.35% V) = (8.379e+01um H, 1.112e+02um V)
[08/19 05:10:26    762s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.949400e+02um
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] (I)      ============  Phase 1l Route ============
[08/19 05:10:26    762s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 05:10:26    762s] (I)      Layer  2:       1045        94         0           0        1154    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  3:       1193        93         0           0        1260    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  4:       1045         9         0           0        1154    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 05:10:26    762s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 05:10:26    762s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 05:10:26    762s] (I)      Total:          9243       196         0         519       10101    ( 4.89%) 
[08/19 05:10:26    762s] (I)      
[08/19 05:10:26    762s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:26    762s] [NR-eGR]                        OverCon            
[08/19 05:10:26    762s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:26    762s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:26    762s] [NR-eGR] ----------------------------------------------
[08/19 05:10:26    762s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR] ----------------------------------------------
[08/19 05:10:26    762s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:26    762s] [NR-eGR] 
[08/19 05:10:26    762s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 05:10:26    762s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:26    762s] (I)      ============= Track Assignment ============
[08/19 05:10:26    762s] (I)      Started Track Assignment (1T) ( Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:26    762s] (I)      Run Multi-thread track assignment
[08/19 05:10:26    762s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      Started Export ( Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:26    762s] [NR-eGR] -----------------------------------
[08/19 05:10:26    762s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:26    762s] [NR-eGR]  Metal2   (2V)           126   125 
[08/19 05:10:26    762s] [NR-eGR]  Metal3   (3H)           123     5 
[08/19 05:10:26    762s] [NR-eGR]  Metal4   (4V)             5     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:26    762s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:26    762s] [NR-eGR] -----------------------------------
[08/19 05:10:26    762s] [NR-eGR]           Total          254   225 
[08/19 05:10:26    762s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:26    762s] [NR-eGR] Total half perimeter of net bounding box: 217um
[08/19 05:10:26    762s] [NR-eGR] Total length: 254um, number of vias: 225
[08/19 05:10:26    762s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:26    762s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/19 05:10:26    762s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:26    762s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1567.74 MB )
[08/19 05:10:26    762s] (I)      ====================================== Runtime Summary =======================================
[08/19 05:10:26    762s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/19 05:10:26    762s] (I)      ----------------------------------------------------------------------------------------------
[08/19 05:10:26    762s] (I)       Early Global Route kernel              100.00%  1074.81 sec  1074.83 sec  0.02 sec  0.02 sec 
[08/19 05:10:26    762s] (I)       +-Import and model                      26.02%  1074.81 sec  1074.82 sec  0.01 sec  0.01 sec 
[08/19 05:10:26    762s] (I)       | +-Create place DB                      1.30%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Import place data                  0.99%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read instances and placement     0.16%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read nets                        0.20%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Create route DB                     13.04%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Import route data (1T)            12.07%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read blockages ( Layer 2-11 )    2.70%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read routing blockages         0.01%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read instance blockages        0.08%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read PG blockages              0.28%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read clock blockages           0.08%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read other blockages           0.08%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Read boundary cut boxes        0.01%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read blackboxes                  0.06%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read prerouted                   0.22%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read unlegalized nets            0.02%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Read nets                        0.18%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Set up via pillars               0.02%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Initialize 3D grid graph         0.03%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Model blockage capacity          1.21%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | | +-Initialize 3D capacity         0.81%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Read aux data                        0.01%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Others data preparation              0.02%  1074.81 sec  1074.81 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Create route kernel                 10.05%  1074.81 sec  1074.82 sec  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)       +-Global Routing                        36.70%  1074.82 sec  1074.82 sec  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Initialization                       0.10%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Net group 1                         32.73%  1074.82 sec  1074.82 sec  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Generate topology                  0.13%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1a                           2.31%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Pattern routing (1T)             1.55%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Add via demand to 2D             0.05%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1b                           0.28%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1c                           0.07%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1d                           0.07%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1e                           0.49%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Route legalization               0.01%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Phase 1l                          26.29%  1074.82 sec  1074.82 sec  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | | +-Layer assignment (1T)           25.91%  1074.82 sec  1074.82 sec  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Clean cong LA                        0.01%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       +-Export 3D cong map                     0.77%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Export 2D cong map                   0.23%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       +-Extract Global 3D Wires                0.04%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       +-Track Assignment (1T)                  3.43%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Initialization                       0.11%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Track Assignment Kernel              2.22%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Free Memory                          0.01%  1074.82 sec  1074.82 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       +-Export                                11.44%  1074.82 sec  1074.83 sec  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)       | +-Export DB wires                      1.21%  1074.82 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Export all nets                    0.44%  1074.83 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | | +-Set wire vias                      0.09%  1074.83 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Report wirelength                    8.48%  1074.83 sec  1074.83 sec  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)       | +-Update net boxes                     0.32%  1074.83 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       | +-Update timing                        0.01%  1074.83 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)       +-Postprocess design                     3.62%  1074.83 sec  1074.83 sec  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)      ===================== Summary by functions =====================
[08/19 05:10:26    762s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:26    762s] (I)      ----------------------------------------------------------------
[08/19 05:10:26    762s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[08/19 05:10:26    762s] (I)        1  Global Routing                  36.70%  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        1  Import and model                26.02%  0.01 sec  0.01 sec 
[08/19 05:10:26    762s] (I)        1  Export                          11.44%  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)        1  Postprocess design               3.62%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        1  Track Assignment (1T)            3.43%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        1  Export 3D cong map               0.77%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        1  Extract Global 3D Wires          0.04%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Net group 1                     32.73%  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Create route DB                 13.04%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Create route kernel             10.05%  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)        2  Report wirelength                8.48%  0.00 sec  0.01 sec 
[08/19 05:10:26    762s] (I)        2  Track Assignment Kernel          2.22%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Create place DB                  1.30%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Export DB wires                  1.21%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Update net boxes                 0.32%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Export 2D cong map               0.23%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Initialization                   0.21%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Update timing                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1l                        26.29%  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Import route data (1T)          12.07%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1a                         2.31%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Import place data                0.99%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1e                         0.49%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Export all nets                  0.44%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1b                         0.28%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Generate topology                0.13%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Set wire vias                    0.09%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1c                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        3  Phase 1d                         0.07%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Layer assignment (1T)           25.91%  0.01 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read blockages ( Layer 2-11 )    2.70%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Pattern routing (1T)             1.55%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Model blockage capacity          1.21%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read nets                        0.38%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read prerouted                   0.22%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read instances and placement     0.16%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Add via demand to 2D             0.05%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Read unlegalized nets            0.02%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Initialize 3D capacity           0.81%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read PG blockages                0.28%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read clock blockages             0.08%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read other blockages             0.08%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read instance blockages          0.08%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:26    762s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     Routing using NR in eGR->NR Step done.
[08/19 05:10:26    762s] Net route status summary:
[08/19 05:10:26    762s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:26    762s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] CCOPT: Done with clock implementation routing.
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.3)
[08/19 05:10:26    762s]   Clock implementation routing done.
[08/19 05:10:26    762s]   Leaving CCOpt scope - extractRC...
[08/19 05:10:26    762s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[08/19 05:10:26    762s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:10:26    762s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:10:26    762s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:10:26    762s] PreRoute RC Extraction called for design counter.
[08/19 05:10:26    762s] RC Extraction called in multi-corner(1) mode.
[08/19 05:10:26    762s] RCMode: PreRoute
[08/19 05:10:26    762s]       RC Corner Indexes            0   
[08/19 05:10:26    762s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:10:26    762s] Resistance Scaling Factor    : 1.00000 
[08/19 05:10:26    762s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:10:26    762s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:10:26    762s] Shrink Factor                : 0.90000
[08/19 05:10:26    762s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:10:26    762s] Using capacitance table file ...
[08/19 05:10:26    762s] LayerId::1 widthSet size::4
[08/19 05:10:26    762s] LayerId::2 widthSet size::4
[08/19 05:10:26    762s] LayerId::3 widthSet size::4
[08/19 05:10:26    762s] LayerId::4 widthSet size::4
[08/19 05:10:26    762s] LayerId::5 widthSet size::4
[08/19 05:10:26    762s] LayerId::6 widthSet size::4
[08/19 05:10:26    762s] LayerId::7 widthSet size::5
[08/19 05:10:26    762s] LayerId::8 widthSet size::5
[08/19 05:10:26    762s] LayerId::9 widthSet size::5
[08/19 05:10:26    762s] LayerId::10 widthSet size::4
[08/19 05:10:26    762s] LayerId::11 widthSet size::3
[08/19 05:10:26    762s] Updating RC grid for preRoute extraction ...
[08/19 05:10:26    762s] eee: pegSigSF::1.070000
[08/19 05:10:26    762s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:26    762s] Initializing multi-corner resistance tables ...
[08/19 05:10:26    762s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:26    762s] eee: l::1 avDens::0.036127 usedTrk::6.502924 availTrk::180.000000 sigTrk::6.502924
[08/19 05:10:26    762s] eee: l::2 avDens::0.043030 usedTrk::7.358187 availTrk::171.000000 sigTrk::7.358187
[08/19 05:10:26    762s] eee: l::3 avDens::0.040026 usedTrk::7.204678 availTrk::180.000000 sigTrk::7.204678
[08/19 05:10:26    762s] eee: l::4 avDens::0.003509 usedTrk::0.300000 availTrk::85.500000 sigTrk::0.300000
[08/19 05:10:26    762s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    762s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    762s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    762s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    762s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:26    762s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:26    762s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:26    762s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:26    762s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1567.738M)
[08/19 05:10:26    762s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[08/19 05:10:26    762s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:26    762s] End AAE Lib Interpolated Model. (MEM=1567.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:26    762s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]   Clock DAG stats after routing clock trees:
[08/19 05:10:26    762s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]     misc counts      : r=1, pp=0
[08/19 05:10:26    762s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]     sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]   Clock DAG net violations after routing clock trees: none
[08/19 05:10:26    762s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[08/19 05:10:26    762s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]   Clock DAG hash after routing clock trees: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   Clock DAG hash after routing clock trees: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   Primary reporting skew groups after routing clock trees:
[08/19 05:10:26    762s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]         min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]         max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]   Skew group summary after routing clock trees:
[08/19 05:10:26    762s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.4 real=0:00:01.4)
[08/19 05:10:26    762s]   CCOpt::Phase::PostConditioning...
[08/19 05:10:26    762s]   Leaving CCOpt scope - Initializing placement interface...
[08/19 05:10:26    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:1615.4M, EPOCH TIME: 1692402026.263407
[08/19 05:10:26    762s] z: 2, totalTracks: 1
[08/19 05:10:26    762s] z: 4, totalTracks: 1
[08/19 05:10:26    762s] z: 6, totalTracks: 1
[08/19 05:10:26    762s] z: 8, totalTracks: 1
[08/19 05:10:26    762s] #spOpts: mergeVia=F 
[08/19 05:10:26    762s] All LLGs are deleted
[08/19 05:10:26    762s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1615.4M, EPOCH TIME: 1692402026.267309
[08/19 05:10:26    762s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1615.4M, EPOCH TIME: 1692402026.267679
[08/19 05:10:26    762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.4M, EPOCH TIME: 1692402026.267770
[08/19 05:10:26    762s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1615.4M, EPOCH TIME: 1692402026.268725
[08/19 05:10:26    762s] Core basic site is CoreSite
[08/19 05:10:26    762s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1615.4M, EPOCH TIME: 1692402026.284663
[08/19 05:10:26    762s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1615.4M, EPOCH TIME: 1692402026.287103
[08/19 05:10:26    762s] Fast DP-INIT is on for default
[08/19 05:10:26    762s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 05:10:26    762s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:1615.4M, EPOCH TIME: 1692402026.288379
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:26    762s] OPERPROF:     Starting CMU at level 3, MEM:1615.4M, EPOCH TIME: 1692402026.288520
[08/19 05:10:26    762s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1615.4M, EPOCH TIME: 1692402026.288850
[08/19 05:10:26    762s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1615.4M, EPOCH TIME: 1692402026.288898
[08/19 05:10:26    762s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1615.4MB).
[08/19 05:10:26    762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:1615.4M, EPOCH TIME: 1692402026.288974
[08/19 05:10:26    762s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]   Removing CTS place status from clock tree and sinks.
[08/19 05:10:26    762s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[08/19 05:10:26    762s]   Legalizer reserving space for clock trees
[08/19 05:10:26    762s]   PostConditioning...
[08/19 05:10:26    762s]     PostConditioning active optimizations:
[08/19 05:10:26    762s]      - DRV fixing with initial upsizing, sizing and buffering
[08/19 05:10:26    762s]      - Skew fixing with sizing
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Currently running CTS, using active skew data
[08/19 05:10:26    762s]     Reset bufferability constraints...
[08/19 05:10:26    762s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[08/19 05:10:26    762s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     PostConditioning Upsizing To Fix DRVs...
[08/19 05:10:26    762s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:26    762s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       PRO Statistics: Fix DRVs (initial upsizing):
[08/19 05:10:26    762s]       ============================================
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Cell changes by Net Type:
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       top                0            0           0            0                    0                0
[08/19 05:10:26    762s]       trunk              0            0           0            0                    0                0
[08/19 05:10:26    762s]       leaf               0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Total              0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[08/19 05:10:26    762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[08/19 05:10:26    762s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]         misc counts      : r=1, pp=0
[08/19 05:10:26    762s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]         sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[08/19 05:10:26    762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[08/19 05:10:26    762s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:26    762s]             min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]             max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:26    762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:26    762s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     Recomputing CTS skew targets...
[08/19 05:10:26    762s]     Resolving skew group constraints...
[08/19 05:10:26    762s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[08/19 05:10:26    762s]     Resolving skew group constraints done.
[08/19 05:10:26    762s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     PostConditioning Fixing DRVs...
[08/19 05:10:26    762s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:26    762s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       PRO Statistics: Fix DRVs (cell sizing):
[08/19 05:10:26    762s]       =======================================
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Cell changes by Net Type:
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       top                0            0           0            0                    0                0
[08/19 05:10:26    762s]       trunk              0            0           0            0                    0                0
[08/19 05:10:26    762s]       leaf               0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Total              0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[08/19 05:10:26    762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[08/19 05:10:26    762s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]         misc counts      : r=1, pp=0
[08/19 05:10:26    762s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]         sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[08/19 05:10:26    762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[08/19 05:10:26    762s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:26    762s]             min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]             max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]       Skew group summary after 'PostConditioning Fixing DRVs':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.105]
[08/19 05:10:26    762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:26    762s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     Buffering to fix DRVs...
[08/19 05:10:26    762s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[08/19 05:10:26    762s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[08/19 05:10:26    762s]     Inserted 0 buffers and inverters.
[08/19 05:10:26    762s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[08/19 05:10:26    762s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[08/19 05:10:26    762s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[08/19 05:10:26    762s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]       misc counts      : r=1, pp=0
[08/19 05:10:26    762s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]       sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[08/19 05:10:26    762s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[08/19 05:10:26    762s]       Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[08/19 05:10:26    762s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]           min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]           max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[08/19 05:10:26    762s]       skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Slew Diagnostics: After DRV fixing
[08/19 05:10:26    762s]     ==================================
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Global Causes:
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     -----
[08/19 05:10:26    762s]     Cause
[08/19 05:10:26    762s]     -----
[08/19 05:10:26    762s]       (empty table)
[08/19 05:10:26    762s]     -----
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Top 5 overslews:
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     ---------------------------------
[08/19 05:10:26    762s]     Overslew    Causes    Driving Pin
[08/19 05:10:26    762s]     ---------------------------------
[08/19 05:10:26    762s]       (empty table)
[08/19 05:10:26    762s]     ---------------------------------
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]     Cause    Occurences
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]       (empty table)
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     Violation diagnostics counts from the 0 nodes that have violations:
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]     Cause    Occurences
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]       (empty table)
[08/19 05:10:26    762s]     -------------------
[08/19 05:10:26    762s]     
[08/19 05:10:26    762s]     PostConditioning Fixing Skew by cell sizing...
[08/19 05:10:26    762s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Path optimization required 0 stage delay updates 
[08/19 05:10:26    762s]       Resized 0 clock insts to decrease delay.
[08/19 05:10:26    762s]       Fixing short paths with downsize only
[08/19 05:10:26    762s]       Path optimization required 0 stage delay updates 
[08/19 05:10:26    762s]       Resized 0 clock insts to increase delay.
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       PRO Statistics: Fix Skew (cell sizing):
[08/19 05:10:26    762s]       =======================================
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Cell changes by Net Type:
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       top                0            0           0            0                    0                0
[08/19 05:10:26    762s]       trunk              0            0           0            0                    0                0
[08/19 05:10:26    762s]       leaf               0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       Total              0            0           0            0                    0                0
[08/19 05:10:26    762s]       -------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[08/19 05:10:26    762s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[08/19 05:10:26    762s]       
[08/19 05:10:26    762s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[08/19 05:10:26    762s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]         misc counts      : r=1, pp=0
[08/19 05:10:26    762s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]         sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[08/19 05:10:26    762s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[08/19 05:10:26    762s]         Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]             min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]             max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[08/19 05:10:26    762s]         skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[08/19 05:10:26    762s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]     Reconnecting optimized routes...
[08/19 05:10:26    762s]     Reset timing graph...
[08/19 05:10:26    762s] Ignoring AAE DB Resetting ...
[08/19 05:10:26    762s]     Reset timing graph done.
[08/19 05:10:26    762s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[08/19 05:10:26    762s]     Set dirty flag on 0 instances, 0 nets
[08/19 05:10:26    762s]   PostConditioning done.
[08/19 05:10:26    762s] Net route status summary:
[08/19 05:10:26    762s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:26    762s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[08/19 05:10:26    762s]   Update timing and DAG stats after post-conditioning...
[08/19 05:10:26    762s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]   Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:26    762s] End AAE Lib Interpolated Model. (MEM=1605.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:26    762s]   Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s]   Clock DAG stats after post-conditioning:
[08/19 05:10:26    762s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]     misc counts      : r=1, pp=0
[08/19 05:10:26    762s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]     sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s]   Clock DAG net violations after post-conditioning: none
[08/19 05:10:26    762s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[08/19 05:10:26    762s]     Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s]   Clock DAG hash after post-conditioning: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   Clock DAG hash after post-conditioning: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   Primary reporting skew groups after post-conditioning:
[08/19 05:10:26    762s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]         min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]         max path sink: count_reg[7]/CK
[08/19 05:10:26    762s]   Skew group summary after post-conditioning:
[08/19 05:10:26    762s]     skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:26    762s]   Setting CTS place status to fixed for clock tree and sinks.
[08/19 05:10:26    762s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[08/19 05:10:26    762s]   Post-balance tidy up or trial balance steps...
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG stats at end of CTS:
[08/19 05:10:26    762s]   ==============================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   -----------------------------------------------------------
[08/19 05:10:26    762s]   Cell type                     Count    Area     Capacitance
[08/19 05:10:26    762s]   -----------------------------------------------------------
[08/19 05:10:26    762s]   Buffers                         0      0.000       0.000
[08/19 05:10:26    762s]   Inverters                       0      0.000       0.000
[08/19 05:10:26    762s]   Integrated Clock Gates          0      0.000       0.000
[08/19 05:10:26    762s]   Non-Integrated Clock Gates      0      0.000       0.000
[08/19 05:10:26    762s]   Clock Logic                     0      0.000       0.000
[08/19 05:10:26    762s]   All                             0      0.000       0.000
[08/19 05:10:26    762s]   -----------------------------------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG wire lengths at end of CTS:
[08/19 05:10:26    762s]   =====================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   --------------------
[08/19 05:10:26    762s]   Type     Wire Length
[08/19 05:10:26    762s]   --------------------
[08/19 05:10:26    762s]   Top         0.000
[08/19 05:10:26    762s]   Trunk       0.000
[08/19 05:10:26    762s]   Leaf       30.930
[08/19 05:10:26    762s]   Total      30.930
[08/19 05:10:26    762s]   --------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG hp wire lengths at end of CTS:
[08/19 05:10:26    762s]   ========================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   -----------------------
[08/19 05:10:26    762s]   Type     hp Wire Length
[08/19 05:10:26    762s]   -----------------------
[08/19 05:10:26    762s]   Top          0.000
[08/19 05:10:26    762s]   Trunk        0.000
[08/19 05:10:26    762s]   Leaf         0.000
[08/19 05:10:26    762s]   Total        0.000
[08/19 05:10:26    762s]   -----------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG capacitances at end of CTS:
[08/19 05:10:26    762s]   =====================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   --------------------------------
[08/19 05:10:26    762s]   Type     Gate     Wire     Total
[08/19 05:10:26    762s]   --------------------------------
[08/19 05:10:26    762s]   Top      0.000    0.000    0.000
[08/19 05:10:26    762s]   Trunk    0.000    0.000    0.000
[08/19 05:10:26    762s]   Leaf     0.002    0.004    0.006
[08/19 05:10:26    762s]   Total    0.002    0.004    0.006
[08/19 05:10:26    762s]   --------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG sink capacitances at end of CTS:
[08/19 05:10:26    762s]   ==========================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   --------------------------------------------------------
[08/19 05:10:26    762s]   Count    Total    Average    Std. Dev.    Min      Max
[08/19 05:10:26    762s]   --------------------------------------------------------
[08/19 05:10:26    762s]     8      0.002     0.000       0.000      0.000    0.000
[08/19 05:10:26    762s]   --------------------------------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG net violations at end of CTS:
[08/19 05:10:26    762s]   =======================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   None
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG primary half-corner transition distribution at end of CTS:
[08/19 05:10:26    762s]   ====================================================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[08/19 05:10:26    762s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   Leaf        0.100       1       0.004       0.000      0.004    0.004    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[08/19 05:10:26    762s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Clock DAG hash at end of CTS: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   Clock DAG hash at end of CTS: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Primary reporting skew groups summary at end of CTS:
[08/19 05:10:26    762s]   ====================================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   slow_delay:setup.late    clk/sdc       0.000     0.000     0.000       0.105         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Skew group summary at end of CTS:
[08/19 05:10:26    762s]   =================================
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   slow_delay:setup.late    clk/sdc       0.000     0.000     0.000       0.105         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[08/19 05:10:26    762s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Found a total of 0 clock tree pins with a slew violation.
[08/19 05:10:26    762s]   
[08/19 05:10:26    762s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s] Synthesizing clock trees done.
[08/19 05:10:26    762s] Tidy Up And Update Timing...
[08/19 05:10:26    762s] External - Set all clocks to propagated mode...
[08/19 05:10:26    762s] Innovus updating I/O latencies
[08/19 05:10:26    762s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 05:10:26    762s] #################################################################################
[08/19 05:10:26    762s] # Design Stage: PreRoute
[08/19 05:10:26    762s] # Design Name: counter
[08/19 05:10:26    762s] # Design Mode: 90nm
[08/19 05:10:26    762s] # Analysis Mode: MMMC Non-OCV 
[08/19 05:10:26    762s] # Parasitics Mode: No SPEF/RCDB 
[08/19 05:10:26    762s] # Signoff Settings: SI Off 
[08/19 05:10:26    762s] #################################################################################
[08/19 05:10:26    762s] Topological Sorting (REAL = 0:00:00.0, MEM = 1621.5M, InitMEM = 1621.5M)
[08/19 05:10:26    762s] Start delay calculation (fullDC) (1 T). (MEM=1621.47)
[08/19 05:10:26    762s] End AAE Lib Interpolated Model. (MEM=1633.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:26    762s] Total number of fetched objects 27
[08/19 05:10:26    762s] Total number of fetched objects 27
[08/19 05:10:26    762s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:26    762s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:26    762s] End delay calculation. (MEM=1649.76 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:26    762s] End delay calculation (fullDC). (MEM=1649.76 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:26    762s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1649.8M) ***
[08/19 05:10:26    762s] Setting all clocks to propagated mode.
[08/19 05:10:26    762s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:26    762s] Clock DAG stats after update timingGraph:
[08/19 05:10:26    762s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[08/19 05:10:26    762s]   misc counts      : r=1, pp=0
[08/19 05:10:26    762s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[08/19 05:10:26    762s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[08/19 05:10:26    762s]   sink capacitance : count=8, total=0.002pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[08/19 05:10:26    762s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.004pF, total=0.004pF
[08/19 05:10:26    762s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=30.930um, total=30.930um
[08/19 05:10:26    762s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[08/19 05:10:26    762s] Clock DAG net violations after update timingGraph: none
[08/19 05:10:26    762s] Clock DAG primary half-corner transition distribution after update timingGraph:
[08/19 05:10:26    762s]   Leaf : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[08/19 05:10:26    762s] Clock DAG hash after update timingGraph: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s] Clock DAG hash after update timingGraph: 8674717764325082916 9616338376401639507
[08/19 05:10:26    762s] Primary reporting skew groups after update timingGraph:
[08/19 05:10:26    762s]   skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s]       min path sink: count_reg[0]/CK
[08/19 05:10:26    762s]       max path sink: count_reg[7]/CK
[08/19 05:10:26    762s] Skew group summary after update timingGraph:
[08/19 05:10:26    762s]   skew_group clk/sdc: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.105], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[08/19 05:10:26    762s] Logging CTS constraint violations...
[08/19 05:10:26    762s]   No violations found.
[08/19 05:10:26    762s] Logging CTS constraint violations done.
[08/19 05:10:26    762s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[08/19 05:10:26    762s] Runtime done. (took cpu=0:00:03.0 real=0:00:03.3)
[08/19 05:10:26    762s] Runtime Report Coverage % = 96.5
[08/19 05:10:26    762s] Runtime Summary
[08/19 05:10:26    762s] ===============
[08/19 05:10:26    762s] Clock Runtime:  (43%) Core CTS           1.39 (Init 1.08, Construction 0.05, Implementation 0.06, eGRPC 0.06, PostConditioning 0.05, Other 0.10)
[08/19 05:10:26    762s] Clock Runtime:  (49%) CTS services       1.57 (RefinePlace 0.12, EarlyGlobalClock 0.13, NanoRoute 1.19, ExtractRC 0.13, TimingAnalysis 0.00)
[08/19 05:10:26    762s] Clock Runtime:   (7%) Other CTS          0.24 (Init 0.04, CongRepair/EGR-DP 0.06, TimingUpdate 0.13, Other 0.00)
[08/19 05:10:26    762s] Clock Runtime: (100%) Total              3.20
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] Runtime Summary:
[08/19 05:10:26    762s] ================
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] --------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s] wall  % time  children  called  name
[08/19 05:10:26    762s] --------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s] 3.31  100.00    3.31      0       
[08/19 05:10:26    762s] 3.31  100.00    3.20      1     Runtime
[08/19 05:10:26    762s] 0.01    0.31    0.01      1     CCOpt::Phase::Initialization
[08/19 05:10:26    762s] 0.01    0.31    0.01      1       Check Prerequisites
[08/19 05:10:26    762s] 0.01    0.31    0.00      1         Leaving CCOpt scope - CheckPlace
[08/19 05:10:26    762s] 1.07   32.33    1.07      1     CCOpt::Phase::PreparingToBalance
[08/19 05:10:26    762s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[08/19 05:10:26    762s] 0.03    0.98    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[08/19 05:10:26    762s] 0.06    1.76    0.04      1       Legalization setup
[08/19 05:10:26    762s] 0.04    1.29    0.00      2         Leaving CCOpt scope - Initializing placement interface
[08/19 05:10:26    762s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/19 05:10:26    762s] 0.98   29.47    0.00      1       Validating CTS configuration
[08/19 05:10:26    762s] 0.00    0.00    0.00      1         Checking module port directions
[08/19 05:10:26    762s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[08/19 05:10:26    762s] 0.04    1.28    0.04      1     Preparing To Balance
[08/19 05:10:26    762s] 0.00    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/19 05:10:26    762s] 0.04    1.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/19 05:10:26    762s] 0.28    8.35    0.28      1     CCOpt::Phase::Construction
[08/19 05:10:26    762s] 0.26    7.87    0.26      1       Stage::Clustering
[08/19 05:10:26    762s] 0.10    2.93    0.09      1         Clustering
[08/19 05:10:26    762s] 0.00    0.03    0.00      1           Initialize for clustering
[08/19 05:10:26    762s] 0.00    0.06    0.00      1           Bottom-up phase
[08/19 05:10:26    762s] 0.09    2.70    0.09      1           Legalizing clock trees
[08/19 05:10:26    762s] 0.07    2.01    0.00      1             Leaving CCOpt scope - ClockRefiner
[08/19 05:10:26    762s] 0.00    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[08/19 05:10:26    762s] 0.02    0.59    0.00      1             Leaving CCOpt scope - Initializing placement interface
[08/19 05:10:26    762s] 0.00    0.03    0.00      1             Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.16    4.93    0.16      1         CongRepair After Initial Clustering
[08/19 05:10:26    762s] 0.12    3.57    0.08      1           Leaving CCOpt scope - Early Global Route
[08/19 05:10:26    762s] 0.04    1.34    0.00      1             Early Global Route - eGR only step
[08/19 05:10:26    762s] 0.04    1.07    0.00      1             Congestion Repair
[08/19 05:10:26    762s] 0.04    1.25    0.00      1           Leaving CCOpt scope - extractRC
[08/19 05:10:26    762s] 0.00    0.03    0.00      1           Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.00    0.10    0.00      1       Stage::DRV Fixing
[08/19 05:10:26    762s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[08/19 05:10:26    762s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[08/19 05:10:26    762s] 0.01    0.37    0.01      1       Stage::Insertion Delay Reduction
[08/19 05:10:26    762s] 0.00    0.03    0.00      1         Removing unnecessary root buffering
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[08/19 05:10:26    762s] 0.01    0.21    0.00      1         Reducing insertion delay 1
[08/19 05:10:26    762s] 0.00    0.03    0.00      1         Removing longest path buffering
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Reducing insertion delay 2
[08/19 05:10:26    762s] 0.08    2.40    0.08      1     CCOpt::Phase::Implementation
[08/19 05:10:26    762s] 0.00    0.14    0.00      1       Stage::Reducing Power
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Improving clock tree routing
[08/19 05:10:26    762s] 0.00    0.06    0.00      1         Reducing clock tree power 1
[08/19 05:10:26    762s] 0.00    0.00    0.00      1           Legalizing clock trees
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Reducing clock tree power 2
[08/19 05:10:26    762s] 0.02    0.73    0.02      1       Stage::Balancing
[08/19 05:10:26    762s] 0.01    0.37    0.01      1         Approximately balancing fragments step
[08/19 05:10:26    762s] 0.01    0.17    0.00      1           Resolve constraints - Approximately balancing fragments
[08/19 05:10:26    762s] 0.00    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[08/19 05:10:26    762s] 0.00    0.03    0.00      1           Moving gates to improve sub-tree skew
[08/19 05:10:26    762s] 0.00    0.03    0.00      1           Approximately balancing fragments bottom up
[08/19 05:10:26    762s] 0.00    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Improving fragments clock skew
[08/19 05:10:26    762s] 0.01    0.16    0.00      1         Approximately balancing step
[08/19 05:10:26    762s] 0.00    0.09    0.00      1           Resolve constraints - Approximately balancing
[08/19 05:10:26    762s] 0.00    0.03    0.00      1           Approximately balancing, wire and cell delays
[08/19 05:10:26    762s] 0.00    0.06    0.00      1         Fixing clock tree overload
[08/19 05:10:26    762s] 0.00    0.05    0.00      1         Approximately balancing paths
[08/19 05:10:26    762s] 0.02    0.48    0.01      1       Stage::Polishing
[08/19 05:10:26    762s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.00    0.03    0.00      1         Merging balancing drivers for power
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Improving clock skew
[08/19 05:10:26    762s] 0.00    0.08    0.00      1         Moving gates to reduce wire capacitance
[08/19 05:10:26    762s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[08/19 05:10:26    762s] 0.00    0.01    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Legalizing clock trees
[08/19 05:10:26    762s] 0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Legalizing clock trees
[08/19 05:10:26    762s] 0.00    0.06    0.00      1         Reducing clock tree power 3
[08/19 05:10:26    762s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[08/19 05:10:26    762s] 0.00    0.00    0.00      1           Legalizing clock trees
[08/19 05:10:26    762s] 0.00    0.04    0.00      1         Improving insertion delay
[08/19 05:10:26    762s] 0.00    0.14    0.00      1         Wire Opt OverFix
[08/19 05:10:26    762s] 0.00    0.07    0.00      1           Wire Reduction extra effort
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Global shorten wires A0
[08/19 05:10:26    762s] 0.00    0.01    0.00      2             Move For Wirelength - core
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Global shorten wires A1
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Global shorten wires B
[08/19 05:10:26    762s] 0.00    0.00    0.00      1             Move For Wirelength - branch
[08/19 05:10:26    762s] 0.00    0.01    0.00      1           Optimizing orientation
[08/19 05:10:26    762s] 0.00    0.01    0.00      1             FlipOpt
[08/19 05:10:26    762s] 0.03    1.03    0.02      1       Stage::Updating netlist
[08/19 05:10:26    762s] 0.00    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[08/19 05:10:26    762s] 0.02    0.68    0.00      1         Leaving CCOpt scope - ClockRefiner
[08/19 05:10:26    762s] 0.17    5.25    0.15      1     CCOpt::Phase::eGRPC
[08/19 05:10:26    762s] 0.04    1.36    0.04      1       Leaving CCOpt scope - Routing Tools
[08/19 05:10:26    762s] 0.04    1.34    0.00      1         Early Global Route - eGR only step
[08/19 05:10:26    762s] 0.04    1.32    0.00      1       Leaving CCOpt scope - extractRC
[08/19 05:10:26    762s] 0.02    0.66    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/19 05:10:26    762s] 0.00    0.04    0.00      1       Reset bufferability constraints
[08/19 05:10:26    762s] 0.00    0.03    0.00      1         Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.00    0.04    0.00      1       eGRPC Moving buffers
[08/19 05:10:26    762s] 0.00    0.00    0.00      1         Violation analysis
[08/19 05:10:26    762s] 0.00    0.06    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[08/19 05:10:26    762s] 0.00    0.00    0.00      1         Artificially removing long paths
[08/19 05:10:26    762s] 0.00    0.06    0.00      1       eGRPC Fixing DRVs
[08/19 05:10:26    762s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[08/19 05:10:26    762s] 0.00    0.00    0.00      1       Violation analysis
[08/19 05:10:26    762s] 0.00    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[08/19 05:10:26    762s] 0.03    0.87    0.00      1       Leaving CCOpt scope - ClockRefiner
[08/19 05:10:26    762s] 1.36   41.01    1.36      1     CCOpt::Phase::Routing
[08/19 05:10:26    762s] 1.31   39.60    1.27      1       Leaving CCOpt scope - Routing Tools
[08/19 05:10:26    762s] 0.05    1.37    0.00      1         Early Global Route - eGR->Nr High Frequency step
[08/19 05:10:26    762s] 1.19   36.02    0.00      1         NanoRoute
[08/19 05:10:26    762s] 0.03    0.82    0.00      1         Route Remaining Unrouted Nets
[08/19 05:10:26    762s] 0.04    1.31    0.00      1       Leaving CCOpt scope - extractRC
[08/19 05:10:26    762s] 0.00    0.05    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.05    1.54    0.04      1     CCOpt::Phase::PostConditioning
[08/19 05:10:26    762s] 0.03    0.78    0.00      1       Leaving CCOpt scope - Initializing placement interface
[08/19 05:10:26    762s] 0.00    0.00    0.00      1       Reset bufferability constraints
[08/19 05:10:26    762s] 0.00    0.06    0.00      1       PostConditioning Upsizing To Fix DRVs
[08/19 05:10:26    762s] 0.00    0.09    0.00      1       Recomputing CTS skew targets
[08/19 05:10:26    762s] 0.00    0.06    0.00      1       PostConditioning Fixing DRVs
[08/19 05:10:26    762s] 0.00    0.05    0.00      1       Buffering to fix DRVs
[08/19 05:10:26    762s] 0.00    0.06    0.00      1       PostConditioning Fixing Skew by cell sizing
[08/19 05:10:26    762s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[08/19 05:10:26    762s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[08/19 05:10:26    762s] 0.00    0.08    0.00      1       Clock tree timing engine global stage delay update for slow_delay:setup.late
[08/19 05:10:26    762s] 0.00    0.07    0.00      1     Post-balance tidy up or trial balance steps
[08/19 05:10:26    762s] 0.13    3.95    0.13      1     Tidy Up And Update Timing
[08/19 05:10:26    762s] 0.13    3.91    0.00      1       External - Set all clocks to propagated mode
[08/19 05:10:26    762s] --------------------------------------------------------------------------------------------------------------------
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[08/19 05:10:26    762s] Leaving CCOpt scope - Cleaning up placement interface...
[08/19 05:10:26    762s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1630.6M, EPOCH TIME: 1692402026.449140
[08/19 05:10:26    762s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1540.6M, EPOCH TIME: 1692402026.455125
[08/19 05:10:26    762s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:26    762s] Synthesizing clock trees with CCOpt done.
[08/19 05:10:26    762s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/19 05:10:26    762s] Type 'man IMPSP-9025' for more detail.
[08/19 05:10:26    762s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1267.9M, totSessionCpu=0:12:42 **
[08/19 05:10:26    762s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/19 05:10:26    762s] Need call spDPlaceInit before registerPrioInstLoc.
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] [EEQ-INFO] #EEQ #Cell
[08/19 05:10:26    762s] [EEQ-INFO] 1    567
[08/19 05:10:26    762s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 567(567)
[08/19 05:10:26    762s] *** InitOpt #2 [begin] : totSession cpu/real = 0:12:42.3/0:59:00.8 (0.2), mem = 1546.6M
[08/19 05:10:26    762s] GigaOpt running with 1 threads.
[08/19 05:10:26    762s] Info: 1 threads available for lower-level modules during optimization.
[08/19 05:10:26    762s] OPERPROF: Starting DPlace-Init at level 1, MEM:1546.6M, EPOCH TIME: 1692402026.514639
[08/19 05:10:26    762s] z: 2, totalTracks: 1
[08/19 05:10:26    762s] z: 4, totalTracks: 1
[08/19 05:10:26    762s] z: 6, totalTracks: 1
[08/19 05:10:26    762s] z: 8, totalTracks: 1
[08/19 05:10:26    762s] #spOpts: mergeVia=F 
[08/19 05:10:26    762s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1546.6M, EPOCH TIME: 1692402026.519400
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:26    762s] OPERPROF:     Starting CMU at level 3, MEM:1546.6M, EPOCH TIME: 1692402026.536496
[08/19 05:10:26    762s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1546.6M, EPOCH TIME: 1692402026.537044
[08/19 05:10:26    762s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1546.6M, EPOCH TIME: 1692402026.537108
[08/19 05:10:26    762s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1546.6MB).
[08/19 05:10:26    762s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:1546.6M, EPOCH TIME: 1692402026.537199
[08/19 05:10:26    762s] Unmarking site CoreSiteDouble for LLC-use, as it has no rows.
[08/19 05:10:26    762s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1546.6M, EPOCH TIME: 1692402026.537349
[08/19 05:10:26    762s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1546.6M, EPOCH TIME: 1692402026.539213
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] Creating Lib Analyzer ...
[08/19 05:10:26    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:26    762s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[08/19 05:10:26    762s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[08/19 05:10:26    762s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 05:10:26    762s] 
[08/19 05:10:26    762s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:27    762s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:43 mem=1570.7M
[08/19 05:10:27    762s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:43 mem=1570.7M
[08/19 05:10:27    762s] Creating Lib Analyzer, finished. 
[08/19 05:10:27    762s] Effort level <high> specified for reg2reg path_group
[08/19 05:10:27    762s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1291.9M, totSessionCpu=0:12:43 **
[08/19 05:10:27    762s] *** optDesign -postCTS ***
[08/19 05:10:27    762s] DRC Margin: user margin 0.0; extra margin 0.2
[08/19 05:10:27    762s] Hold Target Slack: user slack 0
[08/19 05:10:27    762s] Setup Target Slack: user slack 0; extra slack 0.0
[08/19 05:10:27    762s] setUsefulSkewMode -ecoRoute false
[08/19 05:10:27    762s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1572.7M, EPOCH TIME: 1692402027.103894
[08/19 05:10:27    762s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:1572.7M, EPOCH TIME: 1692402027.118746
[08/19 05:10:27    762s] Multi-VT timing optimization disabled based on library information.
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Deleting Cell Server Begin ...
[08/19 05:10:27    762s] Deleting Lib Analyzer.
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Deleting Cell Server End ...
[08/19 05:10:27    762s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 05:10:27    762s] Summary for sequential cells identification: 
[08/19 05:10:27    762s]   Identified SBFF number: 104
[08/19 05:10:27    762s]   Identified MBFF number: 0
[08/19 05:10:27    762s]   Identified SB Latch number: 0
[08/19 05:10:27    762s]   Identified MB Latch number: 0
[08/19 05:10:27    762s]   Not identified SBFF number: 16
[08/19 05:10:27    762s]   Not identified MBFF number: 0
[08/19 05:10:27    762s]   Not identified SB Latch number: 0
[08/19 05:10:27    762s]   Not identified MB Latch number: 0
[08/19 05:10:27    762s]   Number of sequential cells which are not FFs: 32
[08/19 05:10:27    762s]  Visiting view : setup
[08/19 05:10:27    762s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 05:10:27    762s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 05:10:27    762s]  Visiting view : hold
[08/19 05:10:27    762s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 05:10:27    762s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 05:10:27    762s] TLC MultiMap info (StdDelay):
[08/19 05:10:27    762s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 05:10:27    762s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 05:10:27    762s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 05:10:27    762s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 05:10:27    762s]  Setting StdDelay to: 36.8ps
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Deleting Cell Server Begin ...
[08/19 05:10:27    762s] 
[08/19 05:10:27    762s] TimeStamp Deleting Cell Server End ...
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1572.7M, EPOCH TIME: 1692402027.167108
[08/19 05:10:27    762s] All LLGs are deleted
[08/19 05:10:27    762s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1572.7M, EPOCH TIME: 1692402027.167195
[08/19 05:10:27    762s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1572.7M, EPOCH TIME: 1692402027.167396
[08/19 05:10:27    762s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1564.7M, EPOCH TIME: 1692402027.168058
[08/19 05:10:27    762s] Start to check current routing status for nets...
[08/19 05:10:27    762s] All nets are already routed correctly.
[08/19 05:10:27    762s] End to check current routing status for nets (mem=1564.7M)
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s] #optDebug: Start CG creation (mem=1593.3M)
[08/19 05:10:27    762s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    762s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[08/19 05:10:27    763s] (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgPrt (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgEgp (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgPbk (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgNrb(cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgObs (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgCon (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s]  ...processing cgPdm (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1769.8M)
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] Compute RC Scale Done ...
[08/19 05:10:27    763s] All LLGs are deleted
[08/19 05:10:27    763s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1760.3M, EPOCH TIME: 1692402027.281416
[08/19 05:10:27    763s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1760.3M, EPOCH TIME: 1692402027.281603
[08/19 05:10:27    763s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1760.3M, EPOCH TIME: 1692402027.281648
[08/19 05:10:27    763s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1760.3M, EPOCH TIME: 1692402027.282416
[08/19 05:10:27    763s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1760.3M, EPOCH TIME: 1692402027.296031
[08/19 05:10:27    763s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1776.3M, EPOCH TIME: 1692402027.298634
[08/19 05:10:27    763s] Fast DP-INIT is on for default
[08/19 05:10:27    763s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1776.3M, EPOCH TIME: 1692402027.299516
[08/19 05:10:27    763s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1776.3M, EPOCH TIME: 1692402027.299631
[08/19 05:10:27    763s] Starting delay calculation for Setup views
[08/19 05:10:27    763s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 05:10:27    763s] #################################################################################
[08/19 05:10:27    763s] # Design Stage: PreRoute
[08/19 05:10:27    763s] # Design Name: counter
[08/19 05:10:27    763s] # Design Mode: 90nm
[08/19 05:10:27    763s] # Analysis Mode: MMMC Non-OCV 
[08/19 05:10:27    763s] # Parasitics Mode: No SPEF/RCDB 
[08/19 05:10:27    763s] # Signoff Settings: SI Off 
[08/19 05:10:27    763s] #################################################################################
[08/19 05:10:27    763s] Calculate delays in BcWc mode...
[08/19 05:10:27    763s] Topological Sorting (REAL = 0:00:00.0, MEM = 1774.3M, InitMEM = 1774.3M)
[08/19 05:10:27    763s] Start delay calculation (fullDC) (1 T). (MEM=1774.31)
[08/19 05:10:27    763s] End AAE Lib Interpolated Model. (MEM=1785.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:27    763s] Total number of fetched objects 27
[08/19 05:10:27    763s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:27    763s] End delay calculation. (MEM=1753.81 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:27    763s] End delay calculation (fullDC). (MEM=1753.81 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:27    763s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1753.8M) ***
[08/19 05:10:27    763s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:12:43 mem=1753.8M)
[08/19 05:10:27    763s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  0.642  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1387.9M, totSessionCpu=0:12:43 **
[08/19 05:10:27    763s] *** InitOpt #2 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:12:43.2/0:59:01.6 (0.2), mem = 1654.1M
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] =============================================================================================
[08/19 05:10:27    763s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[08/19 05:10:27    763s] =============================================================================================
[08/19 05:10:27    763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:10:27    763s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ CellServerInit         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  62.3 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 05:10:27    763s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  12.9 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:10:27    763s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:27    763s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:27    763s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] [ MISC                   ]          0:00:00.1  (  14.4 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s]  InitOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] ** INFO : this run is activating low effort ccoptDesign flow
[08/19 05:10:27    763s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 05:10:27    763s] ### Creating PhyDesignMc. totSessionCpu=0:12:43 mem=1654.1M
[08/19 05:10:27    763s] OPERPROF: Starting DPlace-Init at level 1, MEM:1654.1M, EPOCH TIME: 1692402027.360784
[08/19 05:10:27    763s] z: 2, totalTracks: 1
[08/19 05:10:27    763s] z: 4, totalTracks: 1
[08/19 05:10:27    763s] z: 6, totalTracks: 1
[08/19 05:10:27    763s] z: 8, totalTracks: 1
[08/19 05:10:27    763s] #spOpts: mergeVia=F 
[08/19 05:10:27    763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1654.1M, EPOCH TIME: 1692402027.363475
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:27    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1654.1M, EPOCH TIME: 1692402027.381495
[08/19 05:10:27    763s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1654.1MB).
[08/19 05:10:27    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1654.1M, EPOCH TIME: 1692402027.381667
[08/19 05:10:27    763s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 05:10:27    763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:43 mem=1654.1M
[08/19 05:10:27    763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1654.1M, EPOCH TIME: 1692402027.381954
[08/19 05:10:27    763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:1654.1M, EPOCH TIME: 1692402027.383934
[08/19 05:10:27    763s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 05:10:27    763s] #optDebug: fT-E <X 2 0 0 1>
[08/19 05:10:27    763s] -congRepairInPostCTS false                 # bool, default=false, private
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 05:10:27    763s] Summary for sequential cells identification: 
[08/19 05:10:27    763s]   Identified SBFF number: 104
[08/19 05:10:27    763s]   Identified MBFF number: 0
[08/19 05:10:27    763s]   Identified SB Latch number: 0
[08/19 05:10:27    763s]   Identified MB Latch number: 0
[08/19 05:10:27    763s]   Not identified SBFF number: 16
[08/19 05:10:27    763s]   Not identified MBFF number: 0
[08/19 05:10:27    763s]   Not identified SB Latch number: 0
[08/19 05:10:27    763s]   Not identified MB Latch number: 0
[08/19 05:10:27    763s]   Number of sequential cells which are not FFs: 32
[08/19 05:10:27    763s]  Visiting view : setup
[08/19 05:10:27    763s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[08/19 05:10:27    763s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 05:10:27    763s]  Visiting view : hold
[08/19 05:10:27    763s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[08/19 05:10:27    763s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 05:10:27    763s] TLC MultiMap info (StdDelay):
[08/19 05:10:27    763s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 05:10:27    763s]   : fast_delay + fast + 1 + rc_corner := 13ps
[08/19 05:10:27    763s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 05:10:27    763s]   : slow_delay + slow + 1 + rc_corner := 38.8ps
[08/19 05:10:27    763s]  Setting StdDelay to: 38.8ps
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 05:10:27    763s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[08/19 05:10:27    763s] Begin: GigaOpt Route Type Constraints Refinement
[08/19 05:10:27    763s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:12:43.2/0:59:01.6 (0.2), mem = 1658.1M
[08/19 05:10:27    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.8
[08/19 05:10:27    763s] ### Creating RouteCongInterface, started
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] Creating Lib Analyzer ...
[08/19 05:10:27    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:27    763s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 05:10:27    763s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 05:10:27    763s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:27    763s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] Creating Lib Analyzer, finished. 
[08/19 05:10:27    763s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] #optDebug: {0, 1.000}
[08/19 05:10:27    763s] ### Creating RouteCongInterface, finished
[08/19 05:10:27    763s] Updated routing constraints on 0 nets.
[08/19 05:10:27    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.8
[08/19 05:10:27    763s] Bottom Preferred Layer:
[08/19 05:10:27    763s] +---------------+------------+----------+
[08/19 05:10:27    763s] |     Layer     |    CLK     |   Rule   |
[08/19 05:10:27    763s] +---------------+------------+----------+
[08/19 05:10:27    763s] | Metal3 (z=3)  |          1 | default  |
[08/19 05:10:27    763s] +---------------+------------+----------+
[08/19 05:10:27    763s] Via Pillar Rule:
[08/19 05:10:27    763s]     None
[08/19 05:10:27    763s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:12:43.7/0:59:02.1 (0.2), mem = 1680.1M
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] =============================================================================================
[08/19 05:10:27    763s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[08/19 05:10:27    763s] =============================================================================================
[08/19 05:10:27    763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  99.1 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:27    763s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:27    763s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s]  CongRefineRouteType #2 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:27    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] End: GigaOpt Route Type Constraints Refinement
[08/19 05:10:27    763s] *** Starting optimizing excluded clock nets MEM= 1680.1M) ***
[08/19 05:10:27    763s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1680.1M) ***
[08/19 05:10:27    763s] *** Starting optimizing excluded clock nets MEM= 1680.1M) ***
[08/19 05:10:27    763s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1680.1M) ***
[08/19 05:10:27    763s] Info: Done creating the CCOpt slew target map.
[08/19 05:10:27    763s] Begin: GigaOpt high fanout net optimization
[08/19 05:10:27    763s] GigaOpt HFN: use maxLocalDensity 1.2
[08/19 05:10:27    763s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[08/19 05:10:27    763s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:12:43.7/0:59:02.1 (0.2), mem = 1680.1M
[08/19 05:10:27    763s] Info: 1 net with fixed/cover wires excluded.
[08/19 05:10:27    763s] Info: 1 clock net  excluded from IPO operation.
[08/19 05:10:27    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.9
[08/19 05:10:27    763s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 05:10:27    763s] ### Creating PhyDesignMc. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] OPERPROF: Starting DPlace-Init at level 1, MEM:1680.1M, EPOCH TIME: 1692402027.843746
[08/19 05:10:27    763s] z: 2, totalTracks: 1
[08/19 05:10:27    763s] z: 4, totalTracks: 1
[08/19 05:10:27    763s] z: 6, totalTracks: 1
[08/19 05:10:27    763s] z: 8, totalTracks: 1
[08/19 05:10:27    763s] #spOpts: mergeVia=F 
[08/19 05:10:27    763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1680.1M, EPOCH TIME: 1692402027.845798
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:27    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1680.1M, EPOCH TIME: 1692402027.862506
[08/19 05:10:27    763s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1680.1MB).
[08/19 05:10:27    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:1680.1M, EPOCH TIME: 1692402027.862626
[08/19 05:10:27    763s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 05:10:27    763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] ### Creating RouteCongInterface, started
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[08/19 05:10:27    763s] 
[08/19 05:10:27    763s] #optDebug: {0, 1.000}
[08/19 05:10:27    763s] ### Creating RouteCongInterface, finished
[08/19 05:10:27    763s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 05:10:27    763s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:27    763s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=1680.1M
[08/19 05:10:28    763s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 05:10:28    763s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %
[08/19 05:10:28    763s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1718.3M, EPOCH TIME: 1692402028.020751
[08/19 05:10:28    763s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1678.3M, EPOCH TIME: 1692402028.022000
[08/19 05:10:28    763s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 05:10:28    763s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.9
[08/19 05:10:28    763s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:43.8/0:59:02.3 (0.2), mem = 1678.3M
[08/19 05:10:28    763s] 
[08/19 05:10:28    763s] =============================================================================================
[08/19 05:10:28    763s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[08/19 05:10:28    763s] =============================================================================================
[08/19 05:10:28    763s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:28    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    763s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    763s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.0    0.5
[08/19 05:10:28    763s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    763s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    763s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    763s] [ MISC                   ]          0:00:00.2  (  88.6 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 05:10:28    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    763s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 05:10:28    763s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    763s] 
[08/19 05:10:28    763s] GigaOpt HFN: restore maxLocalDensity to 0.98
[08/19 05:10:28    763s] End: GigaOpt high fanout net optimization
[08/19 05:10:28    763s] Deleting Lib Analyzer.
[08/19 05:10:28    763s] Begin: GigaOpt Global Optimization
[08/19 05:10:28    763s] *info: use new DP (enabled)
[08/19 05:10:28    763s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[08/19 05:10:28    763s] Info: 1 net with fixed/cover wires excluded.
[08/19 05:10:28    763s] Info: 1 clock net  excluded from IPO operation.
[08/19 05:10:28    763s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:12:43.8/0:59:02.3 (0.2), mem = 1678.3M
[08/19 05:10:28    763s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.10
[08/19 05:10:28    763s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 05:10:28    763s] ### Creating PhyDesignMc. totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    763s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[08/19 05:10:28    763s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.3M, EPOCH TIME: 1692402028.031573
[08/19 05:10:28    763s] z: 2, totalTracks: 1
[08/19 05:10:28    763s] z: 4, totalTracks: 1
[08/19 05:10:28    763s] z: 6, totalTracks: 1
[08/19 05:10:28    763s] z: 8, totalTracks: 1
[08/19 05:10:28    763s] #spOpts: mergeVia=F 
[08/19 05:10:28    763s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.3M, EPOCH TIME: 1692402028.034310
[08/19 05:10:28    763s] 
[08/19 05:10:28    763s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:28    763s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1678.3M, EPOCH TIME: 1692402028.051671
[08/19 05:10:28    763s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1678.3MB).
[08/19 05:10:28    763s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1678.3M, EPOCH TIME: 1692402028.051801
[08/19 05:10:28    763s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 05:10:28    763s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    763s] ### Creating RouteCongInterface, started
[08/19 05:10:28    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:28    763s] 
[08/19 05:10:28    763s] Creating Lib Analyzer ...
[08/19 05:10:28    763s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:28    763s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 05:10:28    763s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 05:10:28    763s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 05:10:28    763s] 
[08/19 05:10:28    763s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:28    764s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    764s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    764s] Creating Lib Analyzer, finished. 
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] #optDebug: {0, 1.000}
[08/19 05:10:28    764s] ### Creating RouteCongInterface, finished
[08/19 05:10:28    764s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 05:10:28    764s] ### Creating LA Mngr. totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    764s] ### Creating LA Mngr, finished. totSessionCpu=0:12:44 mem=1678.3M
[08/19 05:10:28    764s] *info: 1 clock net excluded
[08/19 05:10:28    764s] *info: 2 special nets excluded.
[08/19 05:10:28    764s] *info: 2 no-driver nets excluded.
[08/19 05:10:28    764s] *info: 1 net with fixed/cover wires excluded.
[08/19 05:10:28    764s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1742.5M, EPOCH TIME: 1692402028.647625
[08/19 05:10:28    764s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1742.5M, EPOCH TIME: 1692402028.647743
[08/19 05:10:28    764s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[08/19 05:10:28    764s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 05:10:28    764s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[08/19 05:10:28    764s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 05:10:28    764s] |   0.000|   0.000|   74.05%|   0:00:00.0| 1743.5M|     setup|       NA| NA              |
[08/19 05:10:28    764s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1743.5M) ***
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1743.5M) ***
[08/19 05:10:28    764s] Bottom Preferred Layer:
[08/19 05:10:28    764s] +---------------+------------+----------+
[08/19 05:10:28    764s] |     Layer     |    CLK     |   Rule   |
[08/19 05:10:28    764s] +---------------+------------+----------+
[08/19 05:10:28    764s] | Metal3 (z=3)  |          1 | default  |
[08/19 05:10:28    764s] +---------------+------------+----------+
[08/19 05:10:28    764s] Via Pillar Rule:
[08/19 05:10:28    764s]     None
[08/19 05:10:28    764s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[08/19 05:10:28    764s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %
[08/19 05:10:28    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1724.4M, EPOCH TIME: 1692402028.740330
[08/19 05:10:28    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1684.4M, EPOCH TIME: 1692402028.741560
[08/19 05:10:28    764s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 05:10:28    764s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.10
[08/19 05:10:28    764s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:12:44.6/0:59:03.0 (0.2), mem = 1684.4M
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] =============================================================================================
[08/19 05:10:28    764s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[08/19 05:10:28    764s] =============================================================================================
[08/19 05:10:28    764s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:28    764s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    764s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    764s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  60.8 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:28    764s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    764s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[08/19 05:10:28    764s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:28    764s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:28    764s] [ TransformInit          ]      1   0:00:00.1  (  19.1 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:10:28    764s] [ MISC                   ]          0:00:00.1  (  16.6 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 05:10:28    764s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    764s]  GlobalOpt #2 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/19 05:10:28    764s] ---------------------------------------------------------------------------------------------
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] End: GigaOpt Global Optimization
[08/19 05:10:28    764s] *** Timing Is met
[08/19 05:10:28    764s] *** Check timing (0:00:00.0)
[08/19 05:10:28    764s] Deleting Lib Analyzer.
[08/19 05:10:28    764s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[08/19 05:10:28    764s] Info: 1 net with fixed/cover wires excluded.
[08/19 05:10:28    764s] Info: 1 clock net  excluded from IPO operation.
[08/19 05:10:28    764s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=1684.4M
[08/19 05:10:28    764s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=1684.4M
[08/19 05:10:28    764s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[08/19 05:10:28    764s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1684.4M, EPOCH TIME: 1692402028.748758
[08/19 05:10:28    764s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1684.4M, EPOCH TIME: 1692402028.764361
[08/19 05:10:28    764s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:28    764s] **INFO: Flow update: Design timing is met.
[08/19 05:10:28    764s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:28    764s] **INFO: Flow update: Design timing is met.
[08/19 05:10:28    764s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[08/19 05:10:28    764s] Info: 1 net with fixed/cover wires excluded.
[08/19 05:10:28    764s] Info: 1 clock net  excluded from IPO operation.
[08/19 05:10:28    764s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=1680.4M
[08/19 05:10:28    764s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=1680.4M
[08/19 05:10:28    764s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 05:10:28    764s] ### Creating PhyDesignMc. totSessionCpu=0:12:45 mem=1737.7M
[08/19 05:10:28    764s] OPERPROF: Starting DPlace-Init at level 1, MEM:1737.7M, EPOCH TIME: 1692402028.808540
[08/19 05:10:28    764s] z: 2, totalTracks: 1
[08/19 05:10:28    764s] z: 4, totalTracks: 1
[08/19 05:10:28    764s] z: 6, totalTracks: 1
[08/19 05:10:28    764s] z: 8, totalTracks: 1
[08/19 05:10:28    764s] #spOpts: mergeVia=F 
[08/19 05:10:28    764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1737.7M, EPOCH TIME: 1692402028.810450
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:28    764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1737.7M, EPOCH TIME: 1692402028.825461
[08/19 05:10:28    764s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1737.7MB).
[08/19 05:10:28    764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1737.7M, EPOCH TIME: 1692402028.825555
[08/19 05:10:28    764s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 05:10:28    764s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:45 mem=1737.7M
[08/19 05:10:28    764s] Begin: Area Reclaim Optimization
[08/19 05:10:28    764s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:12:44.6/0:59:03.1 (0.2), mem = 1737.7M
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] Creating Lib Analyzer ...
[08/19 05:10:28    764s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:10:28    764s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[08/19 05:10:28    764s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[08/19 05:10:28    764s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[08/19 05:10:28    764s] 
[08/19 05:10:28    764s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:29    765s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:45 mem=1743.7M
[08/19 05:10:29    765s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:45 mem=1743.7M
[08/19 05:10:29    765s] Creating Lib Analyzer, finished. 
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.11
[08/19 05:10:29    765s] ### Creating RouteCongInterface, started
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug: {0, 1.000}
[08/19 05:10:29    765s] ### Creating RouteCongInterface, finished
[08/19 05:10:29    765s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 05:10:29    765s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=1743.7M
[08/19 05:10:29    765s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=1743.7M
[08/19 05:10:29    765s] Usable buffer cells for single buffer setup transform:
[08/19 05:10:29    765s] CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
[08/19 05:10:29    765s] Number of usable buffer cells above: 10
[08/19 05:10:29    765s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1743.7M, EPOCH TIME: 1692402029.428575
[08/19 05:10:29    765s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1743.7M, EPOCH TIME: 1692402029.428686
[08/19 05:10:29    765s] Reclaim Optimization WNS Slack 0.014  TNS Slack 0.000 Density 74.05
[08/19 05:10:29    765s] +---------+---------+--------+--------+------------+--------+
[08/19 05:10:29    765s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/19 05:10:29    765s] +---------+---------+--------+--------+------------+--------+
[08/19 05:10:29    765s] |   74.05%|        -|   0.014|   0.000|   0:00:00.0| 1743.7M|
[08/19 05:10:29    765s] |   74.05%|        0|   0.014|   0.000|   0:00:00.0| 1744.7M|
[08/19 05:10:29    765s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 05:10:29    765s] |   74.05%|        0|   0.014|   0.000|   0:00:00.0| 1744.7M|
[08/19 05:10:29    765s] |   74.05%|        0|   0.014|   0.000|   0:00:00.0| 1744.7M|
[08/19 05:10:29    765s] |   74.05%|        0|   0.014|   0.000|   0:00:00.0| 1744.7M|
[08/19 05:10:29    765s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[08/19 05:10:29    765s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[08/19 05:10:29    765s] |   74.05%|        0|   0.014|   0.000|   0:00:00.0| 1744.7M|
[08/19 05:10:29    765s] +---------+---------+--------+--------+------------+--------+
[08/19 05:10:29    765s] Reclaim Optimization End WNS Slack 0.014  TNS Slack 0.000 Density 74.05
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[08/19 05:10:29    765s] --------------------------------------------------------------
[08/19 05:10:29    765s] |                                   | Total     | Sequential |
[08/19 05:10:29    765s] --------------------------------------------------------------
[08/19 05:10:29    765s] | Num insts resized                 |       0  |       0    |
[08/19 05:10:29    765s] | Num insts undone                  |       0  |       0    |
[08/19 05:10:29    765s] | Num insts Downsized               |       0  |       0    |
[08/19 05:10:29    765s] | Num insts Samesized               |       0  |       0    |
[08/19 05:10:29    765s] | Num insts Upsized                 |       0  |       0    |
[08/19 05:10:29    765s] | Num multiple commits+uncommits    |       0  |       -    |
[08/19 05:10:29    765s] --------------------------------------------------------------
[08/19 05:10:29    765s] Bottom Preferred Layer:
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] |     Layer     |    CLK     |   Rule   |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] | Metal3 (z=3)  |          1 | default  |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] Via Pillar Rule:
[08/19 05:10:29    765s]     None
[08/19 05:10:29    765s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[08/19 05:10:29    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1744.7M, EPOCH TIME: 1692402029.439083
[08/19 05:10:29    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1744.7M, EPOCH TIME: 1692402029.440360
[08/19 05:10:29    765s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1744.7M, EPOCH TIME: 1692402029.440993
[08/19 05:10:29    765s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1744.7M, EPOCH TIME: 1692402029.441075
[08/19 05:10:29    765s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1744.7M, EPOCH TIME: 1692402029.444063
[08/19 05:10:29    765s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1744.7M, EPOCH TIME: 1692402029.459112
[08/19 05:10:29    765s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1744.7M, EPOCH TIME: 1692402029.459267
[08/19 05:10:29    765s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1744.7M, EPOCH TIME: 1692402029.459359
[08/19 05:10:29    765s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1744.7M, EPOCH TIME: 1692402029.459422
[08/19 05:10:29    765s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1744.7M, EPOCH TIME: 1692402029.459453
[08/19 05:10:29    765s] TDRefine: refinePlace mode is spiral
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.9
[08/19 05:10:29    765s] OPERPROF: Starting RefinePlace at level 1, MEM:1744.7M, EPOCH TIME: 1692402029.459594
[08/19 05:10:29    765s] *** Starting refinePlace (0:12:45 mem=1744.7M) ***
[08/19 05:10:29    765s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:29    765s] (I)      Default power domain name = counter
[08/19 05:10:29    765s] .Default power domain name = counter
[08/19 05:10:29    765s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1744.7M, EPOCH TIME: 1692402029.462011
[08/19 05:10:29    765s] Starting refinePlace ...
[08/19 05:10:29    765s] Default power domain name = counter
[08/19 05:10:29    765s] .One DDP V2 for no tweak run.
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:29    765s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:29    765s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7MB) @(0:12:45 - 0:12:45).
[08/19 05:10:29    765s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:29    765s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1744.7MB
[08/19 05:10:29    765s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:29    765s]   maximum (X+Y) =         0.00 um
[08/19 05:10:29    765s]   mean    (X+Y) =         0.00 um
[08/19 05:10:29    765s] Summary Report:
[08/19 05:10:29    765s] Instances move: 0 (out of 24 movable)
[08/19 05:10:29    765s] Instances flipped: 0
[08/19 05:10:29    765s] Mean displacement: 0.00 um
[08/19 05:10:29    765s] Max displacement: 0.00 um 
[08/19 05:10:29    765s] Total instances moved : 0
[08/19 05:10:29    765s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1744.7M, EPOCH TIME: 1692402029.464525
[08/19 05:10:29    765s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:29    765s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1744.7MB
[08/19 05:10:29    765s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1744.7MB) @(0:12:45 - 0:12:45).
[08/19 05:10:29    765s] *** Finished refinePlace (0:12:45 mem=1744.7M) ***
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.9
[08/19 05:10:29    765s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.005, MEM:1744.7M, EPOCH TIME: 1692402029.464751
[08/19 05:10:29    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1744.7M, EPOCH TIME: 1692402029.464881
[08/19 05:10:29    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1744.7M, EPOCH TIME: 1692402029.466773
[08/19 05:10:29    765s] *** maximum move = 0.00 um ***
[08/19 05:10:29    765s] *** Finished re-routing un-routed nets (1744.7M) ***
[08/19 05:10:29    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:1744.7M, EPOCH TIME: 1692402029.469378
[08/19 05:10:29    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1744.7M, EPOCH TIME: 1692402029.473424
[08/19 05:10:29    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1744.7M, EPOCH TIME: 1692402029.487123
[08/19 05:10:29    765s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1744.7M, EPOCH TIME: 1692402029.487177
[08/19 05:10:29    765s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1744.7M, EPOCH TIME: 1692402029.487232
[08/19 05:10:29    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1744.7M, EPOCH TIME: 1692402029.487288
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1744.7M) ***
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.11
[08/19 05:10:29    765s] *** AreaOpt #4 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:12:45.3/0:59:03.7 (0.2), mem = 1744.7M
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step TAT Report for AreaOpt #4                                                 21.10-p004_1
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  78.2 % )     0:00:00.5 /  0:00:00.5    1.0
[08/19 05:10:29    765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ OptEval                ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ OptCommit              ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ RefinePlace            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.0    1.0
[08/19 05:10:29    765s] [ MISC                   ]          0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    0.9
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s]  AreaOpt #4 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1725.6M, EPOCH TIME: 1692402029.489684
[08/19 05:10:29    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1687.6M, EPOCH TIME: 1692402029.491714
[08/19 05:10:29    765s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 05:10:29    765s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1687.60M, totSessionCpu=0:12:45).
[08/19 05:10:29    765s] Starting local wire reclaim
[08/19 05:10:29    765s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1687.6M, EPOCH TIME: 1692402029.517647
[08/19 05:10:29    765s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1687.6M, EPOCH TIME: 1692402029.517703
[08/19 05:10:29    765s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1687.6M, EPOCH TIME: 1692402029.517761
[08/19 05:10:29    765s] z: 2, totalTracks: 1
[08/19 05:10:29    765s] z: 4, totalTracks: 1
[08/19 05:10:29    765s] z: 6, totalTracks: 1
[08/19 05:10:29    765s] z: 8, totalTracks: 1
[08/19 05:10:29    765s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1687.6M, EPOCH TIME: 1692402029.519608
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.015, MEM:1687.6M, EPOCH TIME: 1692402029.534603
[08/19 05:10:29    765s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1687.6MB).
[08/19 05:10:29    765s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.017, MEM:1687.6M, EPOCH TIME: 1692402029.534802
[08/19 05:10:29    765s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.017, MEM:1687.6M, EPOCH TIME: 1692402029.534838
[08/19 05:10:29    765s] TDRefine: refinePlace mode is spiral
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.10
[08/19 05:10:29    765s] OPERPROF:   Starting RefinePlace at level 2, MEM:1687.6M, EPOCH TIME: 1692402029.534893
[08/19 05:10:29    765s] *** Starting refinePlace (0:12:45 mem=1687.6M) ***
[08/19 05:10:29    765s] Total net bbox length = 2.168e+02 (1.029e+02 1.139e+02) (ext = 6.861e+01)
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] Default power domain name = counter
[08/19 05:10:29    765s] .Default power domain name = counter
[08/19 05:10:29    765s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1687.6M, EPOCH TIME: 1692402029.537781
[08/19 05:10:29    765s] Starting refinePlace ...
[08/19 05:10:29    765s] Default power domain name = counter
[08/19 05:10:29    765s] .One DDP V2 for no tweak run.
[08/19 05:10:29    765s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:1687.6M, EPOCH TIME: 1692402029.538436
[08/19 05:10:29    765s] OPERPROF:         Starting spMPad at level 5, MEM:1687.6M, EPOCH TIME: 1692402029.538701
[08/19 05:10:29    765s] OPERPROF:           Starting spContextMPad at level 6, MEM:1687.6M, EPOCH TIME: 1692402029.538752
[08/19 05:10:29    765s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:1687.6M, EPOCH TIME: 1692402029.538784
[08/19 05:10:29    765s] MP Top (24): mp=1.050. U=0.755.
[08/19 05:10:29    765s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:1687.6M, EPOCH TIME: 1692402029.538892
[08/19 05:10:29    765s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:1687.6M, EPOCH TIME: 1692402029.538942
[08/19 05:10:29    765s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:1687.6M, EPOCH TIME: 1692402029.538975
[08/19 05:10:29    765s] OPERPROF:             Starting InitSKP at level 7, MEM:1687.6M, EPOCH TIME: 1692402029.539267
[08/19 05:10:29    765s] no activity file in design. spp won't run.
[08/19 05:10:29    765s] no activity file in design. spp won't run.
[08/19 05:10:29    765s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[08/19 05:10:29    765s] OPERPROF:             Finished InitSKP at level 7, CPU:0.000, REAL:0.002, MEM:1687.6M, EPOCH TIME: 1692402029.541728
[08/19 05:10:29    765s] Timing cost in AAE based: 293.8878893013912261
[08/19 05:10:29    765s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.000, REAL:0.003, MEM:1687.6M, EPOCH TIME: 1692402029.541995
[08/19 05:10:29    765s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.000, REAL:0.003, MEM:1687.6M, EPOCH TIME: 1692402029.542039
[08/19 05:10:29    765s] SKP cleared!
[08/19 05:10:29    765s] AAE Timing clean up.
[08/19 05:10:29    765s] Tweakage: fix icg 1, fix clk 0.
[08/19 05:10:29    765s] Tweakage: density cost 1, scale 0.4.
[08/19 05:10:29    765s] Tweakage: activity cost 0, scale 1.0.
[08/19 05:10:29    765s] Tweakage: timing cost on, scale 1.0.
[08/19 05:10:29    765s] OPERPROF:         Starting CoreOperation at level 5, MEM:1687.6M, EPOCH TIME: 1692402029.542142
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 2 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage swap 0 pairs.
[08/19 05:10:29    765s] Tweakage move 0 insts.
[08/19 05:10:29    765s] Tweakage move 0 insts.
[08/19 05:10:29    765s] Tweakage move 0 insts.
[08/19 05:10:29    765s] Tweakage move 0 insts.
[08/19 05:10:29    765s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.000, REAL:0.001, MEM:1687.6M, EPOCH TIME: 1692402029.543102
[08/19 05:10:29    765s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.000, REAL:0.005, MEM:1687.6M, EPOCH TIME: 1692402029.543155
[08/19 05:10:29    765s] Move report: Congestion aware Tweak moves 4 insts, mean move: 3.31 um, max move: 4.31 um 
[08/19 05:10:29    765s] 	Max move on inst (g266__5526): (10.00, 6.84) --> (12.60, 5.13)
[08/19 05:10:29    765s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=1687.6mb) @(0:12:45 - 0:12:45).
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:29    765s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:29    765s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1687.6MB) @(0:12:45 - 0:12:45).
[08/19 05:10:29    765s] Move report: Detail placement moves 4 insts, mean move: 3.31 um, max move: 4.31 um 
[08/19 05:10:29    765s] 	Max move on inst (g266__5526): (10.00, 6.84) --> (12.60, 5.13)
[08/19 05:10:29    765s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1687.6MB
[08/19 05:10:29    765s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:29    765s]   maximum (X+Y) =         4.31 um
[08/19 05:10:29    765s]   inst (g266__5526) with max move: (10, 6.84) -> (12.6, 5.13)
[08/19 05:10:29    765s]   mean    (X+Y) =         3.31 um
[08/19 05:10:29    765s] Summary Report:
[08/19 05:10:29    765s] Instances move: 4 (out of 24 movable)
[08/19 05:10:29    765s] Instances flipped: 0
[08/19 05:10:29    765s] Mean displacement: 3.31 um
[08/19 05:10:29    765s] Max displacement: 4.31 um (Instance: g266__5526) (10, 6.84) -> (12.6, 5.13)
[08/19 05:10:29    765s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: XNOR2X1
[08/19 05:10:29    765s] Total instances moved : 4
[08/19 05:10:29    765s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.008, MEM:1687.6M, EPOCH TIME: 1692402029.545542
[08/19 05:10:29    765s] Total net bbox length = 2.064e+02 (1.003e+02 1.061e+02) (ext = 6.743e+01)
[08/19 05:10:29    765s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1687.6MB
[08/19 05:10:29    765s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1687.6MB) @(0:12:45 - 0:12:45).
[08/19 05:10:29    765s] *** Finished refinePlace (0:12:45 mem=1687.6M) ***
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.10
[08/19 05:10:29    765s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.011, MEM:1687.6M, EPOCH TIME: 1692402029.545819
[08/19 05:10:29    765s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1687.6M, EPOCH TIME: 1692402029.545860
[08/19 05:10:29    765s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:1687.6M, EPOCH TIME: 1692402029.547941
[08/19 05:10:29    765s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.030, MEM:1687.6M, EPOCH TIME: 1692402029.547986
[08/19 05:10:29    765s] eGR doReRoute: optGuide
[08/19 05:10:29    765s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1687.6M, EPOCH TIME: 1692402029.553932
[08/19 05:10:29    765s] All LLGs are deleted
[08/19 05:10:29    765s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1687.6M, EPOCH TIME: 1692402029.554071
[08/19 05:10:29    765s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1687.6M, EPOCH TIME: 1692402029.554149
[08/19 05:10:29    765s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1687.6M, EPOCH TIME: 1692402029.554361
[08/19 05:10:29    765s] ### Creating LA Mngr. totSessionCpu=0:12:45 mem=1687.6M
[08/19 05:10:29    765s] ### Creating LA Mngr, finished. totSessionCpu=0:12:45 mem=1687.6M
[08/19 05:10:29    765s] Started Early Global Route kernel ( Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      ==================== Layers =====================
[08/19 05:10:29    765s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:29    765s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[08/19 05:10:29    765s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:29    765s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[08/19 05:10:29    765s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[08/19 05:10:29    765s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:29    765s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[08/19 05:10:29    765s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[08/19 05:10:29    765s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[08/19 05:10:29    765s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[08/19 05:10:29    765s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[08/19 05:10:29    765s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[08/19 05:10:29    765s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[08/19 05:10:29    765s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[08/19 05:10:29    765s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[08/19 05:10:29    765s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[08/19 05:10:29    765s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[08/19 05:10:29    765s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[08/19 05:10:29    765s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[08/19 05:10:29    765s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[08/19 05:10:29    765s] (I)      +-----+----+---------+---------+--------+-------+
[08/19 05:10:29    765s] (I)      Started Import and model ( Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      Default power domain name = counter
[08/19 05:10:29    765s] .== Non-default Options ==
[08/19 05:10:29    765s] (I)      Maximum routing layer                              : 11
[08/19 05:10:29    765s] (I)      Number of threads                                  : 1
[08/19 05:10:29    765s] (I)      Method to set GCell size                           : row
[08/19 05:10:29    765s] (I)      Counted 223 PG shapes. We will not process PG shapes layer by layer.
[08/19 05:10:29    765s] (I)      Use row-based GCell size
[08/19 05:10:29    765s] (I)      Use row-based GCell align
[08/19 05:10:29    765s] (I)      layer 0 area = 80000
[08/19 05:10:29    765s] (I)      layer 1 area = 80000
[08/19 05:10:29    765s] (I)      layer 2 area = 80000
[08/19 05:10:29    765s] (I)      layer 3 area = 80000
[08/19 05:10:29    765s] (I)      layer 4 area = 80000
[08/19 05:10:29    765s] (I)      layer 5 area = 80000
[08/19 05:10:29    765s] (I)      layer 6 area = 80000
[08/19 05:10:29    765s] (I)      layer 7 area = 80000
[08/19 05:10:29    765s] (I)      layer 8 area = 80000
[08/19 05:10:29    765s] (I)      layer 9 area = 400000
[08/19 05:10:29    765s] (I)      layer 10 area = 400000
[08/19 05:10:29    765s] (I)      GCell unit size   : 3420
[08/19 05:10:29    765s] (I)      GCell multiplier  : 1
[08/19 05:10:29    765s] (I)      GCell row height  : 3420
[08/19 05:10:29    765s] (I)      Actual row height : 3420
[08/19 05:10:29    765s] (I)      GCell align ref   : 10000 10260
[08/19 05:10:29    765s] [NR-eGR] Track table information for default rule: 
[08/19 05:10:29    765s] [NR-eGR] Metal1 has no routable track
[08/19 05:10:29    765s] [NR-eGR] Metal2 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal3 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal4 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal5 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal6 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal7 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal8 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal9 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal10 has single uniform track structure
[08/19 05:10:29    765s] [NR-eGR] Metal11 has single uniform track structure
[08/19 05:10:29    765s] (I)      ================== Default via ===================
[08/19 05:10:29    765s] (I)      +----+------------------+------------------------+
[08/19 05:10:29    765s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[08/19 05:10:29    765s] (I)      +----+------------------+------------------------+
[08/19 05:10:29    765s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[08/19 05:10:29    765s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[08/19 05:10:29    765s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[08/19 05:10:29    765s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[08/19 05:10:29    765s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[08/19 05:10:29    765s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[08/19 05:10:29    765s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[08/19 05:10:29    765s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[08/19 05:10:29    765s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[08/19 05:10:29    765s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[08/19 05:10:29    765s] (I)      +----+------------------+------------------------+
[08/19 05:10:29    765s] [NR-eGR] Read 384 PG shapes
[08/19 05:10:29    765s] [NR-eGR] Read 0 clock shapes
[08/19 05:10:29    765s] [NR-eGR] Read 0 other shapes
[08/19 05:10:29    765s] [NR-eGR] #Routing Blockages  : 0
[08/19 05:10:29    765s] [NR-eGR] #Instance Blockages : 0
[08/19 05:10:29    765s] [NR-eGR] #PG Blockages       : 384
[08/19 05:10:29    765s] [NR-eGR] #Halo Blockages     : 0
[08/19 05:10:29    765s] [NR-eGR] #Boundary Blockages : 0
[08/19 05:10:29    765s] [NR-eGR] #Clock Blockages    : 0
[08/19 05:10:29    765s] [NR-eGR] #Other Blockages    : 0
[08/19 05:10:29    765s] (I)      Design has 0 blackboxes considered as all layer blockages.
[08/19 05:10:29    765s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 20
[08/19 05:10:29    765s] [NR-eGR] Read 27 nets ( ignored 1 )
[08/19 05:10:29    765s] (I)      early_global_route_priority property id does not exist.
[08/19 05:10:29    765s] (I)      Read Num Blocks=384  Num Prerouted Wires=20  Num CS=0
[08/19 05:10:29    765s] (I)      Layer 1 (V) : #blockages 40 : #preroutes 9
[08/19 05:10:29    765s] (I)      Layer 2 (H) : #blockages 40 : #preroutes 9
[08/19 05:10:29    765s] (I)      Layer 3 (V) : #blockages 40 : #preroutes 2
[08/19 05:10:29    765s] (I)      Layer 4 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 5 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 6 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 7 (V) : #blockages 40 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 9 (V) : #blockages 44 : #preroutes 0
[08/19 05:10:29    765s] (I)      Layer 10 (H) : #blockages 20 : #preroutes 0
[08/19 05:10:29    765s] (I)      Number of ignored nets                =      1
[08/19 05:10:29    765s] (I)      Number of connected nets              =      0
[08/19 05:10:29    765s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of clock nets                  =      1.  Ignored: No
[08/19 05:10:29    765s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of special nets                =      0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[08/19 05:10:29    765s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/19 05:10:29    765s] (I)      Ndr track 0 does not exist
[08/19 05:10:29    765s] (I)      Ndr track 0 does not exist
[08/19 05:10:29    765s] (I)      ---------------------Grid Graph Info--------------------
[08/19 05:10:29    765s] (I)      Routing area        : (0, 0) - (51600, 34200)
[08/19 05:10:29    765s] (I)      Core area           : (10000, 10260) - (41600, 23940)
[08/19 05:10:29    765s] (I)      Site width          :   400  (dbu)
[08/19 05:10:29    765s] (I)      Row height          :  3420  (dbu)
[08/19 05:10:29    765s] (I)      GCell row height    :  3420  (dbu)
[08/19 05:10:29    765s] (I)      GCell width         :  3420  (dbu)
[08/19 05:10:29    765s] (I)      GCell height        :  3420  (dbu)
[08/19 05:10:29    765s] (I)      Grid                :    15    10    11
[08/19 05:10:29    765s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[08/19 05:10:29    765s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[08/19 05:10:29    765s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[08/19 05:10:29    765s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[08/19 05:10:29    765s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[08/19 05:10:29    765s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[08/19 05:10:29    765s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[08/19 05:10:29    765s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[08/19 05:10:29    765s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[08/19 05:10:29    765s] (I)      Total num of tracks :     0   129    90   129    90   129    90   129    90    51    35
[08/19 05:10:29    765s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[08/19 05:10:29    765s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[08/19 05:10:29    765s] (I)      --------------------------------------------------------
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] [NR-eGR] ============ Routing rule table ============
[08/19 05:10:29    765s] [NR-eGR] Rule id: 0  Nets: 26
[08/19 05:10:29    765s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[08/19 05:10:29    765s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[08/19 05:10:29    765s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[08/19 05:10:29    765s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:29    765s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[08/19 05:10:29    765s] [NR-eGR] Rule id: 1  Nets: 0
[08/19 05:10:29    765s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[08/19 05:10:29    765s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[08/19 05:10:29    765s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[08/19 05:10:29    765s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[08/19 05:10:29    765s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[08/19 05:10:29    765s] [NR-eGR] ========================================
[08/19 05:10:29    765s] [NR-eGR] 
[08/19 05:10:29    765s] (I)      =============== Blocked Tracks ===============
[08/19 05:10:29    765s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:29    765s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[08/19 05:10:29    765s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:29    765s] (I)      |     1 |       0 |        0 |         0.00% |
[08/19 05:10:29    765s] (I)      |     2 |    1290 |      428 |        33.18% |
[08/19 05:10:29    765s] (I)      |     3 |    1350 |       76 |         5.63% |
[08/19 05:10:29    765s] (I)      |     4 |    1290 |      428 |        33.18% |
[08/19 05:10:29    765s] (I)      |     5 |    1350 |       76 |         5.63% |
[08/19 05:10:29    765s] (I)      |     6 |    1290 |      428 |        33.18% |
[08/19 05:10:29    765s] (I)      |     7 |    1350 |       76 |         5.63% |
[08/19 05:10:29    765s] (I)      |     8 |    1290 |      428 |        33.18% |
[08/19 05:10:29    765s] (I)      |     9 |    1350 |      152 |        11.26% |
[08/19 05:10:29    765s] (I)      |    10 |     510 |      366 |        71.76% |
[08/19 05:10:29    765s] (I)      |    11 |     525 |      284 |        54.10% |
[08/19 05:10:29    765s] (I)      +-------+---------+----------+---------------+
[08/19 05:10:29    765s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      Reset routing kernel
[08/19 05:10:29    765s] (I)      Started Global Routing ( Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      totalPins=86  totalGlobalPin=78 (90.70%)
[08/19 05:10:29    765s] (I)      total 2D Cap : 10121 = (5309 H, 4812 V)
[08/19 05:10:29    765s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 11]
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1a Route ============
[08/19 05:10:29    765s] (I)      Usage: 107 = (48 H, 59 V) = (0.90% H, 1.23% V) = (8.208e+01um H, 1.009e+02um V)
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1b Route ============
[08/19 05:10:29    765s] (I)      Usage: 107 = (48 H, 59 V) = (0.90% H, 1.23% V) = (8.208e+01um H, 1.009e+02um V)
[08/19 05:10:29    765s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.829700e+02um
[08/19 05:10:29    765s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[08/19 05:10:29    765s] (I)      Congestion threshold : each 60.00, sum 90.00
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1c Route ============
[08/19 05:10:29    765s] (I)      Usage: 107 = (48 H, 59 V) = (0.90% H, 1.23% V) = (8.208e+01um H, 1.009e+02um V)
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1d Route ============
[08/19 05:10:29    765s] (I)      Usage: 107 = (48 H, 59 V) = (0.90% H, 1.23% V) = (8.208e+01um H, 1.009e+02um V)
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1e Route ============
[08/19 05:10:29    765s] (I)      Usage: 107 = (48 H, 59 V) = (0.90% H, 1.23% V) = (8.208e+01um H, 1.009e+02um V)
[08/19 05:10:29    765s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.829700e+02um
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] (I)      ============  Phase 1l Route ============
[08/19 05:10:29    765s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[08/19 05:10:29    765s] (I)      Layer  2:       1045        90         0           0        1154    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  3:       1193        92         0           0        1260    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  4:       1045         9         0           0        1154    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  5:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  6:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  7:       1193         0         0           0        1260    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  8:       1045         0         0           0        1154    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer  9:       1147         0         0           0        1260    ( 0.00%) 
[08/19 05:10:29    765s] (I)      Layer 10:        118         0         0         246         215    (53.33%) 
[08/19 05:10:29    765s] (I)      Layer 11:        219         0         0         274         230    (54.29%) 
[08/19 05:10:29    765s] (I)      Total:          9243       191         0         519       10101    ( 4.89%) 
[08/19 05:10:29    765s] (I)      
[08/19 05:10:29    765s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[08/19 05:10:29    765s] [NR-eGR]                        OverCon            
[08/19 05:10:29    765s] [NR-eGR]                         #Gcell     %Gcell
[08/19 05:10:29    765s] [NR-eGR]        Layer             (1-0)    OverCon
[08/19 05:10:29    765s] [NR-eGR] ----------------------------------------------
[08/19 05:10:29    765s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR] ----------------------------------------------
[08/19 05:10:29    765s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[08/19 05:10:29    765s] [NR-eGR] 
[08/19 05:10:29    765s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      total 2D Cap : 10167 = (5331 H, 4836 V)
[08/19 05:10:29    765s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[08/19 05:10:29    765s] (I)      ============= Track Assignment ============
[08/19 05:10:29    765s] (I)      Started Track Assignment (1T) ( Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[08/19 05:10:29    765s] (I)      Run Multi-thread track assignment
[08/19 05:10:29    765s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] (I)      Started Export ( Curr Mem: 1687.60 MB )
[08/19 05:10:29    765s] [NR-eGR]                  Length (um)  Vias 
[08/19 05:10:29    765s] [NR-eGR] -----------------------------------
[08/19 05:10:29    765s] [NR-eGR]  Metal1   (1H)             0    95 
[08/19 05:10:29    765s] [NR-eGR]  Metal2   (2V)           116   131 
[08/19 05:10:29    765s] [NR-eGR]  Metal3   (3H)           122     5 
[08/19 05:10:29    765s] [NR-eGR]  Metal4   (4V)             5     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal5   (5H)             0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal6   (6V)             0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal7   (7H)             0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal8   (8V)             0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal9   (9H)             0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal10  (10V)            0     0 
[08/19 05:10:29    765s] [NR-eGR]  Metal11  (11H)            0     0 
[08/19 05:10:29    765s] [NR-eGR] -----------------------------------
[08/19 05:10:29    765s] [NR-eGR]           Total          243   231 
[08/19 05:10:29    765s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:29    765s] [NR-eGR] Total half perimeter of net bounding box: 206um
[08/19 05:10:29    765s] [NR-eGR] Total length: 243um, number of vias: 231
[08/19 05:10:29    765s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:29    765s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[08/19 05:10:29    765s] [NR-eGR] --------------------------------------------------------------------------
[08/19 05:10:29    765s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1678.08 MB )
[08/19 05:10:29    765s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1672.08 MB )
[08/19 05:10:29    765s] (I)      ====================================== Runtime Summary =======================================
[08/19 05:10:29    765s] (I)       Step                                         %        Start       Finish      Real       CPU 
[08/19 05:10:29    765s] (I)      ----------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] (I)       Early Global Route kernel              100.00%  1078.18 sec  1078.23 sec  0.05 sec  0.04 sec 
[08/19 05:10:29    765s] (I)       +-Import and model                      12.19%  1078.19 sec  1078.19 sec  0.01 sec  0.01 sec 
[08/19 05:10:29    765s] (I)       | +-Create place DB                      0.73%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Import place data                  0.59%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read instances and placement     0.21%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read nets                        0.11%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Create route DB                      6.31%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Import route data (1T)             5.73%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read blockages ( Layer 2-11 )    1.43%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read routing blockages         0.00%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read instance blockages        0.06%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read PG blockages              0.16%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read clock blockages           0.04%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read other blockages           0.03%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Read boundary cut boxes        0.00%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read blackboxes                  0.03%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read prerouted                   0.17%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read unlegalized nets            0.01%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Read nets                        0.09%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Set up via pillars               0.01%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Initialize 3D grid graph         0.03%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Model blockage capacity          0.59%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | | +-Initialize 3D capacity         0.41%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Read aux data                        0.00%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Others data preparation              0.01%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Create route kernel                  4.35%  1078.19 sec  1078.19 sec  0.00 sec  0.01 sec 
[08/19 05:10:29    765s] (I)       +-Global Routing                        18.66%  1078.19 sec  1078.20 sec  0.01 sec  0.01 sec 
[08/19 05:10:29    765s] (I)       | +-Initialization                       0.06%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Net group 1                         16.76%  1078.19 sec  1078.20 sec  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Generate topology                  0.10%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1a                           1.12%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Pattern routing (1T)             0.75%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Add via demand to 2D             0.02%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1b                           0.09%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1c                           0.03%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1d                           0.03%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1e                           0.22%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Route legalization               0.00%  1078.19 sec  1078.19 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Phase 1l                          13.85%  1078.19 sec  1078.20 sec  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | | +-Layer assignment (1T)           13.33%  1078.19 sec  1078.20 sec  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Clean cong LA                        0.00%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       +-Export 3D cong map                     0.46%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Export 2D cong map                   0.12%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       +-Extract Global 3D Wires                0.03%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       +-Track Assignment (1T)                  1.71%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Initialization                       0.05%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Track Assignment Kernel              0.99%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Free Memory                          0.00%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       +-Export                                52.44%  1078.20 sec  1078.23 sec  0.02 sec  0.02 sec 
[08/19 05:10:29    765s] (I)       | +-Export DB wires                      0.44%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Export all nets                    0.15%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | | +-Set wire vias                      0.03%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Report wirelength                    3.59%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Update net boxes                     0.08%  1078.20 sec  1078.20 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)       | +-Update timing                       47.48%  1078.20 sec  1078.23 sec  0.02 sec  0.02 sec 
[08/19 05:10:29    765s] (I)       +-Postprocess design                     6.01%  1078.23 sec  1078.23 sec  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)      ===================== Summary by functions =====================
[08/19 05:10:29    765s] (I)       Lv  Step                                 %      Real       CPU 
[08/19 05:10:29    765s] (I)      ----------------------------------------------------------------
[08/19 05:10:29    765s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.04 sec 
[08/19 05:10:29    765s] (I)        1  Export                          52.44%  0.02 sec  0.02 sec 
[08/19 05:10:29    765s] (I)        1  Global Routing                  18.66%  0.01 sec  0.01 sec 
[08/19 05:10:29    765s] (I)        1  Import and model                12.19%  0.01 sec  0.01 sec 
[08/19 05:10:29    765s] (I)        1  Postprocess design               6.01%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        1  Track Assignment (1T)            1.71%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        1  Export 3D cong map               0.46%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        1  Extract Global 3D Wires          0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Update timing                   47.48%  0.02 sec  0.02 sec 
[08/19 05:10:29    765s] (I)        2  Net group 1                     16.76%  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Create route DB                  6.31%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Create route kernel              4.35%  0.00 sec  0.01 sec 
[08/19 05:10:29    765s] (I)        2  Report wirelength                3.59%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Track Assignment Kernel          0.99%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Create place DB                  0.73%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Export DB wires                  0.44%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Initialization                   0.12%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Update net boxes                 0.08%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1l                        13.85%  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Import route data (1T)           5.73%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1a                         1.12%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Import place data                0.59%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1e                         0.22%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Export all nets                  0.15%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Generate topology                0.10%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1b                         0.09%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1c                         0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Layer assignment (1T)           13.33%  0.01 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read blockages ( Layer 2-11 )    1.43%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Pattern routing (1T)             0.75%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Model blockage capacity          0.59%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read instances and placement     0.21%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read nets                        0.20%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read prerouted                   0.17%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read blackboxes                  0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Add via demand to 2D             0.02%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Set up via pillars               0.01%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Read unlegalized nets            0.01%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Initialize 3D capacity           0.41%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read PG blockages                0.16%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[08/19 05:10:29    765s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:10:29    765s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:10:29    765s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:10:29    765s] PreRoute RC Extraction called for design counter.
[08/19 05:10:29    765s] RC Extraction called in multi-corner(1) mode.
[08/19 05:10:29    765s] RCMode: PreRoute
[08/19 05:10:29    765s]       RC Corner Indexes            0   
[08/19 05:10:29    765s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:10:29    765s] Resistance Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Shrink Factor                : 0.90000
[08/19 05:10:29    765s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:10:29    765s] Using capacitance table file ...
[08/19 05:10:29    765s] LayerId::1 widthSet size::4
[08/19 05:10:29    765s] LayerId::2 widthSet size::4
[08/19 05:10:29    765s] LayerId::3 widthSet size::4
[08/19 05:10:29    765s] LayerId::4 widthSet size::4
[08/19 05:10:29    765s] LayerId::5 widthSet size::4
[08/19 05:10:29    765s] LayerId::6 widthSet size::4
[08/19 05:10:29    765s] LayerId::7 widthSet size::5
[08/19 05:10:29    765s] LayerId::8 widthSet size::5
[08/19 05:10:29    765s] LayerId::9 widthSet size::5
[08/19 05:10:29    765s] LayerId::10 widthSet size::4
[08/19 05:10:29    765s] LayerId::11 widthSet size::3
[08/19 05:10:29    765s] Updating RC grid for preRoute extraction ...
[08/19 05:10:29    765s] eee: pegSigSF::1.070000
[08/19 05:10:29    765s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:29    765s] Initializing multi-corner resistance tables ...
[08/19 05:10:29    765s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:29    765s] eee: l::1 avDens::0.036127 usedTrk::6.502924 availTrk::180.000000 sigTrk::6.502924
[08/19 05:10:29    765s] eee: l::2 avDens::0.039672 usedTrk::6.783918 availTrk::171.000000 sigTrk::6.783918
[08/19 05:10:29    765s] eee: l::3 avDens::0.039506 usedTrk::7.111111 availTrk::180.000000 sigTrk::7.111111
[08/19 05:10:29    765s] eee: l::4 avDens::0.003509 usedTrk::0.300000 availTrk::85.500000 sigTrk::0.300000
[08/19 05:10:29    765s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:29    765s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:29    765s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:29    765s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:29    765s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1672.082M)
[08/19 05:10:29    765s] Compute RC Scale Done ...
[08/19 05:10:29    765s] OPERPROF: Starting HotSpotCal at level 1, MEM:1691.2M, EPOCH TIME: 1692402029.652370
[08/19 05:10:29    765s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:29    765s] [hotspot] |            |   max hotspot | total hotspot |
[08/19 05:10:29    765s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:29    765s] [hotspot] | normalized |          0.00 |          0.00 |
[08/19 05:10:29    765s] [hotspot] +------------+---------------+---------------+
[08/19 05:10:29    765s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 05:10:29    765s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 05:10:29    765s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1691.2M, EPOCH TIME: 1692402029.652669
[08/19 05:10:29    765s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[08/19 05:10:29    765s] Begin: GigaOpt Route Type Constraints Refinement
[08/19 05:10:29    765s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:12:45.5/0:59:03.9 (0.2), mem = 1691.2M
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.12
[08/19 05:10:29    765s] ### Creating RouteCongInterface, started
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug: {0, 1.000}
[08/19 05:10:29    765s] ### Creating RouteCongInterface, finished
[08/19 05:10:29    765s] Updated routing constraints on 0 nets.
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.12
[08/19 05:10:29    765s] Bottom Preferred Layer:
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] |     Layer     |    CLK     |   Rule   |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] | Metal3 (z=3)  |          1 | default  |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] Via Pillar Rule:
[08/19 05:10:29    765s]     None
[08/19 05:10:29    765s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:45.5/0:59:03.9 (0.2), mem = 1691.2M
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  40.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ MISC                   ]          0:00:00.0  (  60.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s]  CongRefineRouteType #3 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] End: GigaOpt Route Type Constraints Refinement
[08/19 05:10:29    765s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 05:10:29    765s] #################################################################################
[08/19 05:10:29    765s] # Design Stage: PreRoute
[08/19 05:10:29    765s] # Design Name: counter
[08/19 05:10:29    765s] # Design Mode: 90nm
[08/19 05:10:29    765s] # Analysis Mode: MMMC Non-OCV 
[08/19 05:10:29    765s] # Parasitics Mode: No SPEF/RCDB 
[08/19 05:10:29    765s] # Signoff Settings: SI Off 
[08/19 05:10:29    765s] #################################################################################
[08/19 05:10:29    765s] Calculate delays in BcWc mode...
[08/19 05:10:29    765s] Topological Sorting (REAL = 0:00:00.0, MEM = 1689.2M, InitMEM = 1689.2M)
[08/19 05:10:29    765s] Start delay calculation (fullDC) (1 T). (MEM=1689.16)
[08/19 05:10:29    765s] End AAE Lib Interpolated Model. (MEM=1700.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:29    765s] Total number of fetched objects 27
[08/19 05:10:29    765s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:29    765s] End delay calculation. (MEM=1707.56 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:29    765s] End delay calculation (fullDC). (MEM=1707.56 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:29    765s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1707.6M) ***
[08/19 05:10:29    765s] Begin: GigaOpt postEco DRV Optimization
[08/19 05:10:29    765s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[08/19 05:10:29    765s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:12:45.5/0:59:03.9 (0.2), mem = 1707.6M
[08/19 05:10:29    765s] Info: 1 net with fixed/cover wires excluded.
[08/19 05:10:29    765s] Info: 1 clock net  excluded from IPO operation.
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28957.13
[08/19 05:10:29    765s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[08/19 05:10:29    765s] ### Creating PhyDesignMc. totSessionCpu=0:12:46 mem=1707.6M
[08/19 05:10:29    765s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.6M, EPOCH TIME: 1692402029.708428
[08/19 05:10:29    765s] z: 2, totalTracks: 1
[08/19 05:10:29    765s] z: 4, totalTracks: 1
[08/19 05:10:29    765s] z: 6, totalTracks: 1
[08/19 05:10:29    765s] z: 8, totalTracks: 1
[08/19 05:10:29    765s] All LLGs are deleted
[08/19 05:10:29    765s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.6M, EPOCH TIME: 1692402029.712199
[08/19 05:10:29    765s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.6M, EPOCH TIME: 1692402029.712439
[08/19 05:10:29    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.6M, EPOCH TIME: 1692402029.712494
[08/19 05:10:29    765s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1707.6M, EPOCH TIME: 1692402029.713546
[08/19 05:10:29    765s] Core basic site is CoreSite
[08/19 05:10:29    765s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1707.6M, EPOCH TIME: 1692402029.729009
[08/19 05:10:29    765s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1739.6M, EPOCH TIME: 1692402029.731712
[08/19 05:10:29    765s] Fast DP-INIT is on for default
[08/19 05:10:29    765s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/19 05:10:29    765s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1739.6M, EPOCH TIME: 1692402029.732535
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1739.6M, EPOCH TIME: 1692402029.732642
[08/19 05:10:29    765s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1739.6MB).
[08/19 05:10:29    765s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.024, MEM:1739.6M, EPOCH TIME: 1692402029.732718
[08/19 05:10:29    765s] TotalInstCnt at PhyDesignMc Initialization: 24
[08/19 05:10:29    765s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:46 mem=1739.6M
[08/19 05:10:29    765s] ### Creating RouteCongInterface, started
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] #optDebug: {0, 1.000}
[08/19 05:10:29    765s] ### Creating RouteCongInterface, finished
[08/19 05:10:29    765s] {MG  {7 0 9.6 0.249412}  {10 0 32.9 0.849279} }
[08/19 05:10:29    765s] ### Creating LA Mngr. totSessionCpu=0:12:46 mem=1739.6M
[08/19 05:10:29    765s] ### Creating LA Mngr, finished. totSessionCpu=0:12:46 mem=1739.6M
[08/19 05:10:29    765s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1773.9M, EPOCH TIME: 1692402029.855842
[08/19 05:10:29    765s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1773.9M, EPOCH TIME: 1692402029.855971
[08/19 05:10:29    765s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 05:10:29    765s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/19 05:10:29    765s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 05:10:29    765s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/19 05:10:29    765s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 05:10:29    765s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 05:10:29    765s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 74.05%|          |         |
[08/19 05:10:29    765s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/19 05:10:29    765s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 74.05%| 0:00:00.0|  1773.9M|
[08/19 05:10:29    765s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/19 05:10:29    765s] Bottom Preferred Layer:
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] |     Layer     |    CLK     |   Rule   |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] | Metal3 (z=3)  |          1 | default  |
[08/19 05:10:29    765s] +---------------+------------+----------+
[08/19 05:10:29    765s] Via Pillar Rule:
[08/19 05:10:29    765s]     None
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1773.9M) ***
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %
[08/19 05:10:29    765s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1746.8M, EPOCH TIME: 1692402029.858414
[08/19 05:10:29    765s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1698.8M, EPOCH TIME: 1692402029.859594
[08/19 05:10:29    765s] TotalInstCnt at PhyDesignMc Destruction: 24
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28957.13
[08/19 05:10:29    765s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (1.0), totSession cpu/real = 0:12:45.7/0:59:04.1 (0.2), mem = 1698.8M
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[08/19 05:10:29    765s] =============================================================================================
[08/19 05:10:29    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  16.2 % )     0:00:00.0 /  0:00:00.0    0.8
[08/19 05:10:29    765s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:29    765s] [ MISC                   ]          0:00:00.1  (  82.5 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s]  DrvOpt #3 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    1.0
[08/19 05:10:29    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] End: GigaOpt postEco DRV Optimization
[08/19 05:10:29    765s] **INFO: Flow update: Design timing is met.
[08/19 05:10:29    765s] Running refinePlace -preserveRouting true -hardFence false
[08/19 05:10:29    765s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1698.8M, EPOCH TIME: 1692402029.861627
[08/19 05:10:29    765s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.861671
[08/19 05:10:29    765s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1698.8M, EPOCH TIME: 1692402029.861724
[08/19 05:10:29    765s] z: 2, totalTracks: 1
[08/19 05:10:29    765s] z: 4, totalTracks: 1
[08/19 05:10:29    765s] z: 6, totalTracks: 1
[08/19 05:10:29    765s] z: 8, totalTracks: 1
[08/19 05:10:29    765s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1698.8M, EPOCH TIME: 1692402029.863872
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.016, MEM:1698.8M, EPOCH TIME: 1692402029.879961
[08/19 05:10:29    765s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1698.8MB).
[08/19 05:10:29    765s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.018, MEM:1698.8M, EPOCH TIME: 1692402029.880052
[08/19 05:10:29    765s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.018, MEM:1698.8M, EPOCH TIME: 1692402029.880082
[08/19 05:10:29    765s] TDRefine: refinePlace mode is spiral
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28957.11
[08/19 05:10:29    765s] OPERPROF:   Starting RefinePlace at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.880122
[08/19 05:10:29    765s] *** Starting refinePlace (0:12:46 mem=1698.8M) ***
[08/19 05:10:29    765s] Total net bbox length = 2.064e+02 (1.003e+02 1.061e+02) (ext = 6.743e+01)
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] (I)      Default power domain name = counter
[08/19 05:10:29    765s] .Default power domain name = counter
[08/19 05:10:29    765s] .
[08/19 05:10:29    765s] Starting Small incrNP...
[08/19 05:10:29    765s] User Input Parameters:
[08/19 05:10:29    765s] - Congestion Driven    : Off
[08/19 05:10:29    765s] - Timing Driven        : Off
[08/19 05:10:29    765s] - Area-Violation Based : Off
[08/19 05:10:29    765s] - Start Rollback Level : -5
[08/19 05:10:29    765s] - Legalized            : On
[08/19 05:10:29    765s] - Window Based         : Off
[08/19 05:10:29    765s] - eDen incr mode       : Off
[08/19 05:10:29    765s] - Small incr mode      : On
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1698.8M, EPOCH TIME: 1692402029.881702
[08/19 05:10:29    765s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1698.8M, EPOCH TIME: 1692402029.881798
[08/19 05:10:29    765s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[08/19 05:10:29    765s] Density distribution unevenness ratio = 0.000%
[08/19 05:10:29    765s] cost 0.740506, thresh 1.000000
[08/19 05:10:29    765s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1698.8M)
[08/19 05:10:29    765s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1698.8M, EPOCH TIME: 1692402029.881983
[08/19 05:10:29    765s] Starting refinePlace ...
[08/19 05:10:29    765s] Default power domain name = counter
[08/19 05:10:29    765s] .One DDP V2 for no tweak run.
[08/19 05:10:29    765s] Default power domain name = counter
[08/19 05:10:29    765s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[08/19 05:10:29    765s] ** Cut row section cpu time 0:00:00.0.
[08/19 05:10:29    765s]    Spread Effort: high, pre-route mode, useDDP on.
[08/19 05:10:29    765s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1698.8MB) @(0:12:46 - 0:12:46).
[08/19 05:10:29    765s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:29    765s] wireLenOptFixPriorityInst 8 inst fixed
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[08/19 05:10:29    765s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[08/19 05:10:29    765s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[08/19 05:10:29    765s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1698.8MB) @(0:12:46 - 0:12:46).
[08/19 05:10:29    765s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[08/19 05:10:29    765s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1698.8MB
[08/19 05:10:29    765s] Statistics of distance of Instance movement in refine placement:
[08/19 05:10:29    765s]   maximum (X+Y) =         0.00 um
[08/19 05:10:29    765s]   mean    (X+Y) =         0.00 um
[08/19 05:10:29    765s] Summary Report:
[08/19 05:10:29    765s] Instances move: 0 (out of 24 movable)
[08/19 05:10:29    765s] Instances flipped: 0
[08/19 05:10:29    765s] Mean displacement: 0.00 um
[08/19 05:10:29    765s] Max displacement: 0.00 um 
[08/19 05:10:29    765s] Total instances moved : 0
[08/19 05:10:29    765s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.005, MEM:1698.8M, EPOCH TIME: 1692402029.886980
[08/19 05:10:29    765s] Total net bbox length = 2.064e+02 (1.003e+02 1.061e+02) (ext = 6.743e+01)
[08/19 05:10:29    765s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1698.8MB
[08/19 05:10:29    765s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1698.8MB) @(0:12:46 - 0:12:46).
[08/19 05:10:29    765s] *** Finished refinePlace (0:12:46 mem=1698.8M) ***
[08/19 05:10:29    765s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28957.11
[08/19 05:10:29    765s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.007, MEM:1698.8M, EPOCH TIME: 1692402029.887265
[08/19 05:10:29    765s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.887307
[08/19 05:10:29    765s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:1698.8M, EPOCH TIME: 1692402029.889795
[08/19 05:10:29    765s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.028, MEM:1698.8M, EPOCH TIME: 1692402029.889864
[08/19 05:10:29    765s] **INFO: Flow update: Design timing is met.
[08/19 05:10:29    765s] **INFO: Flow update: Design timing is met.
[08/19 05:10:29    765s] OPERPROF: Starting checkPlace at level 1, MEM:1698.8M, EPOCH TIME: 1692402029.896317
[08/19 05:10:29    765s] z: 2, totalTracks: 1
[08/19 05:10:29    765s] z: 4, totalTracks: 1
[08/19 05:10:29    765s] z: 6, totalTracks: 1
[08/19 05:10:29    765s] z: 8, totalTracks: 1
[08/19 05:10:29    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.900878
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:10:29    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1698.8M, EPOCH TIME: 1692402029.918244
[08/19 05:10:29    765s] Begin checking placement ... (start mem=1698.8M, init mem=1698.8M)
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Running CheckPlace using 1 thread in normal mode...
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] ...checkPlace normal is done!
[08/19 05:10:29    765s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.919181
[08/19 05:10:29    765s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1698.8M, EPOCH TIME: 1692402029.919234
[08/19 05:10:29    765s] *info: Placed = 24            
[08/19 05:10:29    765s] *info: Unplaced = 0           
[08/19 05:10:29    765s] Placement Density:74.05%(80/108)
[08/19 05:10:29    765s] Placement Density (including fixed std cells):74.05%(80/108)
[08/19 05:10:29    765s] All LLGs are deleted
[08/19 05:10:29    765s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1698.8M, EPOCH TIME: 1692402029.920182
[08/19 05:10:29    765s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1698.8M, EPOCH TIME: 1692402029.920474
[08/19 05:10:29    765s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1698.8M)
[08/19 05:10:29    765s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.026, MEM:1698.8M, EPOCH TIME: 1692402029.921865
[08/19 05:10:29    765s] #optDebug: fT-D <X 1 0 0 0>
[08/19 05:10:29    765s] Register exp ratio and priority group on 0 nets on 27 nets : 
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Active setup views:
[08/19 05:10:29    765s]  setup
[08/19 05:10:29    765s]   Dominating endpoints: 0
[08/19 05:10:29    765s]   Dominating TNS: -0.000
[08/19 05:10:29    765s] 
[08/19 05:10:29    765s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:10:29    765s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:10:29    765s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:10:29    765s] PreRoute RC Extraction called for design counter.
[08/19 05:10:29    765s] RC Extraction called in multi-corner(1) mode.
[08/19 05:10:29    765s] RCMode: PreRoute
[08/19 05:10:29    765s]       RC Corner Indexes            0   
[08/19 05:10:29    765s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:10:29    765s] Resistance Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:10:29    765s] Shrink Factor                : 0.90000
[08/19 05:10:29    765s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:10:29    765s] Using capacitance table file ...
[08/19 05:10:29    765s] LayerId::1 widthSet size::4
[08/19 05:10:29    765s] LayerId::2 widthSet size::4
[08/19 05:10:29    765s] LayerId::3 widthSet size::4
[08/19 05:10:29    765s] LayerId::4 widthSet size::4
[08/19 05:10:29    765s] LayerId::5 widthSet size::4
[08/19 05:10:29    765s] LayerId::6 widthSet size::4
[08/19 05:10:29    765s] LayerId::7 widthSet size::5
[08/19 05:10:29    765s] LayerId::8 widthSet size::5
[08/19 05:10:29    765s] LayerId::9 widthSet size::5
[08/19 05:10:29    765s] LayerId::10 widthSet size::4
[08/19 05:10:29    765s] LayerId::11 widthSet size::3
[08/19 05:10:29    765s] Updating RC grid for preRoute extraction ...
[08/19 05:10:29    765s] eee: pegSigSF::1.070000
[08/19 05:10:29    765s] Initializing multi-corner capacitance tables ... 
[08/19 05:10:29    765s] Initializing multi-corner resistance tables ...
[08/19 05:10:29    765s] Creating RPSQ from WeeR and WRes ...
[08/19 05:10:29    765s] eee: l::1 avDens::0.036127 usedTrk::6.502924 availTrk::180.000000 sigTrk::6.502924
[08/19 05:10:29    765s] eee: l::2 avDens::0.039672 usedTrk::6.783918 availTrk::171.000000 sigTrk::6.783918
[08/19 05:10:29    765s] eee: l::3 avDens::0.039506 usedTrk::7.111111 availTrk::180.000000 sigTrk::7.111111
[08/19 05:10:29    765s] eee: l::4 avDens::0.003509 usedTrk::0.300000 availTrk::85.500000 sigTrk::0.300000
[08/19 05:10:29    765s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:10:29    765s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:10:29    765s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:10:29    765s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:10:29    765s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[08/19 05:10:29    765s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1683.477M)
[08/19 05:10:29    765s] Starting delay calculation for Setup views
[08/19 05:10:30    765s] AAE_INFO: opIsDesignInPostRouteState() is 0
[08/19 05:10:30    765s] #################################################################################
[08/19 05:10:30    765s] # Design Stage: PreRoute
[08/19 05:10:30    765s] # Design Name: counter
[08/19 05:10:30    765s] # Design Mode: 90nm
[08/19 05:10:30    765s] # Analysis Mode: MMMC Non-OCV 
[08/19 05:10:30    765s] # Parasitics Mode: No SPEF/RCDB 
[08/19 05:10:30    765s] # Signoff Settings: SI Off 
[08/19 05:10:30    765s] #################################################################################
[08/19 05:10:30    765s] Calculate delays in BcWc mode...
[08/19 05:10:30    765s] Topological Sorting (REAL = 0:00:00.0, MEM = 1687.5M, InitMEM = 1687.5M)
[08/19 05:10:30    765s] Start delay calculation (fullDC) (1 T). (MEM=1687.5)
[08/19 05:10:30    765s] End AAE Lib Interpolated Model. (MEM=1699.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:30    765s] Total number of fetched objects 27
[08/19 05:10:30    765s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:30    765s] End delay calculation. (MEM=1707.44 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:30    765s] End delay calculation (fullDC). (MEM=1707.44 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:10:30    765s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1707.4M) ***
[08/19 05:10:30    765s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:12:46 mem=1707.4M)
[08/19 05:10:30    765s] Reported timing to dir ./timingReports
[08/19 05:10:30    765s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1407.2M, totSessionCpu=0:12:46 **
[08/19 05:10:30    765s] All LLGs are deleted
[08/19 05:10:30    765s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.4M, EPOCH TIME: 1692402030.060883
[08/19 05:10:30    765s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1662.4M, EPOCH TIME: 1692402030.061081
[08/19 05:10:30    765s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1662.4M, EPOCH TIME: 1692402030.061128
[08/19 05:10:30    765s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1662.4M, EPOCH TIME: 1692402030.061920
[08/19 05:10:30    765s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1662.4M, EPOCH TIME: 1692402030.077635
[08/19 05:10:30    765s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.006, MEM:1694.5M, EPOCH TIME: 1692402030.084006
[08/19 05:10:30    765s] Fast DP-INIT is on for default
[08/19 05:10:30    765s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1694.5M, EPOCH TIME: 1692402030.085854
[08/19 05:10:30    765s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1694.5M, EPOCH TIME: 1692402030.086082
[08/19 05:10:30    765s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |  0.013  |  0.642  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1410.0M, totSessionCpu=0:12:46 **
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] TimeStamp Deleting Cell Server Begin ...
[08/19 05:10:30    765s] Deleting Lib Analyzer.
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] TimeStamp Deleting Cell Server End ...
[08/19 05:10:30    765s] *** Finished optDesign ***
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.6 real=0:00:05.4)
[08/19 05:10:30    765s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[08/19 05:10:30    765s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.7 real=0:00:00.7)
[08/19 05:10:30    765s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[08/19 05:10:30    765s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[08/19 05:10:30    765s] Info: pop threads available for lower-level modules during optimization.
[08/19 05:10:30    765s] Info: Destroy the CCOpt slew target map.
[08/19 05:10:30    765s] clean pInstBBox. size 0
[08/19 05:10:30    765s] Set place::cacheFPlanSiteMark to 0
[08/19 05:10:30    765s] All LLGs are deleted
[08/19 05:10:30    765s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1701.9M, EPOCH TIME: 1692402030.980929
[08/19 05:10:30    765s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1701.9M, EPOCH TIME: 1692402030.980989
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] *** Summary of all messages that are not suppressed in this session:
[08/19 05:10:30    765s] Severity  ID               Count  Summary                                  
[08/19 05:10:30    765s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[08/19 05:10:30    765s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/19 05:10:30    765s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[08/19 05:10:30    765s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/19 05:10:30    765s] *** Message Summary: 10 warning(s), 0 error(s)
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] *** ccopt_design #1 [finish] : cpu/real = 0:00:06.7/0:00:07.9 (0.9), totSession cpu/real = 0:12:46.0/0:59:05.2 (0.2), mem = 1701.9M
[08/19 05:10:30    765s] 
[08/19 05:10:30    765s] =============================================================================================
[08/19 05:10:30    765s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[08/19 05:10:30    765s] =============================================================================================
[08/19 05:10:30    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:10:30    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:30    765s] [ InitOpt                ]      1   0:00:00.8  (   9.7 % )     0:00:00.8 /  0:00:00.8    1.0
[08/19 05:10:30    765s] [ GlobalOpt              ]      1   0:00:00.7  (   9.0 % )     0:00:00.7 /  0:00:00.7    1.0
[08/19 05:10:30    765s] [ DrvOpt                 ]      2   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.0
[08/19 05:10:30    765s] [ AreaOpt                ]      1   0:00:00.6  (   7.8 % )     0:00:00.7 /  0:00:00.7    1.0
[08/19 05:10:30    765s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:01.0 /  0:00:00.1    0.1
[08/19 05:10:30    765s] [ DrvReport              ]      2   0:00:00.8  (  10.6 % )     0:00:00.8 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ CongRefineRouteType    ]      2   0:00:00.4  (   5.6 % )     0:00:00.4 /  0:00:00.4    1.0
[08/19 05:10:30    765s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[08/19 05:10:30    765s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:30    765s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:10:30    765s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[08/19 05:10:30    765s] [ IncrReplace            ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:30    765s] [ RefinePlace            ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:10:30    765s] [ EarlyGlobalRoute       ]      6   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 05:10:30    765s] [ DetailRoute            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[08/19 05:10:30    765s] [ ExtractRC              ]      5   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.1
[08/19 05:10:30    765s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 05:10:30    765s] [ FullDelayCalc          ]      4   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[08/19 05:10:30    765s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[08/19 05:10:30    765s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:10:30    765s] [ MISC                   ]          0:00:03.4  (  42.7 % )     0:00:03.4 /  0:00:03.1    0.9
[08/19 05:10:30    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:30    765s]  ccopt_design #1 TOTAL              0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:06.7    0.9
[08/19 05:10:30    765s] ---------------------------------------------------------------------------------------------
[08/19 05:10:30    765s] 
[08/19 05:10:31    766s] #% End ccopt_design (date=08/19 05:10:30, total cpu=0:00:06.8, real=0:00:08.0, peak res=1412.1M, current mem=1317.5M)
[08/19 05:10:49    769s] <CMD> ctd_win
[08/19 05:10:49    769s] Clock tree timing engine global stage delay update for slow_delay:setup.late...
[08/19 05:10:49    769s] End AAE Lib Interpolated Model. (MEM=1625.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:10:49    769s] Clock tree timing engine global stage delay update for slow_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[08/19 05:10:49    769s] 
[08/19 05:10:49    769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[08/19 05:10:49    769s] Summary for sequential cells identification: 
[08/19 05:10:49    769s]   Identified SBFF number: 104
[08/19 05:10:49    769s]   Identified MBFF number: 0
[08/19 05:10:49    769s]   Identified SB Latch number: 0
[08/19 05:10:49    769s]   Identified MB Latch number: 0
[08/19 05:10:49    769s]   Not identified SBFF number: 16
[08/19 05:10:49    769s]   Not identified MBFF number: 0
[08/19 05:10:49    769s]   Not identified SB Latch number: 0
[08/19 05:10:49    769s]   Not identified MB Latch number: 0
[08/19 05:10:49    769s]   Number of sequential cells which are not FFs: 32
[08/19 05:10:49    769s]  Visiting view : setup
[08/19 05:10:49    769s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[08/19 05:10:49    769s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[08/19 05:10:49    769s]  Visiting view : hold
[08/19 05:10:49    769s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[08/19 05:10:49    769s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[08/19 05:10:49    769s] TLC MultiMap info (StdDelay):
[08/19 05:10:49    769s]   : fast_delay + fast + 1 + no RcCorner := 5.3ps
[08/19 05:10:49    769s]   : fast_delay + fast + 1 + rc_corner := 11.9ps
[08/19 05:10:49    769s]   : slow_delay + slow + 1 + no RcCorner := 20.1ps
[08/19 05:10:49    769s]   : slow_delay + slow + 1 + rc_corner := 36.8ps
[08/19 05:10:49    769s]  Setting StdDelay to: 36.8ps
[08/19 05:10:49    769s] 
[08/19 05:10:49    769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[08/19 05:11:52    782s] <CMD> timeDesign -postCTS
[08/19 05:11:52    782s] *** timeDesign #2 [begin] : totSession cpu/real = 0:13:02.7/1:00:26.8 (0.2), mem = 1670.5M
[08/19 05:11:52    782s] 
[08/19 05:11:52    782s] TimeStamp Deleting Cell Server Begin ...
[08/19 05:11:52    782s] 
[08/19 05:11:52    782s] TimeStamp Deleting Cell Server End ...
[08/19 05:11:52    782s] **Info: Trial Route has Max Route Layer 15/11.
[08/19 05:11:52    782s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1620.9M, EPOCH TIME: 1692402112.517416
[08/19 05:11:52    782s] All LLGs are deleted
[08/19 05:11:52    782s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1620.9M, EPOCH TIME: 1692402112.517457
[08/19 05:11:52    782s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1620.9M, EPOCH TIME: 1692402112.517494
[08/19 05:11:52    782s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1620.9M, EPOCH TIME: 1692402112.517536
[08/19 05:11:52    782s] Start to check current routing status for nets...
[08/19 05:11:52    782s] All nets are already routed correctly.
[08/19 05:11:52    782s] End to check current routing status for nets (mem=1620.9M)
[08/19 05:11:52    782s] Effort level <high> specified for reg2reg path_group
[08/19 05:11:52    782s] All LLGs are deleted
[08/19 05:11:52    782s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1622.9M, EPOCH TIME: 1692402112.532538
[08/19 05:11:52    782s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1622.9M, EPOCH TIME: 1692402112.532725
[08/19 05:11:52    782s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1622.9M, EPOCH TIME: 1692402112.532800
[08/19 05:11:52    782s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1622.9M, EPOCH TIME: 1692402112.533578
[08/19 05:11:52    782s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1622.9M, EPOCH TIME: 1692402112.549442
[08/19 05:11:52    782s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1615.7M, EPOCH TIME: 1692402112.552912
[08/19 05:11:52    782s] Fast DP-INIT is on for default
[08/19 05:11:52    782s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.020, MEM:1615.7M, EPOCH TIME: 1692402112.554043
[08/19 05:11:52    782s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.021, MEM:1615.7M, EPOCH TIME: 1692402112.554166
[08/19 05:11:52    782s] All LLGs are deleted
[08/19 05:11:52    782s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1615.7M, EPOCH TIME: 1692402112.554513
[08/19 05:11:52    782s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1615.7M, EPOCH TIME: 1692402112.554682
[08/19 05:11:53    782s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |  0.013  |  0.642  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[08/19 05:11:53    782s] Total CPU time: 0.0899999999999 sec
[08/19 05:11:53    782s] Total Real time: 1.0 sec
[08/19 05:11:53    782s] Total Memory Usage: 1621.089844 Mbytes
[08/19 05:11:53    782s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.9 (0.1), totSession cpu/real = 0:13:02.8/1:00:27.6 (0.2), mem = 1621.1M
[08/19 05:11:53    782s] 
[08/19 05:11:53    782s] =============================================================================================
[08/19 05:11:53    782s]  Final TAT Report for timeDesign #2                                             21.10-p004_1
[08/19 05:11:53    782s] =============================================================================================
[08/19 05:11:53    782s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:11:53    782s] ---------------------------------------------------------------------------------------------
[08/19 05:11:53    782s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:11:53    782s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.2 % )     0:00:00.8 /  0:00:00.1    0.1
[08/19 05:11:53    782s] [ DrvReport              ]      1   0:00:00.8  (  90.8 % )     0:00:00.8 /  0:00:00.0    0.0
[08/19 05:11:53    782s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:11:53    782s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:11:53    782s] [ GenerateReports        ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:11:53    782s] [ MISC                   ]          0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:11:53    782s] ---------------------------------------------------------------------------------------------
[08/19 05:11:53    782s]  timeDesign #2 TOTAL                0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.1    0.1
[08/19 05:11:53    782s] ---------------------------------------------------------------------------------------------
[08/19 05:11:53    782s] 
[08/19 05:11:53    782s] Info: pop threads available for lower-level modules during optimization.
[08/19 05:12:40    792s] <CMD> report_timing
[08/19 05:13:20    800s] invalid command name "report_timing>"
[08/19 05:13:47    806s] <CMD> report_timing > timing_postCTS.txt
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
[08/19 05:15:34    828s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[08/19 05:15:34    828s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[08/19 05:15:34    828s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[08/19 05:15:34    828s] <CMD> routeDesign -globalDetail
[08/19 05:15:34    828s] ### Time Record (routeDesign) is installed.
[08/19 05:15:34    828s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1324.86 (MB), peak = 1412.12 (MB)
[08/19 05:15:34    828s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[08/19 05:15:34    828s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[08/19 05:15:34    828s] **INFO: User settings:
[08/19 05:15:34    828s] setNanoRouteMode -drouteEndIteration                1
[08/19 05:15:34    828s] setNanoRouteMode -droutePostRouteSpreadWire         1
[08/19 05:15:34    828s] setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
[08/19 05:15:34    828s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[08/19 05:15:34    828s] setNanoRouteMode -extractThirdPartyCompatible       false
[08/19 05:15:34    828s] setNanoRouteMode -grouteExpTdStdDelay               38.8
[08/19 05:15:34    828s] setNanoRouteMode -routeBottomRoutingLayer           1
[08/19 05:15:34    828s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[08/19 05:15:34    828s] setNanoRouteMode -routeTopRoutingLayer              11
[08/19 05:15:34    828s] setNanoRouteMode -routeWithSiDriven                 true
[08/19 05:15:34    828s] setNanoRouteMode -routeWithTimingDriven             false
[08/19 05:15:34    828s] setNanoRouteMode -timingEngine                      {}
[08/19 05:15:34    828s] setExtractRCMode -engine                            preRoute
[08/19 05:15:34    828s] setDelayCalMode -enable_high_fanout                 true
[08/19 05:15:34    828s] setDelayCalMode -engine                             aae
[08/19 05:15:34    828s] setDelayCalMode -ignoreNetLoad                      false
[08/19 05:15:34    828s] setDelayCalMode -socv_accuracy_mode                 low
[08/19 05:15:34    828s] setSIMode -separate_delta_delay_on_data             true
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] #**INFO: setDesignMode -flowEffort standard
[08/19 05:15:34    828s] #**INFO: multi-cut via swapping will not be performed after routing.
[08/19 05:15:34    828s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[08/19 05:15:34    828s] OPERPROF: Starting checkPlace at level 1, MEM:1623.0M, EPOCH TIME: 1692402334.898279
[08/19 05:15:34    828s] z: 2, totalTracks: 1
[08/19 05:15:34    828s] z: 4, totalTracks: 1
[08/19 05:15:34    828s] z: 6, totalTracks: 1
[08/19 05:15:34    828s] z: 8, totalTracks: 1
[08/19 05:15:34    828s] All LLGs are deleted
[08/19 05:15:34    828s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1623.0M, EPOCH TIME: 1692402334.900638
[08/19 05:15:34    828s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1623.0M, EPOCH TIME: 1692402334.900962
[08/19 05:15:34    828s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.0M, EPOCH TIME: 1692402334.901019
[08/19 05:15:34    828s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1623.0M, EPOCH TIME: 1692402334.902084
[08/19 05:15:34    828s] Core basic site is CoreSite
[08/19 05:15:34    828s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1623.0M, EPOCH TIME: 1692402334.902196
[08/19 05:15:34    828s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1615.7M, EPOCH TIME: 1692402334.904728
[08/19 05:15:34    828s] SiteArray: non-trimmed site array dimensions = 4 x 79
[08/19 05:15:34    828s] SiteArray: use 4,096 bytes
[08/19 05:15:34    828s] SiteArray: current memory after site array memory allocation 1615.7M
[08/19 05:15:34    828s] SiteArray: FP blocked sites are writable
[08/19 05:15:34    828s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.003, MEM:1615.7M, EPOCH TIME: 1692402334.905206
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[08/19 05:15:34    828s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.004, MEM:1615.7M, EPOCH TIME: 1692402334.905337
[08/19 05:15:34    828s] Begin checking placement ... (start mem=1623.0M, init mem=1615.7M)
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] Running CheckPlace using 1 thread in normal mode...
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] ...checkPlace normal is done!
[08/19 05:15:34    828s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1615.7M, EPOCH TIME: 1692402334.905820
[08/19 05:15:34    828s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1615.7M, EPOCH TIME: 1692402334.905876
[08/19 05:15:34    828s] *info: Placed = 24            
[08/19 05:15:34    828s] *info: Unplaced = 0           
[08/19 05:15:34    828s] Placement Density:74.05%(80/108)
[08/19 05:15:34    828s] Placement Density (including fixed std cells):74.05%(80/108)
[08/19 05:15:34    828s] All LLGs are deleted
[08/19 05:15:34    828s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1615.7M, EPOCH TIME: 1692402334.906063
[08/19 05:15:34    828s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1615.7M, EPOCH TIME: 1692402334.906284
[08/19 05:15:34    828s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1615.7M)
[08/19 05:15:34    828s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.009, MEM:1615.7M, EPOCH TIME: 1692402334.907443
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] changeUseClockNetStatus Option :  -noFixedNetWires 
[08/19 05:15:34    828s] *** Changed status on (1) nets in Clock.
[08/19 05:15:34    828s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1615.7M) ***
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] globalDetailRoute
[08/19 05:15:34    828s] 
[08/19 05:15:34    828s] #Start globalDetailRoute on Sat Aug 19 05:15:34 2023
[08/19 05:15:34    828s] #
[08/19 05:15:34    828s] ### Time Record (globalDetailRoute) is installed.
[08/19 05:15:34    828s] ### Time Record (Pre Callback) is installed.
[08/19 05:15:34    828s] ### Time Record (Pre Callback) is uninstalled.
[08/19 05:15:34    828s] ### Time Record (DB Import) is installed.
[08/19 05:15:34    828s] ### Time Record (Timing Data Generation) is installed.
[08/19 05:15:34    828s] ### Time Record (Timing Data Generation) is uninstalled.
[08/19 05:15:34    828s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[08/19 05:15:34    828s] ### Net info: total nets: 29
[08/19 05:15:34    828s] ### Net info: dirty nets: 0
[08/19 05:15:34    828s] ### Net info: marked as disconnected nets: 0
[08/19 05:15:34    828s] #num needed restored net=0
[08/19 05:15:34    828s] #need_extraction net=0 (total=29)
[08/19 05:15:34    828s] ### Net info: fully routed nets: 1
[08/19 05:15:34    828s] ### Net info: trivial (< 2 pins) nets: 2
[08/19 05:15:34    828s] ### Net info: unrouted nets: 26
[08/19 05:15:34    828s] ### Net info: re-extraction nets: 0
[08/19 05:15:34    828s] ### Net info: ignored nets: 0
[08/19 05:15:34    828s] ### Net info: skip routing nets: 0
[08/19 05:15:34    828s] ### import design signature (24): route=1133685019 fixed_route=164926794 flt_obj=0 vio=642421484 swire=282492057 shield_wire=1 net_attr=1397826051 dirty_area=0 del_dirty_area=0 cell=739167966 placement=824857458 pin_access=600167756 inst_pattern=1
[08/19 05:15:34    828s] ### Time Record (DB Import) is uninstalled.
[08/19 05:15:34    828s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[08/19 05:15:34    828s] #RTESIG:78da85d2bd6ec3201000e0ce7d8a13c9e04a49ca610c78ad944e555bb93f6b4463ec5872
[08/19 05:15:34    828s] #       7084f190b72faebab4b20d13828fe30e6eb5fedc174018ee906e2f94f203c273c1906654
[08/19 05:15:34    828s] #       6c31e3fc9ee1216c7d3c90dbd5fae5f59da5141092c67a531bb781a1370e7ae37d63ebbb
[08/19 05:15:34    828s] #       5f2273a874db1b48bebaaedd4079b5fadc1ca134951e5aff8f7326812e47149c03410249
[08/19 05:15:34    828s] #       ef5d589d361905f2b47f7cbb9863a3dba21bbc19e791535201d183ef02f3c659edae932e
[08/19 05:15:34    828s] #       4fc5df9a260c72c120553b45c70149d576dacf48a5e2e13281712424c6fe231801e4d4d4
[08/19 05:15:34    828s] #       a7e5b7409905d77b6d4bedca608d1dce735202b19d358b2a1712bc1b16f3cf55f8da9f2a
[08/19 05:15:34    828s] #       979363948542639d4739c66e0c86479f95d1b12f6633baf9063fc2f971
[08/19 05:15:34    828s] #
[08/19 05:15:34    828s] ### Time Record (Data Preparation) is installed.
[08/19 05:15:34    828s] #RTESIG:78da8dd24f4fc320140070cf7e8a17b6434db6c963fc69af26f364d4d4e975c195764d3a
[08/19 05:15:34    828s] #       ba507ad8b7971a2f9ab6c889c08ff7780f16cb8f5d0e84e106e9fa42293f203ce70ca9a0
[08/19 05:15:34    828s] #       728d82f37b8687b0f5fe406e17cb97d73ddb5240486aeb4d65dc0aface38e88cf7b5adee
[08/19 05:15:34    828s] #       7e88caa0d44d6720f96cdb6605c5d5ea737d84c294ba6ffc1fce99023a1f51720e040924
[08/19 05:15:34    828s] #       9d776175dc080ae469f7f87631c75a3779db7b33cc23a7540a44f7be0dcc1b67b5bb8eba
[08/19 05:15:34    828s] #       6c2b7fd73462904b06db7493d261405236adf613324de3e184c438920a63ef118c0472aa
[08/19 05:15:34    828s] #       abd37c2f5089e03aaf6da15d11acb1fd794a2a20b6b5665e6502c8770591c49954e05d3f
[08/19 05:15:34    828s] #       5b6896f27f056394858ec4be28e518cb180c8ff69fd1e1034ddee8e60b5b76063a
[08/19 05:15:34    828s] #
[08/19 05:15:34    828s] ### Time Record (Data Preparation) is uninstalled.
[08/19 05:15:34    828s] ### Time Record (Global Routing) is installed.
[08/19 05:15:34    828s] ### Time Record (Global Routing) is uninstalled.
[08/19 05:15:34    828s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[08/19 05:15:34    828s] #Total number of routable nets = 27.
[08/19 05:15:34    828s] #Total number of nets in the design = 29.
[08/19 05:15:34    828s] #26 routable nets do not have any wires.
[08/19 05:15:34    828s] #1 routable net has routed wires.
[08/19 05:15:34    828s] #26 nets will be global routed.
[08/19 05:15:34    828s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/19 05:15:34    828s] ### Time Record (Data Preparation) is installed.
[08/19 05:15:34    828s] #Start routing data preparation on Sat Aug 19 05:15:34 2023
[08/19 05:15:34    828s] #
[08/19 05:15:34    828s] #Minimum voltage of a net in the design = 0.000.
[08/19 05:15:34    828s] #Maximum voltage of a net in the design = 1.100.
[08/19 05:15:34    828s] #Voltage range [0.000 - 1.100] has 27 nets.
[08/19 05:15:34    828s] #Voltage range [0.900 - 1.100] has 1 net.
[08/19 05:15:34    828s] #Voltage range [0.000 - 0.000] has 1 net.
[08/19 05:15:34    828s] ### Time Record (Cell Pin Access) is installed.
[08/19 05:15:34    828s] #Rebuild pin access data for design.
[08/19 05:15:34    828s] #Initial pin access analysis.
[08/19 05:15:35    828s] #Detail pin access analysis.
[08/19 05:15:35    828s] ### Time Record (Cell Pin Access) is uninstalled.
[08/19 05:15:35    828s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[08/19 05:15:35    828s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[08/19 05:15:35    828s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[08/19 05:15:35    828s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[08/19 05:15:35    828s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.05 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    828s] #Regenerating Ggrids automatically.
[08/19 05:15:35    828s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[08/19 05:15:35    828s] #Using automatically generated G-grids.
[08/19 05:15:35    829s] #Done routing data preparation.
[08/19 05:15:35    829s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1334.62 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Finished routing data preparation on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Cpu time = 00:00:01
[08/19 05:15:35    829s] #Elapsed time = 00:00:01
[08/19 05:15:35    829s] #Increased memory = 8.66 (MB)
[08/19 05:15:35    829s] #Total memory = 1334.68 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### Time Record (Data Preparation) is uninstalled.
[08/19 05:15:35    829s] ### Time Record (Global Routing) is installed.
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Start global routing on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Start global routing initialization on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Number of eco nets is 0
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Start global routing data preparation on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### build_merged_routing_blockage_rect_list starts on Sat Aug 19 05:15:35 2023 with memory = 1334.72 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #Start routing resource analysis on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### init_is_bin_blocked starts on Sat Aug 19 05:15:35 2023 with memory = 1334.73 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Aug 19 05:15:35 2023 with memory = 1334.89 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### adjust_flow_cap starts on Sat Aug 19 05:15:35 2023 with memory = 1334.98 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### adjust_flow_per_partial_route_obs starts on Sat Aug 19 05:15:35 2023 with memory = 1334.98 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### set_via_blocked starts on Sat Aug 19 05:15:35 2023 with memory = 1334.98 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### copy_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1334.98 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #Routing resource analysis is done on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### report_flow_cap starts on Sat Aug 19 05:15:35 2023 with memory = 1334.99 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #  Resource Analysis:
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/19 05:15:35    829s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/19 05:15:35    829s] #  --------------------------------------------------------------
[08/19 05:15:35    829s] #  Metal1         H          59          31          54    16.67%
[08/19 05:15:35    829s] #  Metal2         V          87          42          54     0.00%
[08/19 05:15:35    829s] #  Metal3         H          81           9          54     0.00%
[08/19 05:15:35    829s] #  Metal4         V          87          42          54     0.00%
[08/19 05:15:35    829s] #  Metal5         H          83           7          54     0.00%
[08/19 05:15:35    829s] #  Metal6         V          88          41          54     0.00%
[08/19 05:15:35    829s] #  Metal7         H          83           7          54     0.00%
[08/19 05:15:35    829s] #  Metal8         V          88          41          54     0.00%
[08/19 05:15:35    829s] #  Metal9         H          76          14          54     0.00%
[08/19 05:15:35    829s] #  Metal10        V          11          40          54    44.44%
[08/19 05:15:35    829s] #  Metal11        H          15          20          54    33.33%
[08/19 05:15:35    829s] #  --------------------------------------------------------------
[08/19 05:15:35    829s] #  Total                    759      30.81%         594     8.59%
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #  1 nets (3.45%) with 1 preferred extra spacing.
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### analyze_m2_tracks starts on Sat Aug 19 05:15:35 2023 with memory = 1334.99 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### report_initial_resource starts on Sat Aug 19 05:15:35 2023 with memory = 1335.00 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### mark_pg_pins_accessibility starts on Sat Aug 19 05:15:35 2023 with memory = 1335.00 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### set_net_region starts on Sat Aug 19 05:15:35 2023 with memory = 1335.00 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Global routing data preparation is done on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.01 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### prepare_level starts on Sat Aug 19 05:15:35 2023 with memory = 1335.02 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init level 1 starts on Sat Aug 19 05:15:35 2023 with memory = 1335.02 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### Level 1 hgrid = 9 X 6
[08/19 05:15:35    829s] ### prepare_level_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1335.05 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Global routing initialization is done on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.06 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #start global routing iteration 1...
[08/19 05:15:35    829s] ### init_flow_edge starts on Sat Aug 19 05:15:35 2023 with memory = 1335.11 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### routing at level 1 (topmost level) iter 0
[08/19 05:15:35    829s] ### measure_qor starts on Sat Aug 19 05:15:35 2023 with memory = 1338.55 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### measure_congestion starts on Sat Aug 19 05:15:35 2023 with memory = 1338.55 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.55 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #start global routing iteration 2...
[08/19 05:15:35    829s] ### routing at level 1 (topmost level) iter 1
[08/19 05:15:35    829s] ### measure_qor starts on Sat Aug 19 05:15:35 2023 with memory = 1338.56 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### measure_congestion starts on Sat Aug 19 05:15:35 2023 with memory = 1338.56 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.56 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### route_end starts on Sat Aug 19 05:15:35 2023 with memory = 1338.56 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[08/19 05:15:35    829s] #Total number of routable nets = 27.
[08/19 05:15:35    829s] #Total number of nets in the design = 29.
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #27 routable nets have routed wires.
[08/19 05:15:35    829s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Routed nets constraints summary:
[08/19 05:15:35    829s] #-----------------------------
[08/19 05:15:35    829s] #        Rules   Unconstrained  
[08/19 05:15:35    829s] #-----------------------------
[08/19 05:15:35    829s] #      Default              26  
[08/19 05:15:35    829s] #-----------------------------
[08/19 05:15:35    829s] #        Total              26  
[08/19 05:15:35    829s] #-----------------------------
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Routing constraints summary of the whole design:
[08/19 05:15:35    829s] #------------------------------------------------
[08/19 05:15:35    829s] #        Rules   Pref Extra Space   Unconstrained  
[08/19 05:15:35    829s] #------------------------------------------------
[08/19 05:15:35    829s] #      Default                  1              26  
[08/19 05:15:35    829s] #------------------------------------------------
[08/19 05:15:35    829s] #        Total                  1              26  
[08/19 05:15:35    829s] #------------------------------------------------
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### adjust_flow_per_partial_route_obs starts on Sat Aug 19 05:15:35 2023 with memory = 1338.57 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_base_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1338.58 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_flow_edge starts on Sat Aug 19 05:15:35 2023 with memory = 1338.58 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1338.59 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### report_overcon starts on Sat Aug 19 05:15:35 2023 with memory = 1338.60 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #                 OverCon       OverCon       OverCon       OverCon          
[08/19 05:15:35    829s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[08/19 05:15:35    829s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[08/19 05:15:35    829s] #  ----------------------------------------------------------------------------------------
[08/19 05:15:35    829s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[08/19 05:15:35    829s] #  Metal2        2(3.70%)      2(3.70%)      0(0.00%)      1(1.85%)   (9.26%)     0.43  
[08/19 05:15:35    829s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[08/19 05:15:35    829s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.33  
[08/19 05:15:35    829s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[08/19 05:15:35    829s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.32  
[08/19 05:15:35    829s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[08/19 05:15:35    829s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.32  
[08/19 05:15:35    829s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.15  
[08/19 05:15:35    829s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[08/19 05:15:35    829s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[08/19 05:15:35    829s] #  ----------------------------------------------------------------------------------------
[08/19 05:15:35    829s] #     Total      2(0.37%)      2(0.37%)      0(0.00%)      1(0.18%)   (0.91%)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[08/19 05:15:35    829s] #  Overflow after GR: 0.00% H + 0.91% V
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_base_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1338.61 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_flow_edge starts on Sat Aug 19 05:15:35 2023 with memory = 1338.61 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_flow starts on Sat Aug 19 05:15:35 2023 with memory = 1338.61 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### generate_cong_map_content starts on Sat Aug 19 05:15:35 2023 with memory = 1338.62 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### Sync with Inovus CongMap starts on Sat Aug 19 05:15:35 2023 with memory = 1338.62 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #Hotspot report including placement blocked areas
[08/19 05:15:35    829s] OPERPROF: Starting HotSpotCal at level 1, MEM:1624.1M, EPOCH TIME: 1692402335.829353
[08/19 05:15:35    829s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/19 05:15:35    829s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[08/19 05:15:35    829s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/19 05:15:35    829s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal2(V)    |              1.00 |              1.00 |    13.68     6.83    20.52    13.68 |
[08/19 05:15:35    829s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[08/19 05:15:35    829s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/19 05:15:35    829s] [hotspot] |      worst     | (Metal2)     1.00 | (Metal2)     1.00 |                                     |
[08/19 05:15:35    829s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/19 05:15:35    829s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[08/19 05:15:35    829s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[08/19 05:15:35    829s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/19 05:15:35    829s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[08/19 05:15:35    829s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/19 05:15:35    829s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1624.1M, EPOCH TIME: 1692402335.830059
[08/19 05:15:35    829s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### update starts on Sat Aug 19 05:15:35 2023 with memory = 1338.64 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #Complete Global Routing.
[08/19 05:15:35    829s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:15:35    829s] #Total wire length = 219 um.
[08/19 05:15:35    829s] #Total half perimeter of net bounding box = 228 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal1 = 1 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal2 = 88 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal3 = 123 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal4 = 8 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:15:35    829s] #Total number of vias = 161
[08/19 05:15:35    829s] #Up-Via Summary (total 161):
[08/19 05:15:35    829s] #           
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] # Metal1             91
[08/19 05:15:35    829s] # Metal2             63
[08/19 05:15:35    829s] # Metal3              7
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] #                   161 
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### report_overcon starts on Sat Aug 19 05:15:35 2023 with memory = 1339.06 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### report_overcon starts on Sat Aug 19 05:15:35 2023 with memory = 1339.06 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #Max overcon = 4 tracks.
[08/19 05:15:35    829s] #Total overcon = 0.91%.
[08/19 05:15:35    829s] #Worst layer Gcell overcon rate = 0.00%.
[08/19 05:15:35    829s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### global_route design signature (27): route=2035588712 net_attr=1637068769
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Global routing statistics:
[08/19 05:15:35    829s] #Cpu time = 00:00:00
[08/19 05:15:35    829s] #Elapsed time = 00:00:00
[08/19 05:15:35    829s] #Increased memory = 3.97 (MB)
[08/19 05:15:35    829s] #Total memory = 1338.65 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Finished global routing on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### Time Record (Global Routing) is uninstalled.
[08/19 05:15:35    829s] ### Time Record (Data Preparation) is installed.
[08/19 05:15:35    829s] ### Time Record (Data Preparation) is uninstalled.
[08/19 05:15:35    829s] ### track-assign external-init starts on Sat Aug 19 05:15:35 2023 with memory = 1338.66 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### Time Record (Track Assignment) is installed.
[08/19 05:15:35    829s] ### Time Record (Track Assignment) is uninstalled.
[08/19 05:15:35    829s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.66 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### track-assign engine-init starts on Sat Aug 19 05:15:35 2023 with memory = 1338.66 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] ### Time Record (Track Assignment) is installed.
[08/19 05:15:35    829s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### track-assign core-engine starts on Sat Aug 19 05:15:35 2023 with memory = 1338.70 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #Start Track Assignment.
[08/19 05:15:35    829s] #Done with 35 horizontal wires in 1 hboxes and 30 vertical wires in 1 hboxes.
[08/19 05:15:35    829s] #Done with 10 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[08/19 05:15:35    829s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Track assignment summary:
[08/19 05:15:35    829s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[08/19 05:15:35    829s] #------------------------------------------------------------------------
[08/19 05:15:35    829s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal2        86.28 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal3        93.94 	  0.09%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal4         2.36 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[08/19 05:15:35    829s] #------------------------------------------------------------------------
[08/19 05:15:35    829s] # All         182.58  	  0.04% 	  0.00% 	  0.00%
[08/19 05:15:35    829s] #Complete Track Assignment.
[08/19 05:15:35    829s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:15:35    829s] #Total wire length = 212 um.
[08/19 05:15:35    829s] #Total half perimeter of net bounding box = 228 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal1 = 1 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal2 = 86 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal3 = 118 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal4 = 7 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:15:35    829s] #Total number of vias = 161
[08/19 05:15:35    829s] #Up-Via Summary (total 161):
[08/19 05:15:35    829s] #           
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] # Metal1             91
[08/19 05:15:35    829s] # Metal2             63
[08/19 05:15:35    829s] # Metal3              7
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] #                   161 
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### track_assign design signature (30): route=1568454625
[08/19 05:15:35    829s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[08/19 05:15:35    829s] ### Time Record (Track Assignment) is uninstalled.
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.92 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/19 05:15:35    829s] #Cpu time = 00:00:01
[08/19 05:15:35    829s] #Elapsed time = 00:00:01
[08/19 05:15:35    829s] #Increased memory = 12.91 (MB)
[08/19 05:15:35    829s] #Total memory = 1338.92 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] ### Time Record (Detail Routing) is installed.
[08/19 05:15:35    829s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Start Detail Routing..
[08/19 05:15:35    829s] #start initial detail routing ...
[08/19 05:15:35    829s] ### Design has 0 dirty nets, 13 dirty-areas)
[08/19 05:15:35    829s] #   number of violations = 0
[08/19 05:15:35    829s] #4 out of 24 instances (16.7%) need to be verified(marked ipoed), dirty area = 1.5%.
[08/19 05:15:35    829s] #88.5% of the total area is being checked for drcs
[08/19 05:15:35    829s] #88.5% of the total area was checked
[08/19 05:15:35    829s] #   number of violations = 0
[08/19 05:15:35    829s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1343.08 (MB), peak = 1412.12 (MB)
[08/19 05:15:35    829s] #Complete Detail Routing.
[08/19 05:15:35    829s] #Total number of nets with non-default rule or having extra spacing = 1
[08/19 05:15:35    829s] #Total wire length = 238 um.
[08/19 05:15:35    829s] #Total half perimeter of net bounding box = 228 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal1 = 22 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal2 = 111 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal3 = 95 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal4 = 10 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal5 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal6 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal7 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal8 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal9 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal10 = 0 um.
[08/19 05:15:35    829s] #Total wire length on LAYER Metal11 = 0 um.
[08/19 05:15:35    829s] #Total number of vias = 168
[08/19 05:15:35    829s] #Up-Via Summary (total 168):
[08/19 05:15:35    829s] #           
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] # Metal1             94
[08/19 05:15:35    829s] # Metal2             67
[08/19 05:15:35    829s] # Metal3              7
[08/19 05:15:35    829s] #-----------------------
[08/19 05:15:35    829s] #                   168 
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #Total number of DRC violations = 0
[08/19 05:15:35    829s] ### Time Record (Detail Routing) is uninstalled.
[08/19 05:15:35    829s] #Cpu time = 00:00:00
[08/19 05:15:35    829s] #Elapsed time = 00:00:00
[08/19 05:15:35    829s] #Increased memory = 4.16 (MB)
[08/19 05:15:35    829s] #Total memory = 1343.08 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] #detailRoute Statistics:
[08/19 05:15:35    829s] #Cpu time = 00:00:00
[08/19 05:15:35    829s] #Elapsed time = 00:00:00
[08/19 05:15:35    829s] #Increased memory = 4.16 (MB)
[08/19 05:15:35    829s] #Total memory = 1343.08 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] ### global_detail_route design signature (38): route=1718392141 flt_obj=0 vio=1905142130 shield_wire=1
[08/19 05:15:35    829s] ### Time Record (DB Export) is installed.
[08/19 05:15:35    829s] ### export design design signature (39): route=1718392141 fixed_route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=601667889 dirty_area=0 del_dirty_area=0 cell=739167966 placement=824857458 pin_access=2133847001 inst_pattern=1
[08/19 05:15:35    829s] ### Time Record (DB Export) is uninstalled.
[08/19 05:15:35    829s] ### Time Record (Post Callback) is installed.
[08/19 05:15:35    829s] ### Time Record (Post Callback) is uninstalled.
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] #globalDetailRoute statistics:
[08/19 05:15:35    829s] #Cpu time = 00:00:01
[08/19 05:15:35    829s] #Elapsed time = 00:00:01
[08/19 05:15:35    829s] #Increased memory = -18.25 (MB)
[08/19 05:15:35    829s] #Total memory = 1307.18 (MB)
[08/19 05:15:35    829s] #Peak memory = 1412.12 (MB)
[08/19 05:15:35    829s] #Number of warnings = 1
[08/19 05:15:35    829s] #Total number of warnings = 21
[08/19 05:15:35    829s] #Number of fails = 0
[08/19 05:15:35    829s] #Total number of fails = 0
[08/19 05:15:35    829s] #Complete globalDetailRoute on Sat Aug 19 05:15:35 2023
[08/19 05:15:35    829s] #
[08/19 05:15:35    829s] ### import design signature (40): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2133847001 inst_pattern=1
[08/19 05:15:35    829s] ### Time Record (globalDetailRoute) is uninstalled.
[08/19 05:15:36    829s] #Default setup view is reset to setup.
[08/19 05:15:36    829s] #Default setup view is reset to setup.
[08/19 05:15:36    829s] AAE_INFO: Post Route call back at the end of routeDesign
[08/19 05:15:36    829s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1291.74 (MB), peak = 1412.12 (MB)
[08/19 05:15:36    829s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 05:15:36    829s] 
[08/19 05:15:36    829s] ### Time Record (routeDesign) is uninstalled.
[08/19 05:15:36    829s] ### 
[08/19 05:15:36    829s] ###   Scalability Statistics
[08/19 05:15:36    829s] ### 
[08/19 05:15:36    829s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:15:36    829s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[08/19 05:15:36    829s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:15:36    829s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[08/19 05:15:36    829s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[08/19 05:15:36    829s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[08/19 05:15:36    829s] ### --------------------------------+----------------+----------------+----------------+
[08/19 05:15:36    829s] ### 
[08/19 05:16:45    843s] <CMD> report_timing > postroute.txt
[08/19 05:16:45    843s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/19 05:16:45    843s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[08/19 05:16:45    843s] AAE DB initialization (MEM=1591.93 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/19 05:16:45    843s] #################################################################################
[08/19 05:16:45    843s] # Design Stage: PostRoute
[08/19 05:16:45    843s] # Design Name: counter
[08/19 05:16:45    843s] # Design Mode: 90nm
[08/19 05:16:45    843s] # Analysis Mode: MMMC Non-OCV 
[08/19 05:16:45    843s] # Parasitics Mode: No SPEF/RCDB 
[08/19 05:16:45    843s] # Signoff Settings: SI Off 
[08/19 05:16:45    843s] #################################################################################
[08/19 05:16:45    843s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'preRoute' .
[08/19 05:16:45    843s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:16:45    843s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:16:45    843s] PreRoute RC Extraction called for design counter.
[08/19 05:16:45    843s] RC Extraction called in multi-corner(1) mode.
[08/19 05:16:45    843s] RCMode: PreRoute
[08/19 05:16:45    843s]       RC Corner Indexes            0   
[08/19 05:16:45    843s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:16:45    843s] Resistance Scaling Factor    : 1.00000 
[08/19 05:16:45    843s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:16:45    843s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:16:45    843s] Shrink Factor                : 0.90000
[08/19 05:16:45    843s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/19 05:16:45    843s] Using capacitance table file ...
[08/19 05:16:45    843s] LayerId::1 widthSet size::4
[08/19 05:16:45    843s] LayerId::2 widthSet size::4
[08/19 05:16:45    843s] LayerId::3 widthSet size::4
[08/19 05:16:45    843s] LayerId::4 widthSet size::4
[08/19 05:16:45    843s] LayerId::5 widthSet size::4
[08/19 05:16:45    843s] LayerId::6 widthSet size::4
[08/19 05:16:45    843s] LayerId::7 widthSet size::5
[08/19 05:16:45    843s] LayerId::8 widthSet size::5
[08/19 05:16:45    843s] LayerId::9 widthSet size::5
[08/19 05:16:45    843s] LayerId::10 widthSet size::4
[08/19 05:16:45    843s] LayerId::11 widthSet size::3
[08/19 05:16:45    843s] Updating RC grid for preRoute extraction ...
[08/19 05:16:45    843s] eee: pegSigSF::1.070000
[08/19 05:16:45    843s] Initializing multi-corner capacitance tables ... 
[08/19 05:16:45    843s] Initializing multi-corner resistance tables ...
[08/19 05:16:45    843s] Creating RPSQ from WeeR and WRes ...
[08/19 05:16:45    843s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:16:45    843s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:16:45    843s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:16:45    843s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:16:45    843s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:16:45    843s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:16:45    843s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:16:45    843s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:16:45    843s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:16:45    843s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:16:45    843s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:16:45    843s] {RT rc_corner 0 11 11 {7 0} {10 0} 2}
[08/19 05:16:45    843s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:16:45    843s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1591.926M)
[08/19 05:16:45    843s] Calculate delays in BcWc mode...
[08/19 05:16:45    843s] Topological Sorting (REAL = 0:00:00.0, MEM = 1593.9M, InitMEM = 1593.9M)
[08/19 05:16:45    843s] Start delay calculation (fullDC) (1 T). (MEM=1593.93)
[08/19 05:16:45    843s] Start AAE Lib Loading. (MEM=1605.45)
[08/19 05:16:45    843s] End AAE Lib Loading. (MEM=1614.99 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 05:16:45    843s] End AAE Lib Interpolated Model. (MEM=1614.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:16:45    843s] Total number of fetched objects 27
[08/19 05:16:45    843s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:16:45    843s] End delay calculation. (MEM=1648.21 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:16:45    843s] End delay calculation (fullDC). (MEM=1630.67 CPU=0:00:00.1 REAL=0:00:00.0)
[08/19 05:16:45    843s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1630.7M) ***
[08/19 05:18:14    862s] <CMD> report_timing > timing_postroute.txt
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:18:40    867s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:18:46    869s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:18:46    869s] <CMD> verify_drc
[08/19 05:18:46    869s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:18:46    869s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:18:46    869s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:18:46    869s]  *** Starting Verify DRC (MEM: 1630.7) ***
[08/19 05:18:46    869s] 
[08/19 05:18:46    869s]   VERIFY DRC ...... Starting Verification
[08/19 05:18:46    869s]   VERIFY DRC ...... Initializing
[08/19 05:18:46    869s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:18:46    869s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:18:46    869s]   VERIFY DRC ...... Using new threading
[08/19 05:18:46    869s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:18:46    869s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:18:46    869s] 
[08/19 05:18:46    869s]   Verification Complete : 0 Viols.
[08/19 05:18:46    869s] 
[08/19 05:18:46    869s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:18:46    869s] 
[08/19 05:18:46    869s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:19:09    873s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:19:09    873s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:19:09    873s] 
[08/19 05:19:09    873s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:19:09    873s] Start Time: Sat Aug 19 05:19:09 2023
[08/19 05:19:09    873s] 
[08/19 05:19:09    873s] Design Name: counter
[08/19 05:19:09    873s] Database Units: 2000
[08/19 05:19:09    873s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:19:09    873s] Error Limit = 1000; Warning Limit = 50
[08/19 05:19:09    873s] Check all nets
[08/19 05:19:09    873s] 
[08/19 05:19:09    873s] Begin Summary 
[08/19 05:19:09    873s]   Found no problems or warnings.
[08/19 05:19:09    873s] End Summary
[08/19 05:19:09    873s] 
[08/19 05:19:09    873s] End Time: Sat Aug 19 05:19:09 2023
[08/19 05:19:09    873s] Time Elapsed: 0:00:00.0
[08/19 05:19:09    873s] 
[08/19 05:19:09    873s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:19:09    873s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:19:09    873s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:19:09    873s] 
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:19:23    876s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:19:26    877s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:19:26    877s] <CMD> verify_drc
[08/19 05:19:26    877s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:19:26    877s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:19:26    877s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:19:26    877s]  *** Starting Verify DRC (MEM: 1638.7) ***
[08/19 05:19:26    877s] 
[08/19 05:19:26    877s]   VERIFY DRC ...... Starting Verification
[08/19 05:19:26    877s]   VERIFY DRC ...... Initializing
[08/19 05:19:26    877s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:19:26    877s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:19:26    877s]   VERIFY DRC ...... Using new threading
[08/19 05:19:26    877s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:19:26    877s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:19:26    877s] 
[08/19 05:19:26    877s]   Verification Complete : 0 Viols.
[08/19 05:19:26    877s] 
[08/19 05:19:26    877s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:19:26    877s] 
[08/19 05:19:26    877s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:21:35    903s] <CMD> setAnalysisMode -analysisType onChipVariation
[08/19 05:22:13    911s] <CMD> timeDesign -postRoute
[08/19 05:22:13    911s] Switching SI Aware to true by default in postroute mode   
[08/19 05:22:13    911s] AAE_INFO: switching -siAware from false to true ...
[08/19 05:22:13    911s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[08/19 05:22:13    911s] *** timeDesign #3 [begin] : totSession cpu/real = 0:15:11.6/1:10:47.9 (0.2), mem = 1619.6M
[08/19 05:22:13    911s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/19 05:22:13    911s] Type 'man IMPEXT-3493' for more detail.
[08/19 05:22:13    911s]  Reset EOS DB
[08/19 05:22:13    911s] Ignoring AAE DB Resetting ...
[08/19 05:22:13    911s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'postRoute' at effort level 'low' .
[08/19 05:22:13    911s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:22:13    911s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:22:13    911s] PostRoute (effortLevel low) RC Extraction called for design counter.
[08/19 05:22:13    911s] RC Extraction called in multi-corner(1) mode.
[08/19 05:22:13    911s] Process corner(s) are loaded.
[08/19 05:22:13    911s]  Corner: rc_corner
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:22:13    911s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=1619.61M)
[08/19 05:22:13    911s] extractDetailRC Option : -outfile /tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d  -extended
[08/19 05:22:13    911s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/19 05:22:13    911s]       RC Corner Indexes            0   
[08/19 05:22:13    911s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:22:13    911s] Coupling Cap. Scaling Factor : 1.00000 
[08/19 05:22:13    911s] Resistance Scaling Factor    : 1.00000 
[08/19 05:22:13    911s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:22:13    911s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:22:13    911s] Shrink Factor                : 0.90000
[08/19 05:22:13    911s] LayerId::1 widthSet size::4
[08/19 05:22:13    911s] LayerId::2 widthSet size::4
[08/19 05:22:13    911s] LayerId::3 widthSet size::4
[08/19 05:22:13    911s] LayerId::4 widthSet size::4
[08/19 05:22:13    911s] LayerId::5 widthSet size::4
[08/19 05:22:13    911s] LayerId::6 widthSet size::4
[08/19 05:22:13    911s] LayerId::7 widthSet size::5
[08/19 05:22:13    911s] LayerId::8 widthSet size::5
[08/19 05:22:13    911s] LayerId::9 widthSet size::5
[08/19 05:22:13    911s] LayerId::10 widthSet size::4
[08/19 05:22:13    911s] LayerId::11 widthSet size::3
[08/19 05:22:13    911s] eee: pegSigSF::1.070000
[08/19 05:22:13    911s] Initializing multi-corner capacitance tables ... 
[08/19 05:22:13    911s] Initializing multi-corner resistance tables ...
[08/19 05:22:13    911s] Creating RPSQ from WeeR and WRes ...
[08/19 05:22:13    911s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:22:13    911s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:22:13    911s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:22:13    911s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:22:13    911s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:13    911s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:13    911s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:13    911s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:13    911s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:13    911s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:22:13    911s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:22:13    911s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:22:13    911s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1566.6M)
[08/19 05:22:13    911s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for storing RC.
[08/19 05:22:13    911s] Extracted 10.8108% (CPU Time= 0:00:00.0  MEM= 1602.6M)
[08/19 05:22:13    911s] Extracted 21.0811% (CPU Time= 0:00:00.0  MEM= 1602.6M)
[08/19 05:22:13    911s] Extracted 30.8108% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 41.0811% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 50.8108% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 61.0811% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 70.8108% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 81.0811% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 90.8108% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1626.6M)
[08/19 05:22:13    911s] Number of Extracted Resistors     : 374
[08/19 05:22:13    911s] Number of Extracted Ground Cap.   : 380
[08/19 05:22:13    911s] Number of Extracted Coupling Cap. : 352
[08/19 05:22:13    911s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1610.629M)
[08/19 05:22:13    911s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/19 05:22:13    911s]  Corner: rc_corner
[08/19 05:22:13    911s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1610.6M)
[08/19 05:22:13    911s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb_Filter.rcdb.d' for storing RC.
[08/19 05:22:14    911s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 27 access done (mem: 1618.629M)
[08/19 05:22:14    911s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1618.629M)
[08/19 05:22:14    911s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1618.629M)
[08/19 05:22:14    911s] processing rcdb (/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d) for hinst (top) of cell (counter);
[08/19 05:22:14    911s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 0 access done (mem: 1618.629M)
[08/19 05:22:14    911s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1618.629M)
[08/19 05:22:14    911s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1618.629M)
[08/19 05:22:14    911s] Starting delay calculation for Setup views
[08/19 05:22:14    911s] AAE_INFO: opIsDesignInPostRouteState() is 1
[08/19 05:22:14    911s] AAE DB initialization (MEM=1626.17 CPU=0:00:00.0 REAL=0:00:00.0) 
[08/19 05:22:14    911s] Starting SI iteration 1 using Infinite Timing Windows
[08/19 05:22:14    911s] #################################################################################
[08/19 05:22:14    911s] # Design Stage: PostRoute
[08/19 05:22:14    911s] # Design Name: counter
[08/19 05:22:14    911s] # Design Mode: 90nm
[08/19 05:22:14    911s] # Analysis Mode: MMMC OCV 
[08/19 05:22:14    911s] # Parasitics Mode: SPEF/RCDB 
[08/19 05:22:14    911s] # Signoff Settings: SI On 
[08/19 05:22:14    911s] #################################################################################
[08/19 05:22:14    911s] AAE_INFO: 1 threads acquired from CTE.
[08/19 05:22:14    911s] Setting infinite Tws ...
[08/19 05:22:14    911s] First Iteration Infinite Tw... 
[08/19 05:22:14    911s] Calculate early delays in OCV mode...
[08/19 05:22:14    911s] Calculate late delays in OCV mode...
[08/19 05:22:14    911s] Topological Sorting (REAL = 0:00:00.0, MEM = 1626.2M, InitMEM = 1626.2M)
[08/19 05:22:14    911s] Start delay calculation (fullDC) (1 T). (MEM=1626.17)
[08/19 05:22:14    911s] LayerId::1 widthSet size::4
[08/19 05:22:14    911s] LayerId::2 widthSet size::4
[08/19 05:22:14    911s] LayerId::3 widthSet size::4
[08/19 05:22:14    911s] LayerId::4 widthSet size::4
[08/19 05:22:14    911s] LayerId::5 widthSet size::4
[08/19 05:22:14    911s] LayerId::6 widthSet size::4
[08/19 05:22:14    911s] LayerId::7 widthSet size::5
[08/19 05:22:14    911s] LayerId::8 widthSet size::5
[08/19 05:22:14    911s] LayerId::9 widthSet size::5
[08/19 05:22:14    911s] LayerId::10 widthSet size::4
[08/19 05:22:14    911s] LayerId::11 widthSet size::3
[08/19 05:22:14    911s] eee: pegSigSF::1.070000
[08/19 05:22:14    911s] Initializing multi-corner capacitance tables ... 
[08/19 05:22:14    911s] Initializing multi-corner resistance tables ...
[08/19 05:22:14    911s] Creating RPSQ from WeeR and WRes ...
[08/19 05:22:14    911s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:22:14    911s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:22:14    911s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:22:14    911s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:22:14    911s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:14    911s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:14    911s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:14    911s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:14    911s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:22:14    911s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:22:14    911s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:22:14    911s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:22:14    911s] Start AAE Lib Loading. (MEM=1637.78)
[08/19 05:22:14    911s] End AAE Lib Loading. (MEM=1647.32 CPU=0:00:00.0 Real=0:00:00.0)
[08/19 05:22:14    911s] End AAE Lib Interpolated Model. (MEM=1647.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:22:14    911s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1647.316M)
[08/19 05:22:14    911s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1647.3M)
[08/19 05:22:14    911s] Total number of fetched objects 27
[08/19 05:22:14    911s] AAE_INFO-618: Total number of nets in the design is 29,  86.2 percent of the nets selected for SI analysis
[08/19 05:22:14    911s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:22:14    911s] End delay calculation. (MEM=1680.54 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:22:14    911s] End delay calculation (fullDC). (MEM=1663 CPU=0:00:00.1 REAL=0:00:00.0)
[08/19 05:22:14    911s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1663.0M) ***
[08/19 05:22:14    911s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1663.0M)
[08/19 05:22:14    911s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/19 05:22:14    911s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1663.0M)
[08/19 05:22:14    911s] Starting SI iteration 2
[08/19 05:22:14    911s] Calculate early delays in OCV mode...
[08/19 05:22:14    911s] Calculate late delays in OCV mode...
[08/19 05:22:14    911s] Start delay calculation (fullDC) (1 T). (MEM=1614.11)
[08/19 05:22:14    911s] End AAE Lib Interpolated Model. (MEM=1614.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/19 05:22:14    911s] Glitch Analysis: View setup -- Total Number of Nets Skipped = 0. 
[08/19 05:22:14    911s] Glitch Analysis: View setup -- Total Number of Nets Analyzed = 27. 
[08/19 05:22:14    911s] Total number of fetched objects 27
[08/19 05:22:14    911s] AAE_INFO-618: Total number of nets in the design is 29,  17.2 percent of the nets selected for SI analysis
[08/19 05:22:14    911s] End delay calculation. (MEM=1614.27 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:22:14    911s] End delay calculation (fullDC). (MEM=1614.27 CPU=0:00:00.0 REAL=0:00:00.0)
[08/19 05:22:14    911s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1614.3M) ***
[08/19 05:22:14    911s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:15:12 mem=1614.3M)
[08/19 05:22:14    912s] Effort level <high> specified for reg2reg path_group
[08/19 05:22:14    912s] All LLGs are deleted
[08/19 05:22:14    912s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1616.3M, EPOCH TIME: 1692402734.477966
[08/19 05:22:14    912s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1616.3M, EPOCH TIME: 1692402734.478165
[08/19 05:22:14    912s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1616.3M, EPOCH TIME: 1692402734.478212
[08/19 05:22:14    912s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1616.3M, EPOCH TIME: 1692402734.479000
[08/19 05:22:14    912s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1616.3M, EPOCH TIME: 1692402734.492123
[08/19 05:22:14    912s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1648.3M, EPOCH TIME: 1692402734.495047
[08/19 05:22:14    912s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1648.3M, EPOCH TIME: 1692402734.495467
[08/19 05:22:14    912s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1648.3M, EPOCH TIME: 1692402734.495588
[08/19 05:22:14    912s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1648.3M, EPOCH TIME: 1692402734.496088
[08/19 05:22:14    912s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1648.3M, EPOCH TIME: 1692402734.496195
[08/19 05:22:14    912s] All LLGs are deleted
[08/19 05:22:14    912s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1648.3M, EPOCH TIME: 1692402734.496557
[08/19 05:22:14    912s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1648.3M, EPOCH TIME: 1692402734.496709
[08/19 05:22:15    912s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |  0.014  |  0.646  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.051%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[08/19 05:22:15    912s] Total CPU time: 0.53 sec
[08/19 05:22:15    912s] Total Real time: 2.0 sec
[08/19 05:22:15    912s] Total Memory Usage: 1653.710938 Mbytes
[08/19 05:22:15    912s] Info: pop threads available for lower-level modules during optimization.
[08/19 05:22:15    912s] Reset AAE Options
[08/19 05:22:15    912s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.5/0:00:01.5 (0.3), totSession cpu/real = 0:15:12.1/1:10:49.4 (0.2), mem = 1653.7M
[08/19 05:22:15    912s] 
[08/19 05:22:15    912s] =============================================================================================
[08/19 05:22:15    912s]  Final TAT Report for timeDesign #3                                             21.10-p004_1
[08/19 05:22:15    912s] =============================================================================================
[08/19 05:22:15    912s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[08/19 05:22:15    912s] ---------------------------------------------------------------------------------------------
[08/19 05:22:15    912s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:22:15    912s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.7 /  0:00:00.1    0.1
[08/19 05:22:15    912s] [ DrvReport              ]      1   0:00:00.6  (  40.6 % )     0:00:00.6 /  0:00:00.0    0.0
[08/19 05:22:15    912s] [ ExtractRC              ]      1   0:00:00.6  (  41.1 % )     0:00:00.6 /  0:00:00.2    0.4
[08/19 05:22:15    912s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 05:22:15    912s] [ FullDelayCalc          ]      1   0:00:00.2  (  11.5 % )     0:00:00.2 /  0:00:00.2    1.0
[08/19 05:22:15    912s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[08/19 05:22:15    912s] [ GenerateReports        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[08/19 05:22:15    912s] [ MISC                   ]          0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[08/19 05:22:15    912s] ---------------------------------------------------------------------------------------------
[08/19 05:22:15    912s]  timeDesign #3 TOTAL                0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.5    0.3
[08/19 05:22:15    912s] ---------------------------------------------------------------------------------------------
[08/19 05:22:15    912s] 
[08/19 05:23:08    923s] <CMD> extractRC
[08/19 05:23:08    923s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 27 access done (mem: 1653.711M)
[08/19 05:23:08    923s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'postRoute' at effort level 'low' .
[08/19 05:23:08    923s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:23:08    923s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:23:08    923s] PostRoute (effortLevel low) RC Extraction called for design counter.
[08/19 05:23:08    923s] RC Extraction called in multi-corner(1) mode.
[08/19 05:23:08    923s] Process corner(s) are loaded.
[08/19 05:23:08    923s]  Corner: rc_corner
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:23:08    923s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=1653.71M)
[08/19 05:23:08    923s] extractDetailRC Option : -outfile /tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d -maxResLength 222.222  -extended
[08/19 05:23:08    923s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/19 05:23:08    923s]       RC Corner Indexes            0   
[08/19 05:23:08    923s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:23:08    923s] Coupling Cap. Scaling Factor : 1.00000 
[08/19 05:23:08    923s] Resistance Scaling Factor    : 1.00000 
[08/19 05:23:08    923s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:23:08    923s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:23:08    923s] Shrink Factor                : 0.90000
[08/19 05:23:08    923s] LayerId::1 widthSet size::4
[08/19 05:23:08    923s] LayerId::2 widthSet size::4
[08/19 05:23:08    923s] LayerId::3 widthSet size::4
[08/19 05:23:08    923s] LayerId::4 widthSet size::4
[08/19 05:23:08    923s] LayerId::5 widthSet size::4
[08/19 05:23:08    923s] LayerId::6 widthSet size::4
[08/19 05:23:08    923s] LayerId::7 widthSet size::5
[08/19 05:23:08    923s] LayerId::8 widthSet size::5
[08/19 05:23:08    923s] LayerId::9 widthSet size::5
[08/19 05:23:08    923s] LayerId::10 widthSet size::4
[08/19 05:23:08    923s] LayerId::11 widthSet size::3
[08/19 05:23:08    923s] eee: pegSigSF::1.070000
[08/19 05:23:08    923s] Initializing multi-corner capacitance tables ... 
[08/19 05:23:08    923s] Initializing multi-corner resistance tables ...
[08/19 05:23:08    923s] Creating RPSQ from WeeR and WRes ...
[08/19 05:23:08    923s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:23:08    923s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:23:08    923s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:23:08    923s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:23:08    923s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:23:08    923s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:23:08    923s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:23:08    923s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:23:08    923s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:23:08    923s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:23:08    923s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:23:08    923s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:23:08    923s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1649.7M)
[08/19 05:23:08    923s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for storing RC.
[08/19 05:23:08    923s] Extracted 10.8108% (CPU Time= 0:00:00.1  MEM= 1661.7M)
[08/19 05:23:08    923s] Extracted 21.0811% (CPU Time= 0:00:00.1  MEM= 1661.7M)
[08/19 05:23:08    923s] Extracted 30.8108% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 41.0811% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 50.8108% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 61.0811% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 70.8108% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 81.0811% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 90.8108% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:08    923s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1685.7M)
[08/19 05:23:09    923s] Number of Extracted Resistors     : 374
[08/19 05:23:09    923s] Number of Extracted Ground Cap.   : 380
[08/19 05:23:09    923s] Number of Extracted Coupling Cap. : 352
[08/19 05:23:09    923s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1662.449M)
[08/19 05:23:09    923s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/19 05:23:09    923s]  Corner: rc_corner
[08/19 05:23:09    923s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1662.4M)
[08/19 05:23:09    923s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb_Filter.rcdb.d' for storing RC.
[08/19 05:23:09    923s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 27 access done (mem: 1670.449M)
[08/19 05:23:09    923s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1670.449M)
[08/19 05:23:09    923s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1670.449M)
[08/19 05:23:09    923s] processing rcdb (/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d) for hinst (top) of cell (counter);
[08/19 05:23:09    923s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 0 access done (mem: 1670.449M)
[08/19 05:23:09    923s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1670.449M)
[08/19 05:23:09    923s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1670.449M)
[08/19 05:25:05    947s] <CMD> rcOut -spf report/new_parasitics.spf
[08/19 05:25:05    947s] 
[08/19 05:25:05    947s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[08/19 05:25:05    947s] 
[08/19 05:25:05    947s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[08/19 05:26:40    966s] <CMD> rcOut -spf report/new_parasitics.spf
[08/19 05:26:40    966s] 
[08/19 05:26:40    966s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[08/19 05:26:40    966s] 
[08/19 05:26:40    966s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[08/19 05:27:19    974s] <CMD> rcOut -spf report/parasitics.spef
[08/19 05:27:19    974s] 
[08/19 05:27:19    974s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[08/19 05:27:19    974s] 
[08/19 05:27:19    974s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[08/19 05:27:55    982s] <CMD> rcOut -spef report/parasitics.spef
[08/19 05:27:55    982s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d' for reading (mem: 1652.723M)
[08/19 05:27:55    982s] RC Out has the following PVT Info:
[08/19 05:27:55    982s]    RC-typical 
[08/19 05:27:55    982s] Dumping Spef file.....
[08/19 05:27:55    982s] Printing D_NET...
[08/19 05:27:56    982s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1652.7M)
[08/19 05:27:56    982s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_XvqrPO.rcdb.d': 27 access done (mem: 1652.723M)
[08/19 05:36:09   1150s] <CMD> streamOut counter_final_gds -mapFile streamOut.map -libName DesignLib -structureName counter -units 2000 -mode ALL
[08/19 05:36:09   1150s] Parse flat map file...
[08/19 05:36:09   1150s] Writing GDSII file ...
[08/19 05:36:09   1150s] 	****** db unit per micron = 2000 ******
[08/19 05:36:09   1150s] 	****** output gds2 file unit per micron = 2000 ******
[08/19 05:36:09   1150s] 	****** unit scaling factor = 1 ******
[08/19 05:36:09   1150s] Output for instance
[08/19 05:36:09   1150s] Output for bump
[08/19 05:36:09   1150s] Output for physical terminals
[08/19 05:36:09   1150s] Output for logical terminals
[08/19 05:36:09   1150s] Output for regular nets
[08/19 05:36:09   1150s] Output for special nets and metal fills
[08/19 05:36:09   1150s] Output for via structure generation total number 17
[08/19 05:36:09   1150s] Statistics for GDS generated (version 3)
[08/19 05:36:09   1150s] ----------------------------------------
[08/19 05:36:09   1150s] Stream Out Layer Mapping Information:
[08/19 05:36:09   1150s] GDS Layer Number          GDS Layer Name
[08/19 05:36:09   1150s] ----------------------------------------
[08/19 05:36:09   1150s]     233                             COMP
[08/19 05:36:09   1150s]     234                          DIEAREA
[08/19 05:36:09   1150s]     223                          Metal11
[08/19 05:36:09   1150s]     221                          Metal11
[08/19 05:36:09   1150s]     220                          Metal11
[08/19 05:36:09   1150s]     219                          Metal11
[08/19 05:36:09   1150s]     218                          Metal11
[08/19 05:36:09   1150s]     217                            Via10
[08/19 05:36:09   1150s]     216                            Via10
[08/19 05:36:09   1150s]     212                            Via10
[08/19 05:36:09   1150s]     202                          Metal10
[08/19 05:36:09   1150s]     200                          Metal10
[08/19 05:36:09   1150s]     199                          Metal10
[08/19 05:36:09   1150s]     198                          Metal10
[08/19 05:36:09   1150s]     197                          Metal10
[08/19 05:36:09   1150s]     196                             Via9
[08/19 05:36:09   1150s]     195                             Via9
[08/19 05:36:09   1150s]     191                             Via9
[08/19 05:36:09   1150s]     181                           Metal9
[08/19 05:36:09   1150s]     179                           Metal9
[08/19 05:36:09   1150s]     178                           Metal9
[08/19 05:36:09   1150s]     177                           Metal9
[08/19 05:36:09   1150s]     176                           Metal9
[08/19 05:36:09   1150s]     175                             Via8
[08/19 05:36:09   1150s]     174                             Via8
[08/19 05:36:09   1150s]     170                             Via8
[08/19 05:36:09   1150s]     160                           Metal8
[08/19 05:36:09   1150s]     158                           Metal8
[08/19 05:36:09   1150s]     157                           Metal8
[08/19 05:36:09   1150s]     156                           Metal8
[08/19 05:36:09   1150s]     155                           Metal8
[08/19 05:36:09   1150s]     154                             Via7
[08/19 05:36:09   1150s]     153                             Via7
[08/19 05:36:09   1150s]     149                             Via7
[08/19 05:36:09   1150s]     139                           Metal7
[08/19 05:36:09   1150s]     137                           Metal7
[08/19 05:36:09   1150s]     136                           Metal7
[08/19 05:36:09   1150s]     135                           Metal7
[08/19 05:36:09   1150s]     134                           Metal7
[08/19 05:36:09   1150s]     133                             Via6
[08/19 05:36:09   1150s]     132                             Via6
[08/19 05:36:09   1150s]     131                             Via6
[08/19 05:36:09   1150s]     130                             Via6
[08/19 05:36:09   1150s]     129                             Via6
[08/19 05:36:09   1150s]     128                             Via6
[08/19 05:36:09   1150s]     127                             Via6
[08/19 05:36:09   1150s]     122                           Metal6
[08/19 05:36:09   1150s]     121                           Metal6
[08/19 05:36:09   1150s]     120                           Metal6
[08/19 05:36:09   1150s]     119                           Metal6
[08/19 05:36:09   1150s]     118                           Metal6
[08/19 05:36:09   1150s]     53                            Metal3
[08/19 05:36:09   1150s]     52                            Metal3
[08/19 05:36:09   1150s]     185                           Metal9
[08/19 05:36:09   1150s]     48                              Via2
[08/19 05:36:09   1150s]     29                            Metal2
[08/19 05:36:09   1150s]     180                           Metal9
[08/19 05:36:09   1150s]     47                              Via2
[08/19 05:36:09   1150s]     182                           Metal9
[08/19 05:36:09   1150s]     44                              Via2
[08/19 05:36:09   1150s]     43                              Via2
[08/19 05:36:09   1150s]     172                             Via8
[08/19 05:36:09   1150s]     38                            Metal2
[08/19 05:36:09   1150s]     95                            Metal5
[08/19 05:36:09   1150s]     36                            Metal2
[08/19 05:36:09   1150s]     93                            Metal5
[08/19 05:36:09   1150s]     112                             Via5
[08/19 05:36:09   1150s]     194                             Via9
[08/19 05:36:09   1150s]     55                            Metal3
[08/19 05:36:09   1150s]     113                           Metal6
[08/19 05:36:09   1150s]     32                            Metal2
[08/19 05:36:09   1150s]     54                            Metal3
[08/19 05:36:09   1150s]     31                            Metal2
[08/19 05:36:09   1150s]     107                             Via5
[08/19 05:36:09   1150s]     30                            Metal2
[08/19 05:36:09   1150s]     49                              Via2
[08/19 05:36:09   1150s]     106                             Via5
[08/19 05:36:09   1150s]     33                            Metal2
[08/19 05:36:09   1150s]     109                             Via5
[08/19 05:36:09   1150s]     10                            Metal1
[08/19 05:36:09   1150s]     224                          Metal11
[08/19 05:36:09   1150s]     86                              Via4
[08/19 05:36:09   1150s]     50                            Metal3
[08/19 05:36:09   1150s]     206                          Metal10
[08/19 05:36:09   1150s]     69                              Via3
[08/19 05:36:09   1150s]     143                           Metal7
[08/19 05:36:09   1150s]     6                               Cont
[08/19 05:36:09   1150s]     169                             Via8
[08/19 05:36:09   1150s]     35                            Metal2
[08/19 05:36:09   1150s]     8                             Metal1
[08/19 05:36:09   1150s]     164                           Metal8
[08/19 05:36:09   1150s]     27                              Via1
[08/19 05:36:09   1150s]     141                           Metal7
[08/19 05:36:09   1150s]     3                               Cont
[08/19 05:36:09   1150s]     51                            Metal3
[08/19 05:36:09   1150s]     70                              Via3
[08/19 05:36:09   1150s]     7                               Cont
[08/19 05:36:09   1150s]     64                              Via3
[08/19 05:36:09   1150s]     173                             Via8
[08/19 05:36:09   1150s]     34                            Metal2
[08/19 05:36:09   1150s]     92                            Metal5
[08/19 05:36:09   1150s]     111                             Via5
[08/19 05:36:09   1150s]     11                            Metal1
[08/19 05:36:09   1150s]     142                           Metal7
[08/19 05:36:09   1150s]     4                               Cont
[08/19 05:36:09   1150s]     9                             Metal1
[08/19 05:36:09   1150s]     28                              Via1
[08/19 05:36:09   1150s]     85                              Via4
[08/19 05:36:09   1150s]     138                           Metal7
[08/19 05:36:09   1150s]     5                               Cont
[08/19 05:36:09   1150s]     12                            Metal1
[08/19 05:36:09   1150s]     226                          Metal11
[08/19 05:36:09   1150s]     88                              Via4
[08/19 05:36:09   1150s]     183                           Metal9
[08/19 05:36:09   1150s]     45                              Via2
[08/19 05:36:09   1150s]     22                              Via1
[08/19 05:36:09   1150s]     152                             Via7
[08/19 05:36:09   1150s]     13                            Metal1
[08/19 05:36:09   1150s]     71                            Metal4
[08/19 05:36:09   1150s]     227                          Metal11
[08/19 05:36:09   1150s]     90                              Via4
[08/19 05:36:09   1150s]     184                           Metal9
[08/19 05:36:09   1150s]     46                              Via2
[08/19 05:36:09   1150s]     161                           Metal8
[08/19 05:36:09   1150s]     23                              Via1
[08/19 05:36:09   1150s]     171                             Via8
[08/19 05:36:09   1150s]     37                            Metal2
[08/19 05:36:09   1150s]     94                            Metal5
[08/19 05:36:09   1150s]     148                             Via7
[08/19 05:36:09   1150s]     14                            Metal1
[08/19 05:36:09   1150s]     15                            Metal1
[08/19 05:36:09   1150s]     72                            Metal4
[08/19 05:36:09   1150s]     91                              Via4
[08/19 05:36:09   1150s]     150                             Via7
[08/19 05:36:09   1150s]     16                            Metal1
[08/19 05:36:09   1150s]     73                            Metal4
[08/19 05:36:09   1150s]     159                           Metal8
[08/19 05:36:09   1150s]     26                              Via1
[08/19 05:36:09   1150s]     151                             Via7
[08/19 05:36:09   1150s]     17                            Metal1
[08/19 05:36:09   1150s]     74                            Metal4
[08/19 05:36:09   1150s]     1                               Cont
[08/19 05:36:09   1150s]     162                           Metal8
[08/19 05:36:09   1150s]     24                              Via1
[08/19 05:36:09   1150s]     140                           Metal7
[08/19 05:36:09   1150s]     2                               Cont
[08/19 05:36:09   1150s]     163                           Metal8
[08/19 05:36:09   1150s]     25                              Via1
[08/19 05:36:09   1150s]     190                             Via9
[08/19 05:36:09   1150s]     56                            Metal3
[08/19 05:36:09   1150s]     57                            Metal3
[08/19 05:36:09   1150s]     114                           Metal6
[08/19 05:36:09   1150s]     192                             Via9
[08/19 05:36:09   1150s]     58                            Metal3
[08/19 05:36:09   1150s]     115                           Metal6
[08/19 05:36:09   1150s]     193                             Via9
[08/19 05:36:09   1150s]     59                            Metal3
[08/19 05:36:09   1150s]     116                           Metal6
[08/19 05:36:09   1150s]     203                          Metal10
[08/19 05:36:09   1150s]     65                              Via3
[08/19 05:36:09   1150s]     204                          Metal10
[08/19 05:36:09   1150s]     66                              Via3
[08/19 05:36:09   1150s]     205                          Metal10
[08/19 05:36:09   1150s]     67                              Via3
[08/19 05:36:09   1150s]     201                          Metal10
[08/19 05:36:09   1150s]     68                              Via3
[08/19 05:36:09   1150s]     75                            Metal4
[08/19 05:36:09   1150s]     215                            Via10
[08/19 05:36:09   1150s]     76                            Metal4
[08/19 05:36:09   1150s]     211                            Via10
[08/19 05:36:09   1150s]     77                            Metal4
[08/19 05:36:09   1150s]     78                            Metal4
[08/19 05:36:09   1150s]     213                            Via10
[08/19 05:36:09   1150s]     79                            Metal4
[08/19 05:36:09   1150s]     214                            Via10
[08/19 05:36:09   1150s]     80                            Metal4
[08/19 05:36:09   1150s]     225                          Metal11
[08/19 05:36:09   1150s]     87                              Via4
[08/19 05:36:09   1150s]     222                          Metal11
[08/19 05:36:09   1150s]     89                              Via4
[08/19 05:36:09   1150s]     96                            Metal5
[08/19 05:36:09   1150s]     97                            Metal5
[08/19 05:36:09   1150s]     98                            Metal5
[08/19 05:36:09   1150s]     99                            Metal5
[08/19 05:36:09   1150s]     100                           Metal5
[08/19 05:36:09   1150s]     101                           Metal5
[08/19 05:36:09   1150s]     108                             Via5
[08/19 05:36:09   1150s]     110                             Via5
[08/19 05:36:09   1150s]     117                           Metal6
[08/19 05:36:09   1150s]     231                          Metal11
[08/19 05:36:09   1150s]     230                          Metal11
[08/19 05:36:09   1150s]     229                          Metal11
[08/19 05:36:09   1150s]     228                          Metal11
[08/19 05:36:09   1150s]     210                          Metal10
[08/19 05:36:09   1150s]     209                          Metal10
[08/19 05:36:09   1150s]     208                          Metal10
[08/19 05:36:09   1150s]     207                          Metal10
[08/19 05:36:09   1150s]     189                           Metal9
[08/19 05:36:09   1150s]     188                           Metal9
[08/19 05:36:09   1150s]     187                           Metal9
[08/19 05:36:09   1150s]     186                           Metal9
[08/19 05:36:09   1150s]     168                           Metal8
[08/19 05:36:09   1150s]     167                           Metal8
[08/19 05:36:09   1150s]     166                           Metal8
[08/19 05:36:09   1150s]     165                           Metal8
[08/19 05:36:09   1150s]     147                           Metal7
[08/19 05:36:09   1150s]     146                           Metal7
[08/19 05:36:09   1150s]     145                           Metal7
[08/19 05:36:09   1150s]     144                           Metal7
[08/19 05:36:09   1150s]     63                            Metal3
[08/19 05:36:09   1150s]     62                            Metal3
[08/19 05:36:09   1150s]     39                            Metal2
[08/19 05:36:09   1150s]     105                           Metal5
[08/19 05:36:09   1150s]     103                           Metal5
[08/19 05:36:09   1150s]     123                           Metal6
[08/19 05:36:09   1150s]     42                            Metal2
[08/19 05:36:09   1150s]     41                            Metal2
[08/19 05:36:09   1150s]     40                            Metal2
[08/19 05:36:09   1150s]     20                            Metal1
[08/19 05:36:09   1150s]     60                            Metal3
[08/19 05:36:09   1150s]     18                            Metal1
[08/19 05:36:09   1150s]     61                            Metal3
[08/19 05:36:09   1150s]     102                           Metal5
[08/19 05:36:09   1150s]     21                            Metal1
[08/19 05:36:09   1150s]     19                            Metal1
[08/19 05:36:09   1150s]     81                            Metal4
[08/19 05:36:09   1150s]     104                           Metal5
[08/19 05:36:09   1150s]     82                            Metal4
[08/19 05:36:09   1150s]     83                            Metal4
[08/19 05:36:09   1150s]     84                            Metal4
[08/19 05:36:09   1150s]     124                           Metal6
[08/19 05:36:09   1150s]     125                           Metal6
[08/19 05:36:09   1150s]     126                           Metal6
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Stream Out Information Processed for GDS version 3:
[08/19 05:36:09   1150s] Units: 2000 DBU
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Object                             Count
[08/19 05:36:09   1150s] ----------------------------------------
[08/19 05:36:09   1150s] Instances                             24
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Ports/Pins                            10
[08/19 05:36:09   1150s]     metal layer Metal1                10
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Nets                                 206
[08/19 05:36:09   1150s]     metal layer Metal1                25
[08/19 05:36:09   1150s]     metal layer Metal2               129
[08/19 05:36:09   1150s]     metal layer Metal3                48
[08/19 05:36:09   1150s]     metal layer Metal4                 4
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s]     Via Instances                    168
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Special Nets                          27
[08/19 05:36:09   1150s]     metal layer Metal1                15
[08/19 05:36:09   1150s]     metal layer Metal10                8
[08/19 05:36:09   1150s]     metal layer Metal11                4
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s]     Via Instances                    196
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Metal Fills                            0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s]     Via Instances                      0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Metal FillOPCs                         0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s]     Via Instances                      0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Metal FillDRCs                         0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s]     Via Instances                      0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Text                                  39
[08/19 05:36:09   1150s]     metal layer Metal1                13
[08/19 05:36:09   1150s]     metal layer Metal2                11
[08/19 05:36:09   1150s]     metal layer Metal3                12
[08/19 05:36:09   1150s]     metal layer Metal4                 1
[08/19 05:36:09   1150s]     metal layer Metal10                2
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Blockages                              0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Custom Text                            0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Custom Box                             0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] Trim Metal                             0
[08/19 05:36:09   1150s] 
[08/19 05:36:09   1150s] ######Streamout is finished!
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:37:22   1166s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:37:25   1166s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:37:25   1166s] <CMD> verify_drc
[08/19 05:37:25   1166s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:37:25   1166s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:37:25   1166s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:37:25   1166s]  *** Starting Verify DRC (MEM: 1652.7) ***
[08/19 05:37:25   1166s] 
[08/19 05:37:25   1166s]   VERIFY DRC ...... Starting Verification
[08/19 05:37:25   1166s]   VERIFY DRC ...... Initializing
[08/19 05:37:25   1166s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:37:25   1166s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:37:25   1166s]   VERIFY DRC ...... Using new threading
[08/19 05:37:25   1166s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:37:25   1166s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:37:25   1166s] 
[08/19 05:37:25   1166s]   Verification Complete : 0 Viols.
[08/19 05:37:25   1166s] 
[08/19 05:37:25   1166s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:37:25   1166s] 
[08/19 05:37:25   1166s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:37:36   1169s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:37:36   1169s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:37:36   1169s] 
[08/19 05:37:36   1169s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:37:36   1169s] Start Time: Sat Aug 19 05:37:36 2023
[08/19 05:37:36   1169s] 
[08/19 05:37:36   1169s] Design Name: counter
[08/19 05:37:36   1169s] Database Units: 2000
[08/19 05:37:36   1169s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:37:36   1169s] Error Limit = 1000; Warning Limit = 50
[08/19 05:37:36   1169s] Check all nets
[08/19 05:37:36   1169s] 
[08/19 05:37:36   1169s] Begin Summary 
[08/19 05:37:36   1169s]   Found no problems or warnings.
[08/19 05:37:36   1169s] End Summary
[08/19 05:37:36   1169s] 
[08/19 05:37:36   1169s] End Time: Sat Aug 19 05:37:36 2023
[08/19 05:37:36   1169s] Time Elapsed: 0:00:00.0
[08/19 05:37:36   1169s] 
[08/19 05:37:36   1169s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:37:36   1169s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:37:36   1169s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:37:36   1169s] 
[08/19 05:38:23   1178s] <CMD> saveDesign counter_final_gds_done
[08/19 05:38:23   1178s] The in-memory database contained RC information but was not saved. To save 
[08/19 05:38:23   1178s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/19 05:38:23   1178s] so it should only be saved when it is really desired.
[08/19 05:38:23   1178s] #% Begin save design ... (date=08/19 05:38:23, mem=1315.8M)
[08/19 05:38:23   1178s] % Begin Save ccopt configuration ... (date=08/19 05:38:23, mem=1315.8M)
[08/19 05:38:23   1178s] % End Save ccopt configuration ... (date=08/19 05:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.7M, current mem=1316.7M)
[08/19 05:38:23   1178s] % Begin Save netlist data ... (date=08/19 05:38:23, mem=1316.7M)
[08/19 05:38:23   1178s] Writing Binary DB to counter_final_gds_done.dat/counter.v.bin in single-threaded mode...
[08/19 05:38:23   1178s] % End Save netlist data ... (date=08/19 05:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.7M, current mem=1316.7M)
[08/19 05:38:23   1178s] Saving symbol-table file ...
[08/19 05:38:23   1178s] Saving congestion map file counter_final_gds_done.dat/counter.route.congmap.gz ...
[08/19 05:38:23   1178s] % Begin Save AAE data ... (date=08/19 05:38:23, mem=1316.9M)
[08/19 05:38:23   1178s] Saving AAE Data ...
[08/19 05:38:23   1178s] % End Save AAE data ... (date=08/19 05:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.9M, current mem=1316.9M)
[08/19 05:38:23   1178s] Saving preference file counter_final_gds_done.dat/gui.pref.tcl ...
[08/19 05:38:23   1178s] Saving mode setting ...
[08/19 05:38:23   1178s] Saving global file ...
[08/19 05:38:23   1179s] % Begin Save floorplan data ... (date=08/19 05:38:23, mem=1317.2M)
[08/19 05:38:23   1179s] Saving floorplan file ...
[08/19 05:38:24   1179s] % End Save floorplan data ... (date=08/19 05:38:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=1317.2M, current mem=1317.2M)
[08/19 05:38:24   1179s] Saving PG file counter_final_gds_done.dat/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 05:38:24 2023)
[08/19 05:38:24   1179s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1616.3M) ***
[08/19 05:38:24   1179s] Saving Drc markers ...
[08/19 05:38:24   1179s] ... No Drc file written since there is no markers found.
[08/19 05:38:24   1179s] % Begin Save placement data ... (date=08/19 05:38:24, mem=1317.2M)
[08/19 05:38:24   1179s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 05:38:24   1179s] Save Adaptive View Pruning View Names to Binary file
[08/19 05:38:24   1179s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1619.3M) ***
[08/19 05:38:24   1179s] % End Save placement data ... (date=08/19 05:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.2M, current mem=1317.2M)
[08/19 05:38:24   1179s] % Begin Save routing data ... (date=08/19 05:38:24, mem=1317.2M)
[08/19 05:38:24   1179s] Saving route file ...
[08/19 05:38:24   1179s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1616.3M) ***
[08/19 05:38:24   1179s] % End Save routing data ... (date=08/19 05:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.3M, current mem=1317.3M)
[08/19 05:38:24   1179s] Saving property file counter_final_gds_done.dat/counter.prop
[08/19 05:38:24   1179s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1619.3M) ***
[08/19 05:38:24   1179s] #Saving pin access data to file counter_final_gds_done.dat/counter.apa ...
[08/19 05:38:24   1179s] #
[08/19 05:38:24   1179s] % Begin Save power constraints data ... (date=08/19 05:38:24, mem=1317.4M)
[08/19 05:38:24   1179s] % End Save power constraints data ... (date=08/19 05:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.4M, current mem=1317.4M)
[08/19 05:38:24   1179s] Generated self-contained design counter_final_gds_done.dat
[08/19 05:38:24   1179s] #% End save design ... (date=08/19 05:38:24, total cpu=0:00:00.5, real=0:00:01.0, peak res=1318.5M, current mem=1318.5M)
[08/19 05:38:24   1179s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 05:38:24   1179s] 
[08/19 05:38:27   1179s] <CMD> saveDesign counter_final_gds_done
[08/19 05:38:27   1179s] The in-memory database contained RC information but was not saved. To save 
[08/19 05:38:27   1179s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/19 05:38:27   1179s] so it should only be saved when it is really desired.
[08/19 05:38:27   1179s] #% Begin save design ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1179s] % Begin Save ccopt configuration ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1179s] % End Save ccopt configuration ... (date=08/19 05:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:27   1179s] % Begin Save netlist data ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1179s] Writing Binary DB to counter_final_gds_done.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 05:38:27   1179s] % End Save netlist data ... (date=08/19 05:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:27   1179s] Saving symbol-table file ...
[08/19 05:38:27   1179s] Saving congestion map file counter_final_gds_done.dat.tmp/counter.route.congmap.gz ...
[08/19 05:38:27   1179s] % Begin Save AAE data ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1179s] Saving AAE Data ...
[08/19 05:38:27   1179s] % End Save AAE data ... (date=08/19 05:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:27   1179s] Saving preference file counter_final_gds_done.dat.tmp/gui.pref.tcl ...
[08/19 05:38:27   1179s] Saving mode setting ...
[08/19 05:38:27   1179s] Saving global file ...
[08/19 05:38:27   1179s] % Begin Save floorplan data ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1179s] Saving floorplan file ...
[08/19 05:38:27   1180s] % End Save floorplan data ... (date=08/19 05:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:27   1180s] Saving PG file counter_final_gds_done.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 05:38:27 2023)
[08/19 05:38:27   1180s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1626.9M) ***
[08/19 05:38:27   1180s] Saving Drc markers ...
[08/19 05:38:27   1180s] ... No Drc file written since there is no markers found.
[08/19 05:38:27   1180s] % Begin Save placement data ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1180s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 05:38:27   1180s] Save Adaptive View Pruning View Names to Binary file
[08/19 05:38:27   1180s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1629.9M) ***
[08/19 05:38:27   1180s] % End Save placement data ... (date=08/19 05:38:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:27   1180s] % Begin Save routing data ... (date=08/19 05:38:27, mem=1318.6M)
[08/19 05:38:27   1180s] Saving route file ...
[08/19 05:38:28   1180s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1626.9M) ***
[08/19 05:38:28   1180s] % End Save routing data ... (date=08/19 05:38:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:28   1180s] Saving property file counter_final_gds_done.dat.tmp/counter.prop
[08/19 05:38:28   1180s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1629.9M) ***
[08/19 05:38:28   1180s] #Saving pin access data to file counter_final_gds_done.dat.tmp/counter.apa ...
[08/19 05:38:28   1180s] #
[08/19 05:38:28   1180s] % Begin Save power constraints data ... (date=08/19 05:38:28, mem=1318.6M)
[08/19 05:38:28   1180s] % End Save power constraints data ... (date=08/19 05:38:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:28   1180s] Generated self-contained design counter_final_gds_done.dat.tmp
[08/19 05:38:28   1180s] #% End save design ... (date=08/19 05:38:28, total cpu=0:00:00.5, real=0:00:01.0, peak res=1318.6M, current mem=1318.6M)
[08/19 05:38:28   1180s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 05:38:28   1180s] 
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:38:47   1184s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:38:49   1184s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:38:49   1184s] <CMD> verify_drc
[08/19 05:38:49   1184s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:38:49   1184s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:38:49   1184s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:38:49   1184s]  *** Starting Verify DRC (MEM: 1632.8) ***
[08/19 05:38:49   1184s] 
[08/19 05:38:49   1184s]   VERIFY DRC ...... Starting Verification
[08/19 05:38:49   1184s]   VERIFY DRC ...... Initializing
[08/19 05:38:49   1184s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:38:49   1184s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:38:49   1184s]   VERIFY DRC ...... Using new threading
[08/19 05:38:49   1184s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:38:49   1184s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:38:49   1184s] 
[08/19 05:38:49   1184s]   Verification Complete : 0 Viols.
[08/19 05:38:49   1184s] 
[08/19 05:38:49   1184s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:38:49   1184s] 
[08/19 05:38:49   1184s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:39:04   1187s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:39:04   1187s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:39:04   1187s] 
[08/19 05:39:04   1187s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:39:04   1187s] Start Time: Sat Aug 19 05:39:04 2023
[08/19 05:39:04   1187s] 
[08/19 05:39:04   1187s] Design Name: counter
[08/19 05:39:04   1187s] Database Units: 2000
[08/19 05:39:04   1187s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:39:04   1187s] Error Limit = 1000; Warning Limit = 50
[08/19 05:39:04   1187s] Check all nets
[08/19 05:39:04   1187s] 
[08/19 05:39:04   1187s] Begin Summary 
[08/19 05:39:04   1187s]   Found no problems or warnings.
[08/19 05:39:04   1187s] End Summary
[08/19 05:39:04   1187s] 
[08/19 05:39:04   1187s] End Time: Sat Aug 19 05:39:04 2023
[08/19 05:39:04   1187s] Time Elapsed: 0:00:00.0
[08/19 05:39:04   1187s] 
[08/19 05:39:04   1187s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:39:04   1187s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:39:04   1187s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:39:04   1187s] 
[08/19 05:39:38   1195s] <CMD> getCTSMode -engine -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:40:20   1204s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:40:23   1204s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:40:23   1204s] <CMD> verify_drc
[08/19 05:40:23   1204s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:40:23   1204s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:40:23   1204s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:40:23   1204s]  *** Starting Verify DRC (MEM: 1632.8) ***
[08/19 05:40:23   1204s] 
[08/19 05:40:23   1204s]   VERIFY DRC ...... Starting Verification
[08/19 05:40:23   1204s]   VERIFY DRC ...... Initializing
[08/19 05:40:23   1204s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:40:23   1204s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:40:23   1204s]   VERIFY DRC ...... Using new threading
[08/19 05:40:23   1204s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:40:23   1204s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:40:23   1204s] 
[08/19 05:40:23   1204s]   Verification Complete : 0 Viols.
[08/19 05:40:23   1204s] 
[08/19 05:40:23   1204s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:40:23   1204s] 
[08/19 05:40:23   1204s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:40:37   1208s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:40:37   1208s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:40:37   1208s] 
[08/19 05:40:37   1208s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:40:37   1208s] Start Time: Sat Aug 19 05:40:37 2023
[08/19 05:40:37   1208s] 
[08/19 05:40:37   1208s] Design Name: counter
[08/19 05:40:37   1208s] Database Units: 2000
[08/19 05:40:37   1208s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:40:37   1208s] Error Limit = 1000; Warning Limit = 50
[08/19 05:40:37   1208s] Check all nets
[08/19 05:40:37   1208s] 
[08/19 05:40:37   1208s] Begin Summary 
[08/19 05:40:37   1208s]   Found no problems or warnings.
[08/19 05:40:37   1208s] End Summary
[08/19 05:40:37   1208s] 
[08/19 05:40:37   1208s] End Time: Sat Aug 19 05:40:37 2023
[08/19 05:40:37   1208s] Time Elapsed: 0:00:00.0
[08/19 05:40:37   1208s] 
[08/19 05:40:37   1208s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:40:37   1208s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:40:37   1208s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:40:37   1208s] 
[08/19 05:40:51   1211s] <CMD> fit
[08/19 05:41:01   1213s] <CMD> setLayerPreference violation -isVisible 1
[08/19 05:41:02   1213s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[08/19 05:41:08   1214s] <CMD_INTERNAL> violationBrowserClose
[08/19 05:41:55   1224s] <CMD> reset_parasitics
[08/19 05:41:55   1224s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[08/19 05:41:55   1224s] <CMD> extractRC
[08/19 05:41:55   1224s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'postRoute' at effort level 'low' .
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:41:55   1224s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:41:55   1224s] PostRoute (effortLevel low) RC Extraction called for design counter.
[08/19 05:41:55   1224s] RC Extraction called in multi-corner(1) mode.
[08/19 05:41:55   1224s] Process corner(s) are loaded.
[08/19 05:41:55   1224s]  Corner: rc_corner
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:41:55   1224s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=1644.21M)
[08/19 05:41:55   1224s] extractDetailRC Option : -outfile /tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d -maxResLength 222.222  -extended
[08/19 05:41:55   1224s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/19 05:41:55   1224s]       RC Corner Indexes            0   
[08/19 05:41:55   1224s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:41:55   1224s] Coupling Cap. Scaling Factor : 1.00000 
[08/19 05:41:55   1224s] Resistance Scaling Factor    : 1.00000 
[08/19 05:41:55   1224s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:41:55   1224s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:41:55   1224s] Shrink Factor                : 0.90000
[08/19 05:41:55   1224s] LayerId::1 widthSet size::4
[08/19 05:41:55   1224s] LayerId::2 widthSet size::4
[08/19 05:41:55   1224s] LayerId::3 widthSet size::4
[08/19 05:41:55   1224s] LayerId::4 widthSet size::4
[08/19 05:41:55   1224s] LayerId::5 widthSet size::4
[08/19 05:41:55   1224s] LayerId::6 widthSet size::4
[08/19 05:41:55   1224s] LayerId::7 widthSet size::5
[08/19 05:41:55   1224s] LayerId::8 widthSet size::5
[08/19 05:41:55   1224s] LayerId::9 widthSet size::5
[08/19 05:41:55   1224s] LayerId::10 widthSet size::4
[08/19 05:41:55   1224s] LayerId::11 widthSet size::3
[08/19 05:41:55   1224s] eee: pegSigSF::1.070000
[08/19 05:41:55   1224s] Initializing multi-corner capacitance tables ... 
[08/19 05:41:55   1224s] Initializing multi-corner resistance tables ...
[08/19 05:41:55   1224s] Creating RPSQ from WeeR and WRes ...
[08/19 05:41:55   1224s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:41:55   1224s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:41:55   1224s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:41:55   1224s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:41:55   1224s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:41:55   1224s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:41:55   1224s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:41:55   1224s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:41:55   1224s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:41:55   1224s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:41:55   1224s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:41:55   1224s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:41:55   1224s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1644.2M)
[08/19 05:41:55   1224s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d' for storing RC.
[08/19 05:41:55   1224s] Extracted 10.8108% (CPU Time= 0:00:00.1  MEM= 1652.2M)
[08/19 05:41:55   1224s] Extracted 21.0811% (CPU Time= 0:00:00.1  MEM= 1652.2M)
[08/19 05:41:55   1224s] Extracted 30.8108% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 41.0811% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 50.8108% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 61.0811% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 70.8108% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 81.0811% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 90.8108% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1672.2M)
[08/19 05:41:55   1224s] Number of Extracted Resistors     : 374
[08/19 05:41:55   1224s] Number of Extracted Ground Cap.   : 380
[08/19 05:41:55   1224s] Number of Extracted Coupling Cap. : 352
[08/19 05:41:55   1224s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d' for reading (mem: 1654.215M)
[08/19 05:41:55   1224s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/19 05:41:55   1224s]  Corner: rc_corner
[08/19 05:41:55   1224s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1654.2M)
[08/19 05:41:56   1224s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb_Filter.rcdb.d' for storing RC.
[08/19 05:41:56   1224s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d': 27 access done (mem: 1662.215M)
[08/19 05:41:56   1224s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1662.215M)
[08/19 05:41:56   1224s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d' for reading (mem: 1662.215M)
[08/19 05:41:56   1224s] processing rcdb (/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d) for hinst (top) of cell (counter);
[08/19 05:41:56   1225s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d': 0 access done (mem: 1662.215M)
[08/19 05:41:56   1225s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1662.215M)
[08/19 05:41:56   1225s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1662.215M)
[08/19 05:41:56   1225s] <CMD> rcOut -spf counter_final.spf -rc_corner rc_corner
[08/19 05:41:56   1225s] 
[08/19 05:41:56   1225s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[08/19 05:41:56   1225s] 
[08/19 05:41:56   1225s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[08/19 05:41:56   1225s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef counter_final.spef -rc_corner rc_corner
[08/19 05:41:59   1227s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d' for reading (mem: 1662.215M)
[08/19 05:41:59   1227s] RC Out has the following PVT Info:
[08/19 05:41:59   1227s]    RC:rc_corner, Operating temperature 25 C
[08/19 05:41:59   1227s] Dumping Spef file.....
[08/19 05:41:59   1227s] Printing D_NET...
[08/19 05:41:59   1227s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1662.2M)
[08/19 05:41:59   1227s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_K3bAEr.rcdb.d': 27 access done (mem: 1662.215M)
[08/19 05:42:02   1227s] <CMD> reset_parasitics
[08/19 05:42:02   1227s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[08/19 05:42:02   1227s] <CMD> extractRC
[08/19 05:42:02   1227s] Extraction called for design 'counter' of instances=24 and nets=29 using extraction engine 'postRoute' at effort level 'low' .
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/19 05:42:02   1227s] Type 'man IMPEXT-3530' for more detail.
[08/19 05:42:02   1227s] PostRoute (effortLevel low) RC Extraction called for design counter.
[08/19 05:42:02   1227s] RC Extraction called in multi-corner(1) mode.
[08/19 05:42:02   1227s] Process corner(s) are loaded.
[08/19 05:42:02   1227s]  Corner: rc_corner
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] **WARN: (IMPEXT-3438):	Stepper size for erosion effect must be 1/5, 1/4, 1/3, 1/2, or 1 times tile size for faster processing. Adjusting given stepper 50000/51600 (or 96.8992%) to 1/1 (or 100%).
[08/19 05:42:02   1227s] Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=1662.21M)
[08/19 05:42:02   1227s] extractDetailRC Option : -outfile /tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d -maxResLength 222.222  -extended
[08/19 05:42:02   1227s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/19 05:42:02   1227s]       RC Corner Indexes            0   
[08/19 05:42:02   1227s] Capacitance Scaling Factor   : 1.00000 
[08/19 05:42:02   1227s] Coupling Cap. Scaling Factor : 1.00000 
[08/19 05:42:02   1227s] Resistance Scaling Factor    : 1.00000 
[08/19 05:42:02   1227s] Clock Cap. Scaling Factor    : 1.00000 
[08/19 05:42:02   1227s] Clock Res. Scaling Factor    : 1.00000 
[08/19 05:42:02   1227s] Shrink Factor                : 0.90000
[08/19 05:42:02   1227s] LayerId::1 widthSet size::4
[08/19 05:42:02   1227s] LayerId::2 widthSet size::4
[08/19 05:42:02   1227s] LayerId::3 widthSet size::4
[08/19 05:42:02   1227s] LayerId::4 widthSet size::4
[08/19 05:42:02   1227s] LayerId::5 widthSet size::4
[08/19 05:42:02   1227s] LayerId::6 widthSet size::4
[08/19 05:42:02   1227s] LayerId::7 widthSet size::5
[08/19 05:42:02   1227s] LayerId::8 widthSet size::5
[08/19 05:42:02   1227s] LayerId::9 widthSet size::5
[08/19 05:42:02   1227s] LayerId::10 widthSet size::4
[08/19 05:42:02   1227s] LayerId::11 widthSet size::3
[08/19 05:42:02   1227s] eee: pegSigSF::1.070000
[08/19 05:42:02   1227s] Initializing multi-corner capacitance tables ... 
[08/19 05:42:02   1227s] Initializing multi-corner resistance tables ...
[08/19 05:42:02   1227s] Creating RPSQ from WeeR and WRes ...
[08/19 05:42:02   1227s] eee: l::1 avDens::0.043181 usedTrk::7.772515 availTrk::180.000000 sigTrk::7.772515
[08/19 05:42:02   1227s] eee: l::2 avDens::0.038082 usedTrk::6.511988 availTrk::171.000000 sigTrk::6.511988
[08/19 05:42:02   1227s] eee: l::3 avDens::0.030783 usedTrk::5.540936 availTrk::180.000000 sigTrk::5.540936
[08/19 05:42:02   1227s] eee: l::4 avDens::0.007018 usedTrk::0.600000 availTrk::85.500000 sigTrk::0.600000
[08/19 05:42:02   1227s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:42:02   1227s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:42:02   1227s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:42:02   1227s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:42:02   1227s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[08/19 05:42:02   1227s] eee: l::10 avDens::0.103416 usedTrk::7.073684 availTrk::68.400000 sigTrk::7.073684
[08/19 05:42:02   1227s] eee: l::11 avDens::0.073587 usedTrk::5.298246 availTrk::72.000000 sigTrk::5.298246
[08/19 05:42:02   1227s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.024423 ; aWlH: 0.000000 ; Pmax: 0.804900 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[08/19 05:42:02   1227s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1662.2M)
[08/19 05:42:02   1227s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d' for storing RC.
[08/19 05:42:02   1227s] Extracted 10.8108% (CPU Time= 0:00:00.1  MEM= 1670.2M)
[08/19 05:42:02   1227s] Extracted 21.0811% (CPU Time= 0:00:00.1  MEM= 1670.2M)
[08/19 05:42:02   1227s] Extracted 30.8108% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 41.0811% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 50.8108% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 61.0811% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 70.8108% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 81.0811% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 90.8108% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1686.2M)
[08/19 05:42:02   1227s] Number of Extracted Resistors     : 374
[08/19 05:42:02   1227s] Number of Extracted Ground Cap.   : 380
[08/19 05:42:02   1227s] Number of Extracted Coupling Cap. : 352
[08/19 05:42:02   1227s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d' for reading (mem: 1653.215M)
[08/19 05:42:02   1227s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/19 05:42:02   1227s]  Corner: rc_corner
[08/19 05:42:02   1227s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1653.2M)
[08/19 05:42:02   1227s] Creating parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb_Filter.rcdb.d' for storing RC.
[08/19 05:42:02   1227s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d': 27 access done (mem: 1661.215M)
[08/19 05:42:02   1227s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1661.215M)
[08/19 05:42:02   1227s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d' for reading (mem: 1661.215M)
[08/19 05:42:02   1227s] processing rcdb (/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d) for hinst (top) of cell (counter);
[08/19 05:42:02   1228s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d': 0 access done (mem: 1661.215M)
[08/19 05:42:02   1228s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1661.215M)
[08/19 05:42:02   1228s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1661.215M)
[08/19 05:42:02   1228s] <CMD> rcOut -spf counter_final.spf -rc_corner rc_corner
[08/19 05:42:02   1228s] 
[08/19 05:42:02   1228s] Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]
[08/19 05:42:02   1228s] 
[08/19 05:42:02   1228s] **ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

[08/19 05:42:02   1228s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef counter_final.spef -rc_corner rc_corner
[08/19 05:42:05   1229s] Opening parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d' for reading (mem: 1661.215M)
[08/19 05:42:05   1229s] RC Out has the following PVT Info:
[08/19 05:42:05   1229s]    RC:rc_corner, Operating temperature 25 C
[08/19 05:42:05   1229s] Dumping Spef file.....
[08/19 05:42:05   1229s] Printing D_NET...
[08/19 05:42:05   1229s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1661.2M)
[08/19 05:42:05   1229s] Closing parasitic data file '/tmp/innovus_temp_28957_vlsicadclient13_arshkedia_XLYIRc/counter_28957_eBWKSY.rcdb.d': 27 access done (mem: 1661.215M)
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:42:11   1231s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:42:14   1231s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:42:14   1231s] <CMD> verify_drc
[08/19 05:42:14   1231s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:42:14   1231s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:42:14   1231s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:42:14   1231s]  *** Starting Verify DRC (MEM: 1666.3) ***
[08/19 05:42:14   1231s] 
[08/19 05:42:14   1231s]   VERIFY DRC ...... Starting Verification
[08/19 05:42:14   1231s]   VERIFY DRC ...... Initializing
[08/19 05:42:14   1231s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:42:14   1231s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:42:14   1231s]   VERIFY DRC ...... Using new threading
[08/19 05:42:14   1231s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:42:14   1231s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:42:14   1231s] 
[08/19 05:42:14   1231s]   Verification Complete : 0 Viols.
[08/19 05:42:14   1231s] 
[08/19 05:42:14   1231s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:42:14   1231s] 
[08/19 05:42:14   1231s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:42:29   1235s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:42:29   1235s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:42:29   1235s] 
[08/19 05:42:29   1235s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:42:29   1235s] Start Time: Sat Aug 19 05:42:29 2023
[08/19 05:42:29   1235s] 
[08/19 05:42:29   1235s] Design Name: counter
[08/19 05:42:29   1235s] Database Units: 2000
[08/19 05:42:29   1235s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:42:29   1235s] Error Limit = 1000; Warning Limit = 50
[08/19 05:42:29   1235s] Check all nets
[08/19 05:42:29   1235s] 
[08/19 05:42:29   1235s] Begin Summary 
[08/19 05:42:29   1235s]   Found no problems or warnings.
[08/19 05:42:29   1235s] End Summary
[08/19 05:42:29   1235s] 
[08/19 05:42:29   1235s] End Time: Sat Aug 19 05:42:29 2023
[08/19 05:42:29   1235s] Time Elapsed: 0:00:00.0
[08/19 05:42:29   1235s] 
[08/19 05:42:29   1235s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:42:29   1235s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:42:29   1235s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:42:29   1235s] 
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:42:44   1238s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:42:47   1239s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:42:47   1239s] <CMD> verify_drc
[08/19 05:42:47   1239s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:42:47   1239s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:42:47   1239s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:42:47   1239s]  *** Starting Verify DRC (MEM: 1666.3) ***
[08/19 05:42:47   1239s] 
[08/19 05:42:47   1239s]   VERIFY DRC ...... Starting Verification
[08/19 05:42:47   1239s]   VERIFY DRC ...... Initializing
[08/19 05:42:47   1239s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:42:47   1239s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:42:47   1239s]   VERIFY DRC ...... Using new threading
[08/19 05:42:47   1239s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:42:47   1239s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:42:47   1239s] 
[08/19 05:42:47   1239s]   Verification Complete : 0 Viols.
[08/19 05:42:47   1239s] 
[08/19 05:42:47   1239s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:42:47   1239s] 
[08/19 05:42:47   1239s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:43:32   1248s] <CMD> summaryReport -outdir summaryReport
[08/19 05:43:32   1248s] Creating directory summaryReport.
[08/19 05:43:32   1248s] Start to collect the design information.
[08/19 05:43:32   1248s] Build netlist information for Cell counter.
[08/19 05:43:32   1248s] Finished collecting the design information.
[08/19 05:43:32   1248s] Generating standard cells used in the design report.
[08/19 05:43:32   1248s] Analyze library ... 
[08/19 05:43:32   1248s] Analyze netlist ... 
[08/19 05:43:32   1248s] Analyze timing ... 
[08/19 05:43:32   1248s] Analyze floorplan/placement ... 
[08/19 05:43:32   1248s] All LLGs are deleted
[08/19 05:43:32   1248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.4M, EPOCH TIME: 1692404012.724788
[08/19 05:43:32   1248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1666.4M, EPOCH TIME: 1692404012.725305
[08/19 05:43:32   1248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1666.4M, EPOCH TIME: 1692404012.725444
[08/19 05:43:32   1248s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1666.4M, EPOCH TIME: 1692404012.727568
[08/19 05:43:32   1248s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1666.4M, EPOCH TIME: 1692404012.750076
[08/19 05:43:32   1248s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1666.4M, EPOCH TIME: 1692404012.752636
[08/19 05:43:32   1248s] Fast DP-INIT is on for default
[08/19 05:43:32   1248s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1666.4M, EPOCH TIME: 1692404012.753656
[08/19 05:43:32   1248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1666.4M, EPOCH TIME: 1692404012.753838
[08/19 05:43:32   1248s] All LLGs are deleted
[08/19 05:43:32   1248s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.4M, EPOCH TIME: 1692404012.754306
[08/19 05:43:32   1248s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1666.4M, EPOCH TIME: 1692404012.754501
[08/19 05:43:32   1248s] Analysis Routing ...
[08/19 05:43:32   1248s] Report saved in file summaryReport/counter.main.htm.ascii
[08/19 05:44:44   1263s] <CMD> setLayerPreference timingMap -isVisible 1
[08/19 05:45:12   1269s] <CMD> getCTSMode -engine -quiet
[08/19 05:48:29   1310s] <CMD> saveDesign counter_final_gds_done
[08/19 05:48:29   1310s] The in-memory database contained RC information but was not saved. To save 
[08/19 05:48:29   1310s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/19 05:48:29   1310s] so it should only be saved when it is really desired.
[08/19 05:48:29   1310s] #% Begin save design ... (date=08/19 05:48:29, mem=1329.1M)
[08/19 05:48:29   1310s] % Begin Save ccopt configuration ... (date=08/19 05:48:29, mem=1329.1M)
[08/19 05:48:29   1310s] % End Save ccopt configuration ... (date=08/19 05:48:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:29   1310s] % Begin Save netlist data ... (date=08/19 05:48:29, mem=1329.2M)
[08/19 05:48:29   1310s] Writing Binary DB to counter_final_gds_done.dat.tmp/counter.v.bin in single-threaded mode...
[08/19 05:48:29   1310s] % End Save netlist data ... (date=08/19 05:48:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:29   1310s] Saving symbol-table file ...
[08/19 05:48:30   1310s] Saving congestion map file counter_final_gds_done.dat.tmp/counter.route.congmap.gz ...
[08/19 05:48:30   1310s] % Begin Save AAE data ... (date=08/19 05:48:30, mem=1329.2M)
[08/19 05:48:30   1310s] Saving AAE Data ...
[08/19 05:48:30   1310s] % End Save AAE data ... (date=08/19 05:48:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:30   1310s] Saving preference file counter_final_gds_done.dat.tmp/gui.pref.tcl ...
[08/19 05:48:30   1310s] Saving mode setting ...
[08/19 05:48:30   1310s] Saving global file ...
[08/19 05:48:30   1310s] % Begin Save floorplan data ... (date=08/19 05:48:30, mem=1329.2M)
[08/19 05:48:30   1310s] Saving floorplan file ...
[08/19 05:48:30   1310s] % End Save floorplan data ... (date=08/19 05:48:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:30   1310s] Saving PG file counter_final_gds_done.dat.tmp/counter.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Sat Aug 19 05:48:30 2023)
[08/19 05:48:30   1310s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1632.9M) ***
[08/19 05:48:30   1310s] Saving Drc markers ...
[08/19 05:48:30   1310s] ... No Drc file written since there is no markers found.
[08/19 05:48:30   1311s] % Begin Save placement data ... (date=08/19 05:48:30, mem=1329.2M)
[08/19 05:48:30   1311s] ** Saving stdCellPlacement_binary (version# 2) ...
[08/19 05:48:30   1311s] Save Adaptive View Pruning View Names to Binary file
[08/19 05:48:30   1311s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1635.9M) ***
[08/19 05:48:30   1311s] % End Save placement data ... (date=08/19 05:48:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:30   1311s] % Begin Save routing data ... (date=08/19 05:48:30, mem=1329.2M)
[08/19 05:48:30   1311s] Saving route file ...
[08/19 05:48:30   1311s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1632.9M) ***
[08/19 05:48:30   1311s] % End Save routing data ... (date=08/19 05:48:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:30   1311s] Saving property file counter_final_gds_done.dat.tmp/counter.prop
[08/19 05:48:30   1311s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1635.9M) ***
[08/19 05:48:30   1311s] #Saving pin access data to file counter_final_gds_done.dat.tmp/counter.apa ...
[08/19 05:48:30   1311s] #
[08/19 05:48:30   1311s] % Begin Save power constraints data ... (date=08/19 05:48:30, mem=1329.2M)
[08/19 05:48:30   1311s] % End Save power constraints data ... (date=08/19 05:48:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1329.2M, current mem=1329.2M)
[08/19 05:48:30   1311s] Generated self-contained design counter_final_gds_done.dat.tmp
[08/19 05:48:30   1311s] #% End save design ... (date=08/19 05:48:30, total cpu=0:00:00.5, real=0:00:01.0, peak res=1329.4M, current mem=1329.4M)
[08/19 05:48:30   1311s] *** Message Summary: 0 warning(s), 0 error(s)
[08/19 05:48:30   1311s] 
[08/19 05:48:47   1315s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/19 05:48:47   1315s] VERIFY_CONNECTIVITY use new engine.
[08/19 05:48:47   1315s] 
[08/19 05:48:47   1315s] ******** Start: VERIFY CONNECTIVITY ********
[08/19 05:48:47   1315s] Start Time: Sat Aug 19 05:48:47 2023
[08/19 05:48:47   1315s] 
[08/19 05:48:47   1315s] Design Name: counter
[08/19 05:48:47   1315s] Database Units: 2000
[08/19 05:48:47   1315s] Design Boundary: (0.0000, 0.0000) (25.8000, 17.1000)
[08/19 05:48:47   1315s] Error Limit = 1000; Warning Limit = 50
[08/19 05:48:47   1315s] Check all nets
[08/19 05:48:47   1315s] 
[08/19 05:48:47   1315s] Begin Summary 
[08/19 05:48:47   1315s]   Found no problems or warnings.
[08/19 05:48:47   1315s] End Summary
[08/19 05:48:47   1315s] 
[08/19 05:48:47   1315s] End Time: Sat Aug 19 05:48:47 2023
[08/19 05:48:47   1315s] Time Elapsed: 0:00:00.0
[08/19 05:48:47   1315s] 
[08/19 05:48:47   1315s] ******** End: VERIFY CONNECTIVITY ********
[08/19 05:48:47   1315s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/19 05:48:47   1315s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[08/19 05:48:47   1315s] 
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -quiet -area
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -check_only -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/19 05:49:07   1319s] <CMD> get_verify_drc_mode -limit -quiet
[08/19 05:49:11   1320s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[08/19 05:49:11   1320s] <CMD> verify_drc
[08/19 05:49:11   1320s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[08/19 05:49:11   1320s] #-check_same_via_cell true               # bool, default=false, user setting
[08/19 05:49:11   1320s] #-report counter.drc.rpt                 # string, default="", user setting
[08/19 05:49:11   1320s]  *** Starting Verify DRC (MEM: 1645.2) ***
[08/19 05:49:11   1320s] 
[08/19 05:49:11   1320s]   VERIFY DRC ...... Starting Verification
[08/19 05:49:11   1320s]   VERIFY DRC ...... Initializing
[08/19 05:49:11   1320s]   VERIFY DRC ...... Deleting Existing Violations
[08/19 05:49:11   1320s]   VERIFY DRC ...... Creating Sub-Areas
[08/19 05:49:11   1320s]   VERIFY DRC ...... Using new threading
[08/19 05:49:11   1320s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.800 17.100} 1 of 1
[08/19 05:49:11   1320s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[08/19 05:49:11   1320s] 
[08/19 05:49:11   1320s]   Verification Complete : 0 Viols.
[08/19 05:49:11   1320s] 
[08/19 05:49:11   1320s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[08/19 05:49:11   1320s] 
[08/19 05:49:11   1320s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[08/19 05:49:37   1325s] <CMD> getCTSMode -engine -quiet
[08/19 05:53:13   1373s] <CMD> summaryReport -noHtml -outfile summaryReport.rpt
[08/19 05:53:13   1373s] Start to collect the design information.
[08/19 05:53:13   1373s] Build netlist information for Cell counter.
[08/19 05:53:13   1373s] Finished collecting the design information.
[08/19 05:53:13   1373s] Generating standard cells used in the design report.
[08/19 05:53:13   1373s] Analyze library ... 
[08/19 05:53:13   1373s] Analyze netlist ... 
[08/19 05:53:13   1373s] Analyze timing ... 
[08/19 05:53:13   1373s] Analyze floorplan/placement ... 
[08/19 05:53:13   1373s] All LLGs are deleted
[08/19 05:53:13   1373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1691.5M, EPOCH TIME: 1692404593.103935
[08/19 05:53:13   1373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1691.5M, EPOCH TIME: 1692404593.104165
[08/19 05:53:13   1373s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1691.5M, EPOCH TIME: 1692404593.104217
[08/19 05:53:13   1373s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1691.5M, EPOCH TIME: 1692404593.105031
[08/19 05:53:13   1373s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1691.5M, EPOCH TIME: 1692404593.118829
[08/19 05:53:13   1373s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1691.5M, EPOCH TIME: 1692404593.121172
[08/19 05:53:13   1373s] Fast DP-INIT is on for default
[08/19 05:53:13   1373s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:1691.5M, EPOCH TIME: 1692404593.122026
[08/19 05:53:13   1373s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.018, MEM:1691.5M, EPOCH TIME: 1692404593.122144
[08/19 05:53:13   1373s] All LLGs are deleted
[08/19 05:53:13   1373s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1691.5M, EPOCH TIME: 1692404593.122536
[08/19 05:53:13   1373s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1691.5M, EPOCH TIME: 1692404593.122696
[08/19 05:53:13   1373s] Analysis Routing ...
[08/19 05:53:13   1373s] Report saved in file summaryReport.rpt
[08/19 05:54:13   1387s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Aug 19 05:54:13 2023
  Total CPU time:     0:23:30
  Total real time:    1:42:52
  Peak memory (main): 1386.08MB

[08/19 05:54:13   1387s] 
[08/19 05:54:13   1387s] *** Memory Usage v#1 (Current mem = 1691.465M, initial mem = 316.848M) ***
[08/19 05:54:13   1387s] 
[08/19 05:54:13   1387s] *** Summary of all messages that are not suppressed in this session:
[08/19 05:54:13   1387s] Severity  ID               Count  Summary                                  
[08/19 05:54:13   1387s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[08/19 05:54:13   1387s] WARNING   IMPFP-10009          1  Given Box is outside of Core Box.        
[08/19 05:54:13   1387s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[08/19 05:54:13   1387s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[08/19 05:54:13   1387s] WARNING   IMPDBTCL-204         1  '%s' is not a recognized object/attribut...
[08/19 05:54:13   1387s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[08/19 05:54:13   1387s] WARNING   IMPEXT-3438         40  Stepper size for erosion effect must be ...
[08/19 05:54:13   1387s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[08/19 05:54:13   1387s] WARNING   IMPEXT-3530         14  The process node is not set. Use the com...
[08/19 05:54:13   1387s] ERROR     IMPSYT-6967          4  %s                                       
[08/19 05:54:13   1387s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[08/19 05:54:13   1387s] WARNING   IMPVFC-96          498  Instance pin %s of net %s has not been p...
[08/19 05:54:13   1387s] WARNING   IMPVFC-97           40  IO pin %s of net %s has not been assigne...
[08/19 05:54:13   1387s] WARNING   IMPPP-170            4  The power planner failed to create a wir...
[08/19 05:54:13   1387s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[08/19 05:54:13   1387s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[08/19 05:54:13   1387s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[08/19 05:54:13   1387s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[08/19 05:54:13   1387s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[08/19 05:54:13   1387s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[08/19 05:54:13   1387s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[08/19 05:54:13   1387s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[08/19 05:54:13   1387s] ERROR     IMPTCM-48            5  "%s" is not a legal option for command "...
[08/19 05:54:13   1387s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[08/19 05:54:13   1387s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[08/19 05:54:13   1387s] *** Message Summary: 638 warning(s), 9 error(s)
[08/19 05:54:13   1387s] 
[08/19 05:54:13   1387s] --- Ending "Innovus" (totcpu=0:23:08, real=1:42:50, mem=1691.5M) ---
