/*
 * Toshiba TZ3000 various definitions
 *
 * Copyright (C) 2010,2013,2014 Toshiba Corporation
 */

#ifndef _TZ3000_H_
#define _TZ3000_H_

#define TZ3000_REG_BASE			0x08000000

#include <asm/arch/cpu.h>

/***** TZ3000 GCONF *****/
#define TZ3000_GCONF_BASE		0x00401000
#define TZ3000_GCONF_PINSHARE0		(TZ3000_GCONF_BASE + 0x10)
#define TZ3000_GCONF_PINSHARE1		(TZ3000_GCONF_BASE + 0x14)
#define TZ3000_GCONF_PINSHARE3		(TZ3000_GCONF_BASE + 0x28)

/**** TZ3000 MAILBOX ****/
#define TZ3000_MBOX_BASE		0x080c0000

/***** TZ3000 PMU *****/
#define TZ3000_PMU_BASE			0x00440000
#define TZ3000_PMU_CGON			(TZ3000_PMU_BASE + 0x1000)
#define TZ3000_PMU_CGON_PERI0		(TZ3000_PMU_CGON + 0x020)
#define TZ3000_PMU_CGON_PERI1		(TZ3000_PMU_CGON + 0x024)
#define TZ3000_PMU_CGON_PERI2		(TZ3000_PMU_CGON + 0x028)
#define TZ3000_PMU_CGON_PERI3		(TZ3000_PMU_CGON + 0x02c)
#define TZ3000_PMU_CGON_PERI4		(TZ3000_PMU_CGON + 0x030)
#define TZ3000_PMU_CGON_HSIO		(TZ3000_PMU_CGON + 0x110)
#define TZ3000_PMU_CGON_ETHER		(TZ3000_PMU_CGON + 0x190)
#define TZ3000_PMU_CGON_EMMC		(TZ3000_PMU_CGON + 0x1a0)
#define TZ3000_PMU_CGON_NANDC		(TZ3000_PMU_CGON + 0x1b0)
#define TZ3000_PMU_CGOFF		(TZ3000_PMU_BASE + 0x1400)
#define TZ3000_PMU_CGOFF_PERI0		(TZ3000_PMU_CGOFF + 0x020)
#define TZ3000_PMU_CGOFF_PERI1		(TZ3000_PMU_CGOFF + 0x024)
#define TZ3000_PMU_CGOFF_PERI2		(TZ3000_PMU_CGOFF + 0x028)
#define TZ3000_PMU_CGOFF_PERI3		(TZ3000_PMU_CGOFF + 0x02c)
#define TZ3000_PMU_CGOFF_PERI4		(TZ3000_PMU_CGOFF + 0x030)
#define TZ3000_PMU_CGOFF_HSIO		(TZ3000_PMU_CGOFF + 0x110)
#define TZ3000_PMU_CGOFF_ETHER		(TZ3000_PMU_CGOFF + 0x190)
#define TZ3000_PMU_CGOFF_EMMC		(TZ3000_PMU_CGOFF + 0x1a0)
#define TZ3000_PMU_CGOFF_NANDC		(TZ3000_PMU_CGOFF + 0x1b0)
#define TZ3000_PMU_SRON			(TZ3000_PMU_BASE + 0x1800)
#define TZ3000_PMU_SRON_PERI0		(TZ3000_PMU_SRON + 0x020)
#define TZ3000_PMU_SRON_PERI1		(TZ3000_PMU_SRON + 0x024)
#define TZ3000_PMU_SRON_PERI2		(TZ3000_PMU_SRON + 0x028)
#define TZ3000_PMU_SRON_PERI3		(TZ3000_PMU_SRON + 0x02c)
#define TZ3000_PMU_SRON_PERI4		(TZ3000_PMU_SRON + 0x030)
#define TZ3000_PMU_SRON_HSIO		(TZ3000_PMU_SRON + 0x110)
#define TZ3000_PMU_SRON_ETHER		(TZ3000_PMU_SRON + 0x190)
#define TZ3000_PMU_SRON_EMMC		(TZ3000_PMU_SRON + 0x1a0)
#define TZ3000_PMU_SRON_NANDC		(TZ3000_PMU_SRON + 0x1b0)
#define TZ3000_PMU_SROFF		(TZ3000_PMU_BASE + 0x1c00)
#define TZ3000_PMU_SROFF_PERI0		(TZ3000_PMU_SROFF + 0x020)
#define TZ3000_PMU_SROFF_PERI1		(TZ3000_PMU_SROFF + 0x024)
#define TZ3000_PMU_SROFF_PERI2		(TZ3000_PMU_SROFF + 0x028)
#define TZ3000_PMU_SROFF_PERI3		(TZ3000_PMU_SROFF + 0x02c)
#define TZ3000_PMU_SROFF_PERI4		(TZ3000_PMU_SROFF + 0x030)
#define TZ3000_PMU_SROFF_HSIO		(TZ3000_PMU_SROFF + 0x110)
#define TZ3000_PMU_SROFF_ETHER		(TZ3000_PMU_SROFF + 0x190)
#define TZ3000_PMU_SROFF_EMMC		(TZ3000_PMU_SROFF + 0x1a0)
#define TZ3000_PMU_SROFF_NANDC		(TZ3000_PMU_SROFF + 0x1b0)
#define TZ3000_PMU_PLLCONFIG_PLLCPU_0	(TZ3000_PMU_BASE + 0x4500)
#define TZ3000_PMU_PLLCONFIG_PLLCPU_1	(TZ3000_PMU_BASE + 0x4504)

/***** TZ3000 ECONF *****/
#define TZ3000_ECONF_BASE		0x0b100000
#define TZ3000_ECONF_EMMC_BASE(ch)	\
	(TZ3000_ECONF_BASE + 0x100 + (ch) * 0x100)
#define TZ3000_ECONF_EMMCA_CAP0		(TZ3000_ECONF_BASE + 0x100)
#define TZ3000_ECONF_EMMCA_CAP1		(TZ3000_ECONF_BASE + 0x108)
#define TZ3000_ECONF_USB2PHY_CONFIG0	(TZ3000_ECONF_BASE + 0x600)
#define TZ3000_ECONF_USB2PHY_CONFIG1	(TZ3000_ECONF_BASE + 0x610)
#define TZ3000_ECONF_HSIO_MUX_CTL	(TZ3000_ECONF_BASE + 0x700)

/***** TZ3000 SCOMM *****/
#define TZ3000_SCOMM_BASE		0x00580000
#define TZ3000_BOOTINFO_BASE		(TZ3000_SCOMM_BASE + 0x600)
#define TZ3000_BOOTINFO_BOOTSTATUS	(TZ3000_BOOTINFO_BASE + 0x20)
#define TZ3000_BOOTINFO_BOOTDEVICE	(TZ3000_BOOTINFO_BASE + 0x24)
#define TZ3000_BOOTINFO_MEMSIZE		(TZ3000_BOOTINFO_BASE + 0x30)

/***** TZ3000 UART *****/
#define TZ3000_UART_BASE(x)	(TZ3000_REG_BASE + 0x1000 * (x))

/***** TZ3000 GPIO *****/
#define TZ3000_GPIO_BASE(x)	(TZ3000_REG_BASE + 0x90000 + 0x1000 * (x))

#define TZ3000_GP_CR(x)		(TZ3000_GPIO_BASE(x) + 0x00)
#define TZ3000_GP_DR(x)		(TZ3000_GPIO_BASE(x) + 0x04)
#define TZ3000_GP_ODS(x)	(TZ3000_GPIO_BASE(x) + 0x08)
#define TZ3000_GP_ODC(x)	(TZ3000_GPIO_BASE(x) + 0x0c)
#define TZ3000_GP_SMP(x)	(TZ3000_GPIO_BASE(x) + 0x30)
#define TZ3000_GP_ODR(x)	(TZ3000_GPIO_BASE(x) + 0x34)
#define TZ3000_GP_ODTP(x)	(TZ3000_GPIO_BASE(x) + 0x4c)
#define TZ3000_GP_PUDEN(x)	(TZ3000_GPIO_BASE(x) + 0x50)
#define TZ3000_GP_PUDSEL(x)	(TZ3000_GPIO_BASE(x) + 0x54)
#define TZ3000_GP_INPEN(x)	(TZ3000_GPIO_BASE(x) + 0x58)

/***** TZ3000 SPIC (SPIB0) *****/
#define TZ3000_SPIC_BASE	(TZ3000_REG_BASE + 0x50000)

/***** TZ3000 NANDC *****/
#define TZ3000_HAM_NANDC_BASE	0x0b1d0000

/***** TZ3000 EtherMAC *****/
#define TZ3000_EMAC_BASE	0x0b1c0000

/***** TZ3000 EMMC *****/
#define TZ3000_EMMC_BASE(ch)	(0x0b1e0000 + (ch) * 0x1000)
#define TZ3000_EMMCA_BASE	TZ3000_EMMC_BASE(0)

#define TZ3000_I2C_BASE(ch)	(TZ3000_REG_BASE + 0x10000 + (ch) * 0x1000)

#endif /* _TZ3000_H_ */
