$comment
	File created using the following command:
		vcd file onebitfullcomparator.msim.vcd -direction
$end
$date
	Wed Apr 10 12:17:14 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module onebitfullcomparator_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # Xi $end
$var reg 1 $ Yi $end
$var reg 1 % Zi $end
$var wire 1 & Xo $end
$var wire 1 ' Yo $end
$var wire 1 ( Zo $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 B~combout $end
$var wire 1 1 Xi~combout $end
$var wire 1 2 Yi~combout $end
$var wire 1 3 A~combout $end
$var wire 1 4 inst5~combout $end
$var wire 1 5 inst7~combout $end
$var wire 1 6 Zi~combout $end
$var wire 1 7 inst6~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
1'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
12
03
04
15
06
07
$end
#160000
1!
1#
0$
13
11
02
0)
05
14
0'
1&
#320000
0!
0#
1$
03
01
12
1)
15
04
1'
0&
#480000
1"
1!
1#
0$
10
13
11
02
0)
05
14
0'
1&
#640000
0!
0#
1$
03
01
12
1)
17
04
1(
0&
#800000
1!
1#
0$
13
11
02
0)
07
14
0(
1&
#960000
0"
0!
0#
1$
00
03
01
12
1)
15
04
1'
0&
