#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a0750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a1a70 .scope module, "tb" "tb" 3 33;
 .timescale -12 -12;
L_0x18cffd0 .functor NOT 1, L_0x18d06a0, C4<0>, C4<0>, C4<0>;
L_0x18d0370 .functor XOR 1, L_0x18d0190, L_0x18d0250, C4<0>, C4<0>;
L_0x18d05e0 .functor XOR 1, L_0x18d0370, L_0x18d0480, C4<0>, C4<0>;
v0x18cf400_0 .net *"_ivl_10", 0 0, L_0x18d0480;  1 drivers
v0x18cf500_0 .net *"_ivl_12", 0 0, L_0x18d05e0;  1 drivers
v0x18cf5e0_0 .net *"_ivl_2", 0 0, L_0x18d00c0;  1 drivers
v0x18cf6a0_0 .net *"_ivl_4", 0 0, L_0x18d0190;  1 drivers
v0x18cf780_0 .net *"_ivl_6", 0 0, L_0x18d0250;  1 drivers
v0x18cf8b0_0 .net *"_ivl_8", 0 0, L_0x18d0370;  1 drivers
v0x18cf990_0 .var "clk", 0 0;
v0x18cfa30_0 .net "d", 0 0, v0x18ceb50_0;  1 drivers
v0x18cfad0_0 .net "ena", 0 0, v0x18cec10_0;  1 drivers
v0x18cfb70_0 .net "q_dut", 0 0, v0x18cf100_0;  1 drivers
v0x18cfc40_0 .net "q_ref", 0 0, v0x18ce730_0;  1 drivers
v0x18cfd10_0 .var/2u "stats1", 159 0;
v0x18cfdb0_0 .var/2u "strobe", 0 0;
v0x18cfe50_0 .net "tb_match", 0 0, L_0x18d06a0;  1 drivers
v0x18cff10_0 .net "tb_mismatch", 0 0, L_0x18cffd0;  1 drivers
L_0x18d00c0 .concat [ 1 0 0 0], v0x18ce730_0;
L_0x18d0190 .concat [ 1 0 0 0], v0x18ce730_0;
L_0x18d0250 .concat [ 1 0 0 0], v0x18cf100_0;
L_0x18d0480 .concat [ 1 0 0 0], v0x18ce730_0;
L_0x18d06a0 .cmp/eeq 1, L_0x18d00c0, L_0x18d05e0;
S_0x18a1c00 .scope module, "good1" "reference_module" 3 74, 3 4 0, S_0x18a1a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "q";
v0x189fe50_0 .net "d", 0 0, v0x18ceb50_0;  alias, 1 drivers
v0x189fef0_0 .net "ena", 0 0, v0x18cec10_0;  alias, 1 drivers
v0x18ce730_0 .var "q", 0 0;
E_0x18aab50 .event anyedge, v0x189fef0_0, v0x189fe50_0;
S_0x18ce850 .scope module, "stim1" "stimulus_gen" 3 69, 3 18 0, S_0x18a1a70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "ena";
v0x18cea70_0 .net "clk", 0 0, v0x18cf990_0;  1 drivers
v0x18ceb50_0 .var "d", 0 0;
v0x18cec10_0 .var "ena", 0 0;
E_0x18aad90/0 .event negedge, v0x18cea70_0;
E_0x18aad90/1 .event posedge, v0x18cea70_0;
E_0x18aad90 .event/or E_0x18aad90/0, E_0x18aad90/1;
S_0x18cecb0 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x18a1a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /OUTPUT 1 "q";
v0x18ceee0_0 .net "d", 0 0, v0x18ceb50_0;  alias, 1 drivers
v0x18ceff0_0 .net "ena", 0 0, v0x18cec10_0;  alias, 1 drivers
v0x18cf100_0 .var "q", 0 0;
E_0x18aafe0 .event posedge, v0x189fef0_0;
S_0x18cf200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0x18a1a70;
 .timescale -12 -12;
E_0x18969f0 .event anyedge, v0x18cfdb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18cfdb0_0;
    %nor/r;
    %assign/vec4 v0x18cfdb0_0, 0;
    %wait E_0x18969f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ce850;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18aad90;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x18cec10_0, 0;
    %assign/vec4 v0x18ceb50_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18a1c00;
T_2 ;
    %wait E_0x18aab50;
    %load/vec4 v0x189fef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x189fe50_0;
    %store/vec4 v0x18ce730_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x18cecb0;
T_3 ;
    %wait E_0x18aafe0;
    %load/vec4 v0x18ceff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x18ceee0_0;
    %assign/vec4 v0x18cf100_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x18a1a70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cf990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18cfdb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18a1a70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18cf990_0;
    %inv;
    %store/vec4 v0x18cf990_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18a1a70;
T_6 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18cea70_0, v0x18cff10_0, v0x18cfa30_0, v0x18cfad0_0, v0x18cfc40_0, v0x18cfb70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18a1a70;
T_7 ;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18a1a70;
T_8 ;
    %wait E_0x18aad90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cfd10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18cfd10_0, 4, 32;
    %load/vec4 v0x18cfe50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18cfd10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cfd10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18cfd10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18cfc40_0;
    %load/vec4 v0x18cfc40_0;
    %load/vec4 v0x18cfb70_0;
    %xor;
    %load/vec4 v0x18cfc40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18cfd10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18cfd10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18cfd10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4a/m2014_q4a_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q4a/iter0/response3/top_module.sv";
