// Seed: 735913436
module module_0;
  wire id_2, id_3, id_4, id_5;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  module_0 modCall_1 ();
  assign id_4 = 1;
endmodule
module module_3 (
    input wor id_0,
    input supply1 id_1
);
  tri0 id_3;
  assign id_3 = 1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(negedge id_1 & 1'b0) id_4) if (id_1) id_3 = 1;
  wire id_5, id_6, id_7;
  wire id_8;
  assign id_3 = 1;
endmodule
