<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

</twCmdLine><twDesign>Pico_Toplevel.ncd</twDesign><twDesignPath>Pico_Toplevel.ncd</twDesignPath><twPCF>Pico_Toplevel.pcf</twPCF><twPcfPath>Pico_Toplevel.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twItemLimit>30</twItemLimit><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y4.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y7.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y6.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.462" period="10.000" constraintValue="10.000" deviceLimit="1.538" freqLimit="650.195" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0" locationPin="GTXE2_CHANNEL_X0Y5.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="16" type="MINPERIOD" name="Tgtxper_GTSOUTHREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1" clockNet="PicoFramework/sys_clk_c"/><twPinLimit anchorID="17" type="MINPERIOD" name="Tgtxper_GTREFCLK" slack="8.507" period="10.000" constraintValue="10.000" deviceLimit="1.493" freqLimit="669.792" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0" locationPin="GTXE2_COMMON_X0Y1.GTREFCLK0" clockNet="PicoFramework/sys_clk_c"/></twPinLimitRpt></twConst><twConst anchorID="18" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twConstName><twItemCnt>2975</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2725</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.714</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X137Y210.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.305</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twTotPathDel>0.660</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X140Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y207.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y210.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y210.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.245</twLogDel><twRouteDel>0.415</twRouteDel><twTotDel>0.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1 (SLICE_X142Y207.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.390</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twTotPathDel>0.575</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X140Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y207.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y207.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qrst_drp_start</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y207.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/start_reg1</twBEL></twPathDel><twLogDel>0.225</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3 (SLICE_X143Y248.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.724</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twDest><twTotPathDel>4.241</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X131Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X131Y198.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y247.D1</twSite><twDelType>net</twDelType><twFanCnt>166</twFanCnt><twDelInfo twEdge="twRising">3.344</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y247.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y248.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y248.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>3.671</twRouteDel><twTotDel>4.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.675</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twDest><twTotPathDel>1.290</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y247.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y247.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;4&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y247.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.332</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y247.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y248.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y248.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_FSM_FFd3</twBEL></twPathDel><twLogDel>0.631</twLogDel><twRouteDel>0.659</twRouteDel><twTotDel>1.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_7 (SLICE_X142Y173.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.123</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_7</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y173.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y173.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y173.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qdrp_di&lt;23&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/Mmux_index[2]_GND_48_o_wide_mux_28_OUT141</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_7</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_4 (SLICE_X142Y216.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.137</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_4</twDest><twTotPathDel>0.137</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X143Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y217.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y216.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.096</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y216.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;38&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index[3]_GND_45_o_wide_mux_79_OUT&lt;4&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/di_reg_4</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_15 (SLICE_X145Y205.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_15</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y205.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y205.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;15&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y205.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y205.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di&lt;63&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT71</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_15</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.078</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">PicoFramework/PIPE_DCLK_IN</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="36" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y4.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y0.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y7.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y3.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y2.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y6.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK" locationPin="GTXE2_COMMON_X0Y1.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_DRPCLK" slack="2.286" period="8.000" constraintValue="8.000" deviceLimit="5.714" freqLimit="175.009" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK" locationPin="GTXE2_CHANNEL_X0Y5.DRPCLK" clockNet="PicoFramework/PIPE_DCLK_IN"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="4.000" period="8.000" constraintValue="8.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="46" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="47" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="51" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="52" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="53" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="56" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="63" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="4.970" period="8.000" constraintValue="8.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="64" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twConstName><twItemCnt>9761</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.788</twTotPathDel><twClkSkew dest = "1.329" src = "1.463">0.134</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO4</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXCHBONDI4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.583</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y1.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.583</twRouteDel><twTotDel>3.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType="HSIO">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twTotPathDel>3.536</twTotPathDel><twClkSkew dest = "1.333" src = "1.463">0.130</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="29" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twSrc><twDest BELType='HSIO'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>GTXE2_CHANNEL_X0Y7.RXUSRCLK2</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>GTXE2_CHANNEL_X0Y7.RXCHBONDO1</twSite><twDelType>Tgtxcko_CHBONDO</twDelType><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXCHBONDI1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.331</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>GTXE2_CHANNEL_X0Y2.RXUSRCLK2</twSite><twDelType>Tgtxcck_CHBONDI</twDelType><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i</twBEL></twPathDel><twLogDel>1.205</twLogDel><twRouteDel>2.331</twRouteDel><twTotDel>3.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (SLICE_X143Y152.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.529</twTotPathDel><twClkSkew dest = "1.167" src = "1.292">0.125</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2_1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>PicoFramework/core/N378</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>2.873</twRouteDel><twTotDel>3.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.343</twTotPathDel><twClkSkew dest = "1.167" src = "1.292">0.125</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X145Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y203.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2_1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>PicoFramework/core/N378</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>2.687</twRouteDel><twTotDel>3.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.522</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.289</twTotPathDel><twClkSkew dest = "1.167" src = "1.291">0.124</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y203.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.859</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>2.640</twRouteDel><twTotDel>3.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.546</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew dest = "0.623" src = "0.657">0.034</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X137Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y179.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>PicoFramework/core/N378</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>2.699</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.557</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.253</twTotPathDel><twClkSkew dest = "1.167" src = "1.292">0.125</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y203.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/rst_idle_reg2_1</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_0</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>2.576</twRouteDel><twTotDel>3.253</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.683</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>3.128</twTotPathDel><twClkSkew dest = "1.167" src = "1.291">0.124</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X134Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X134Y203.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>PicoFramework/core/gt_top_i/rate_done_reg2_3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.119</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.770</twTotPathDel><twClkSkew dest = "0.623" src = "0.669">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>2.121</twRouteDel><twTotDel>2.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.256</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.633</twTotPathDel><twClkSkew dest = "0.623" src = "0.669">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X138Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X137Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>PicoFramework/core/rst_idle_reg2_3</twComp></twPathDel><twPathDel><twSite>SLICE_X137Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx5_phy_status</twComp><twBEL>PicoFramework/core/gt_top_i/phy_rdy_n_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.491</twDelInfo><twComp>PicoFramework/core/phy_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.649</twLogDel><twRouteDel>1.984</twRouteDel><twTotDel>2.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.589</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.318</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>1.644</twRouteDel><twTotDel>2.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.619</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.288</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.675</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.629</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.278</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.653</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.254</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.641</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.704</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_0</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.203</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_0</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.590</twRouteDel><twTotDel>2.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.813</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pl_ltssm_state_q_4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>2.094</twTotPathDel><twClkSkew dest = "0.623" src = "0.651">0.028</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pl_ltssm_state_q_4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X137Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X137Y175.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pl_ltssm_state_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y174.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>PicoFramework/core/gt_top_i/pl_ltssm_state_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx4_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/plm_in_l0&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.930</twDelInfo><twComp>PicoFramework/core/gt_top_i/plm_in_l0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.677</twLogDel><twRouteDel>1.417</twRouteDel><twTotDel>2.094</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.663</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twTotPathDel>1.249</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pipe_rx7_valid_gt</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y154.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>PicoFramework/core/pipe_rx7_valid_gt</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_20</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y152.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/_n0097_0</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y152.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>PicoFramework/core/pipe_rx7_status_gt&lt;2&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.679</twRouteDel><twTotDel>1.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0 (SLICE_X144Y198.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg1_0</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twDest><twTotPathDel>0.216</twTotPathDel><twClkSkew dest = "0.793" src = "0.578">-0.215</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg1_0</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y201.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg1&lt;0&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y198.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y198.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rate_in_reg2_0</twBEL></twPathDel><twLogDel>0.053</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.216</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX3STATUS0), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.036</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_0</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.065</twTotPathDel><twClkSkew dest = "0.367" src = "0.338">-0.029</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_0</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X138Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y156.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx3_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_rx_status_q_0</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX3STATUS0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.451</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx3_status&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT3</twDelType><twDelInfo twEdge="twFalling">-0.504</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.386</twLogDel><twRouteDel>0.451</twRouteDel><twTotDel>0.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-593.8</twPctLog><twPctRoute>693.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2ELECIDLE), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.037</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.073</twTotPathDel><twClkSkew dest = "0.367" src = "0.331">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X132Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X132Y167.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx1_status&lt;2&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_elec_idle_q</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.PIPERX2ELECIDLE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pipe_rx2_elec_idle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.PIPECLK</twSite><twDelType>Tpcickc_MGT2</twDelType><twDelInfo twEdge="twFalling">-0.502</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.351</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>-480.8</twPctLog><twPctRoute>580.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="105"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="106" type="MINPERIOD" name="Tpciper_PIPECLK(Fpipeclk)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" locationPin="PCIE_X0Y0.PIPECLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="107" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="108" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="110" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y1.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="113" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y0.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="115" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y4.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="120" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y7.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="125" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y3.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y2.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y2.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="130" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y2.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tgtxper_RXUSRCLK2(Trx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.RXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="133" type="MINPERIOD" name="Tgtxper_TXUSRCLK(Ttx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="134" type="MINPERIOD" name="Tgtxper_TXUSRCLK2(Ttx2)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2" locationPin="GTXE2_CHANNEL_X0Y6.TXUSRCLK2" clockNet="PicoFramework/PIPE_OOBCLK_IN"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tgtxper_RXUSRCLK(Trx)" slack="0.970" period="4.000" constraintValue="4.000" deviceLimit="3.030" freqLimit="330.033" physResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" logResource="PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK" locationPin="GTXE2_CHANNEL_X0Y5.RXUSRCLK" clockNet="PicoFramework/PIPE_OOBCLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>768</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI22), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.016</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_58</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.930</twTotPathDel><twClkSkew dest = "0.137" src = "0.132">-0.005</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_58</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y151.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;59&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_58</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIBDI22</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.164</twRouteDel><twTotDel>1.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI3), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_39</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.953</twTotPathDel><twClkSkew dest = "0.641" src = "0.611">-0.030</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_39</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X120Y164.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;39&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_39</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y33.DIBDI3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y33.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.802</twLogDel><twRouteDel>1.151</twRouteDel><twTotDel>1.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI23), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.018</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>1.928</twTotPathDel><twClkSkew dest = "0.137" src = "0.132">-0.005</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.095" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;59&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIBDI23</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y30.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.162</twRouteDel><twTotDel>1.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI26), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.105</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_62</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>-0.050</twTotPathDel><twClkSkew dest = "0.162" src = "0.107">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_62</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X123Y151.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;59&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_62</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y30.DIBDI26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;62&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y30.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.300</twLogDel><twRouteDel>0.250</twRouteDel><twTotDel>-0.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>600.0</twPctLog><twPctRoute>-500.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMTXRDATA5), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_5</twSrc><twDest BELType="CPU">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twTotPathDel>0.021</twTotPathDel><twClkSkew dest = "0.078" src = "0.066">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_5</twSrc><twDest BELType='CPU'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X125Y151.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;7&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_5</twBEL></twPathDel><twPathDel><twSite>PCIE_X0Y0.MIMTXRDATA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.436</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/n0129&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PCIE_X0Y0.USERCLK</twSite><twDelType>Tpcickd_TXRAM</twDelType><twDelInfo twEdge="twFalling">-0.515</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i</twBEL></twPathDel><twLogDel>-0.415</twLogDel><twRouteDel>0.436</twRouteDel><twTotDel>0.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-1976.2</twPctLog><twPctRoute>2076.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI18), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_18</twSrc><twDest BELType="RAM">PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twTotPathDel>0.130</twTotPathDel><twClkSkew dest = "0.680" src = "0.561">-0.119</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_18</twSrc><twDest BELType='RAM'>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X117Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twSrcClk><twPathDel><twSite>SLICE_X117Y170.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;3&gt;</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_18</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y34.DIBDI18</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.430</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y34.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twComp><twBEL>PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl</twBEL></twPathDel><twLogDel>-0.300</twLogDel><twRouteDel>0.430</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.000">PicoFramework/PIPE_USERCLK1_IN</twDestClk><twPctLog>-230.8</twPctLog><twPctRoute>330.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tpciper_USERCLK(Fuserclk)" slack="0.000" period="2.000" constraintValue="2.000" deviceLimit="2.000" freqLimit="500.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" locationPin="PCIE_X0Y0.USERCLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="151" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y34.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="152" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y34.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y34.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y34.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="155" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y33.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="156" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y33.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="157" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y33.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="158" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y33.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="159" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y31.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y31.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y31.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y31.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL" locationPin="RAMB36_X4Y30.CLKARDCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU" locationPin="RAMB36_X4Y30.CLKARDCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKB" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL" locationPin="RAMB36_X4Y30.CLKBWRCLKL" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="0.161" period="2.000" constraintValue="2.000" deviceLimit="1.839" freqLimit="543.774" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU" locationPin="RAMB36_X4Y30.CLKBWRCLKU" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="167" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="0.591" period="2.000" constraintValue="2.000" deviceLimit="1.409" freqLimit="709.723" physResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" logResource="PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="PicoFramework/ext_clk.pipe_clock_i/userclk1"/><twPinLimit anchorID="168" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_16/CK" locationPin="SLICE_X117Y170.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="169" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_17/CK" locationPin="SLICE_X117Y170.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="170" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_18/CK" locationPin="SLICE_X117Y170.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="171" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q&lt;3&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_19/CK" locationPin="SLICE_X117Y170.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="172" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;7&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_36/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="173" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;7&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_37/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="174" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;7&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_38/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="175" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;7&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_39/CK" locationPin="SLICE_X119Y155.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="176" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;27&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_28/CK" locationPin="SLICE_X119Y157.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="177" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;27&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_29/CK" locationPin="SLICE_X119Y157.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="178" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;27&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_30/CK" locationPin="SLICE_X119Y157.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/><twPinLimit anchorID="179" type="MINLOWPULSE" name="Tcl" slack="1.200" period="2.000" constraintValue="1.000" deviceLimit="0.400" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q&lt;27&gt;/CLK" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_31/CK" locationPin="SLICE_X119Y157.CLK" clockNet="PicoFramework/PIPE_USERCLK1_IN"/></twPinLimitRpt></twConst><twConst anchorID="180" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twConstName><twItemCnt>346027</twItemCnt><twErrCntSetup>865</twErrCntSetup><twErrCntEndPt>865</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>129109</twEndPtCnt><twPathErrCnt>1329</twPathErrCnt><twMinPer>11.958</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng2/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X61Y72.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.654</twSlack><twSrc BELType="FF">UserWrapper/UserModule/sys_rst</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng2/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>2.993</twTotPathDel><twClkSkew dest = "1.418" src = "2.098">0.680</twClkSkew><twDelConst>1.334</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/sys_rst</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng2/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X152Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X152Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y72.SR</twSite><twDelType>net</twDelType><twFanCnt>9273</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y72.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/eng2/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>UserWrapper/UserModule/eng2/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>2.556</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng5/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X149Y117.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.171</twSlack><twSrc BELType="FF">UserWrapper/UserModule/sys_rst</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng5/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>2.475</twTotPathDel><twClkSkew dest = "1.383" src = "2.098">0.715</twClkSkew><twDelConst>1.334</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/sys_rst</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng5/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X152Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X152Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X149Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>9273</twFanCnt><twDelInfo twEdge="twRising">2.038</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X149Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/eng5/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>UserWrapper/UserModule/eng5/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>2.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng4/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X67Y44.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.103</twSlack><twSrc BELType="FF">UserWrapper/UserModule/sys_rst</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng4/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twTotPathDel>2.623</twTotPathDel><twClkSkew dest = "1.599" src = "2.098">0.499</twClkSkew><twDelConst>1.334</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/sys_rst</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng4/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X152Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X152Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y44.SR</twSite><twDelType>net</twDelType><twFanCnt>9273</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y44.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/eng4/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>UserWrapper/UserModule/eng4/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>2.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">s_clk</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/stream_out[8].gen_stream_out/s0_fifo/fifo1 (RAMB36_X4Y53.DIADI7), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/stream_out[8].gen_stream_out/s0_fifo_din_7</twSrc><twDest BELType="RAM">UserWrapper/stream_out[8].gen_stream_out/s0_fifo/fifo1</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew dest = "0.830" src = "0.507">-0.323</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/stream_out[8].gen_stream_out/s0_fifo_din_7</twSrc><twDest BELType='RAM'>UserWrapper/stream_out[8].gen_stream_out/s0_fifo/fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X123Y237.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X123Y237.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>PicoFramework/app/inext_desc_pre_77_BRB2</twComp><twBEL>UserWrapper/stream_out[8].gen_stream_out/s0_fifo_din_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y53.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.492</twDelInfo><twComp>UserWrapper/stream_out[8].gen_stream_out/s0_fifo_din&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y53.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>UserWrapper/stream_out[8].gen_stream_out/s0_fifo/fifo1</twComp><twBEL>UserWrapper/stream_out[8].gen_stream_out/s0_fifo/fifo1</twBEL></twPathDel><twLogDel>-0.169</twLogDel><twRouteDel>0.492</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-52.3</twPctLog><twPctRoute>152.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1 (RAMB36_X4Y47.DIADI24), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/s_out_data_q_24</twSrc><twDest BELType="RAM">PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1</twDest><twTotPathDel>0.118</twTotPathDel><twClkSkew dest = "0.690" src = "0.572">-0.118</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/s_out_data_q_24</twSrc><twDest BELType='RAM'>PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X118Y247.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X118Y247.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>PicoFramework/app/PIO_EP/s_out_data_q&lt;25&gt;</twComp><twBEL>PicoFramework/app/PIO_EP/s_out_data_q_24</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y47.DIADI24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.439</twDelInfo><twComp>PicoFramework/app/PIO_EP/s_out_data_q&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y47.CLKBWRCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1</twComp><twBEL>PicoFramework/app/PIO_EP/wr_data_q_fifo/fifo1</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-272.0</twPctLog><twPctRoute>372.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/stream_in[3].gen_stream_in/s0_fifo/fifo2 (RAMB36_X2Y27.DIADI29), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">UserWrapper/stream_in[3].gen_stream_in/s0_fifo_din_93</twSrc><twDest BELType="RAM">UserWrapper/stream_in[3].gen_stream_in/s0_fifo/fifo2</twDest><twTotPathDel>0.012</twTotPathDel><twClkSkew dest = "0.617" src = "0.605">-0.012</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/stream_in[3].gen_stream_in/s0_fifo_din_93</twSrc><twDest BELType='RAM'>UserWrapper/stream_in[3].gen_stream_in/s0_fifo/fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y142.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>UserWrapper/stream_in[3].gen_stream_in/s0_fifo_din&lt;95&gt;</twComp><twBEL>UserWrapper/stream_in[3].gen_stream_in/s0_fifo_din_93</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y27.DIADI29</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.361</twDelInfo><twComp>UserWrapper/stream_in[3].gen_stream_in/s0_fifo_din&lt;93&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y27.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/stream_in[3].gen_stream_in/s0_fifo/fifo2</twComp><twBEL>UserWrapper/stream_in[3].gen_stream_in/s0_fifo/fifo2</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">s_clk</twDestClk><twPctLog>-2908.3</twPctLog><twPctRoute>3008.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="194" type="MINPERIOD" name="Tpciper_USERCLK2(Fuserclk2)" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" logResource="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" locationPin="PCIE_X0Y0.USERCLK2" clockNet="s_clk"/><twPinLimit anchorID="195" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="196" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_250_300" slack="1.666" period="4.000" constraintValue="2.000" deviceLimit="1.167" physResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" logResource="UserWrapper/UserModule/scg/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="UserWrapper/UserModule/scg/clkin1"/><twPinLimit anchorID="197" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK" locationPin="RAMB18_X4Y88.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="198" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK" locationPin="RAMB18_X4Y88.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="199" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK" locationPin="RAMB18_X4Y87.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="200" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK" locationPin="RAMB18_X4Y87.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="201" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK" locationPin="RAMB18_X4Y89.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="202" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK" locationPin="RAMB18_X4Y89.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="203" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK" locationPin="RAMB18_X4Y90.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="204" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK" locationPin="RAMB18_X4Y90.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="205" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y91.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="206" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y91.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="207" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK" locationPin="RAMB18_X5Y79.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="208" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK" locationPin="RAMB18_X5Y77.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="209" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK" locationPin="RAMB18_X5Y78.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="210" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK" locationPin="RAMB18_X4Y83.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="211" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK" locationPin="RAMB18_X4Y85.CLKARDCLK" clockNet="s_clk"/><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK" locationPin="RAMB18_X4Y85.CLKBWRCLK" clockNet="s_clk"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKL" locationPin="RAMB36_X5Y43.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="214" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKARDCLKU" locationPin="RAMB36_X5Y43.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="215" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKL" locationPin="RAMB36_X5Y43.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="216" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table1/CLKBWRCLKU" locationPin="RAMB36_X5Y43.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="217" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKL" locationPin="RAMB36_X4Y46.CLKARDCLKL" clockNet="s_clk"/><twPinLimit anchorID="218" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKARDCLKU" locationPin="RAMB36_X4Y46.CLKARDCLKU" clockNet="s_clk"/><twPinLimit anchorID="219" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKL" locationPin="RAMB36_X4Y46.CLKBWRCLKL" clockNet="s_clk"/><twPinLimit anchorID="220" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU" logResource="PicoFramework/app/PIO_EP/Mram_istream_desc_table2/CLKBWRCLKU" locationPin="RAMB36_X4Y46.CLKBWRCLKU" clockNet="s_clk"/><twPinLimit anchorID="221" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK" locationPin="RAMB18_X4Y86.RDCLK" clockNet="s_clk"/><twPinLimit anchorID="222" type="MINPERIOD" name="Trper_CLKB" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" logResource="PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK" locationPin="RAMB18_X4Y86.WRCLK" clockNet="s_clk"/><twPinLimit anchorID="223" type="MINPERIOD" name="Trper_CLKA" slack="1.905" period="4.000" constraintValue="4.000" deviceLimit="2.095" freqLimit="477.327" physResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" logResource="PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK" locationPin="RAMB18_X4Y84.RDCLK" clockNet="s_clk"/></twPinLimitRpt></twConst><twConst anchorID="224" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;</twConstName><twItemCnt>1744</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>968</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.594</twMaxDel></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X143Y233.A2), 15 paths
</twPathRptBanner><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathFromToDelay"><twSlack>1.406</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.497</twTotPathDel><twClkSkew dest = "0.100" src = "0.132">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y245.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y245.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>2.034</twRouteDel><twTotDel>2.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathFromToDelay"><twSlack>1.436</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.446</twTotPathDel><twClkSkew dest = "0.616" src = "0.669">0.053</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y241.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>1.983</twRouteDel><twTotDel>2.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathFromToDelay"><twSlack>1.443</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.447</twTotPathDel><twClkSkew dest = "0.616" src = "0.661">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y232.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.920</twRouteDel><twTotDel>2.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathFromToDelay"><twSlack>1.490</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.413</twTotPathDel><twClkSkew dest = "0.100" src = "0.132">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y245.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y245.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>1.953</twRouteDel><twTotDel>2.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathFromToDelay"><twSlack>1.613</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.290</twTotPathDel><twClkSkew dest = "0.100" src = "0.132">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y246.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y246.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>1.911</twRouteDel><twTotDel>2.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathFromToDelay"><twSlack>1.697</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.211</twTotPathDel><twClkSkew dest = "0.100" src = "0.127">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y236.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.857</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathFromToDelay"><twSlack>1.824</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.079</twTotPathDel><twClkSkew dest = "0.100" src = "0.132">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y245.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y245.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y238.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y238.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/inext_desc_pre_102_BRB2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N448</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathFromToDelay"><twSlack>1.900</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>2.005</twTotPathDel><twClkSkew dest = "0.100" src = "0.130">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y240.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.687</twRouteDel><twTotDel>2.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>1.921</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.984</twTotPathDel><twClkSkew dest = "0.100" src = "0.130">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y241.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd20</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.666</twRouteDel><twTotDel>1.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>1.967</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.938</twTotPathDel><twClkSkew dest = "0.100" src = "0.130">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y240.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y238.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd15</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y238.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/app/inext_desc_pre_102_BRB2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N448</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.584</twRouteDel><twTotDel>1.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>2.038</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.867</twTotPathDel><twClkSkew dest = "0.100" src = "0.130">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y240.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>1.867</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>2.315</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.590</twTotPathDel><twClkSkew dest = "0.100" src = "0.130">0.030</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y240.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.279</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>2.355</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.525</twTotPathDel><twClkSkew dest = "0.616" src = "0.671">0.055</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y248.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y248.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd16</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.250</twRouteDel><twTotDel>1.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathFromToDelay"><twSlack>2.605</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew dest = "0.100" src = "0.132">0.032</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y246.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y246.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>1.023</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathFromToDelay"><twSlack>2.734</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twTotPathDel>1.148</twTotPathDel><twClkSkew dest = "0.616" src = "0.669">0.053</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X145Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y240.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y236.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y236.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y233.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n03371</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y233.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;9&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT&lt;0&gt;1</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_0</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.873</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X139Y194.C1), 11 paths
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathFromToDelay"><twSlack>1.445</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.445</twTotPathDel><twClkSkew dest = "0.623" src = "0.668">0.045</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y190.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.979</twRouteDel><twTotDel>2.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathFromToDelay"><twSlack>1.454</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.438</twTotPathDel><twClkSkew dest = "0.623" src = "0.666">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathFromToDelay"><twSlack>1.497</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.395</twTotPathDel><twClkSkew dest = "0.623" src = "0.666">0.043</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X141Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.928</twRouteDel><twTotDel>2.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathFromToDelay"><twSlack>1.508</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.404</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X138Y190.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N404</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.560</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>2.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathFromToDelay"><twSlack>1.896</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y196.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.411</twLogDel><twRouteDel>1.581</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathFromToDelay"><twSlack>1.897</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.992</twTotPathDel><twClkSkew dest = "0.623" src = "0.669">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y193.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.674</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>1.902</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.012</twTotPathDel><twClkSkew dest = "0.107" src = "0.128">0.021</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X139Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y188.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>2.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>1.924</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.988</twTotPathDel><twClkSkew dest = "0.107" src = "0.130">0.023</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X136Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X136Y190.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.416</twLogDel><twRouteDel>1.572</twRouteDel><twTotDel>1.988</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>2.023</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.865</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.511</twRouteDel><twTotDel>1.865</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>2.405</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.483</twTotPathDel><twClkSkew dest = "0.623" src = "0.670">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y194.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate&lt;21&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>1.144</twRouteDel><twTotDel>1.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>2.735</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.154</twTotPathDel><twClkSkew dest = "0.623" src = "0.669">0.046</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X140Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y192.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y193.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y193.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X139Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X139Y194.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.879</twRouteDel><twTotDel>1.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel (SLICE_X143Y234.A4), 11 paths
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathFromToDelay"><twSlack>1.474</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.430</twTotPathDel><twClkSkew dest = "0.101" src = "0.132">0.031</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y245.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y245.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd9</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>1.967</twRouteDel><twTotDel>2.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathFromToDelay"><twSlack>1.504</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.379</twTotPathDel><twClkSkew dest = "0.617" src = "0.669">0.052</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X144Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X144Y241.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>1.916</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathFromToDelay"><twSlack>1.511</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.380</twTotPathDel><twClkSkew dest = "0.617" src = "0.661">0.044</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X145Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X145Y232.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd14</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>1.853</twRouteDel><twTotDel>2.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathFromToDelay"><twSlack>1.558</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.346</twTotPathDel><twClkSkew dest = "0.101" src = "0.132">0.031</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X143Y245.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y245.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/N452</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>1.886</twRouteDel><twTotDel>2.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathFromToDelay"><twSlack>1.681</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.223</twTotPathDel><twClkSkew dest = "0.101" src = "0.132">0.031</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X140Y246.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X140Y246.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/ratedone</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd21</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.379</twLogDel><twRouteDel>1.844</twRouteDel><twTotDel>2.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathFromToDelay"><twSlack>1.765</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>2.144</twTotPathDel><twClkSkew dest = "0.101" src = "0.127">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X142Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y236.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.790</twRouteDel><twTotDel>2.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathFromToDelay"><twSlack>1.968</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.938</twTotPathDel><twClkSkew dest = "0.101" src = "0.130">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y240.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>1.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathFromToDelay"><twSlack>1.989</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.917</twTotPathDel><twClkSkew dest = "0.101" src = "0.130">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X141Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y241.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd20</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>1.599</twRouteDel><twTotDel>1.917</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathFromToDelay"><twSlack>2.106</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.800</twTotPathDel><twClkSkew dest = "0.101" src = "0.130">0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X143Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y240.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y239.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y239.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm__n033711</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>2.761</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>1.148</twTotPathDel><twClkSkew dest = "0.101" src = "0.127">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X142Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X142Y236.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.373</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>2.938</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twTotPathDel>0.971</twTotPathDel><twClkSkew dest = "0.101" src = "0.127">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.108" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.065</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X143Y236.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X143Y236.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y236.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_FSM_FFd7</twComp></twPathDel><twPathDel><twSite>SLICE_X142Y236.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start&lt;1&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o11111</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y234.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_gen3_exit_Select_89_o1111</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y234.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>PicoFramework/PIPE_PCLK_SEL_OUT&lt;3&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm[23]_pclk_sel_Select_104_o</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/pclk_sel</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>0.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4 (SLICE_X138Y201.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="299"><twSlack>0.032</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllpd</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twDest><twClkSkew dest = "0.784" src = "0.592">0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllpd</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X139Y197.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X139Y197.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/qpllpd</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y201.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X138Y201.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.037</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1&lt;7&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_4</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (SLICE_X138Y200.A6), 1 path
</twPathRptBanner><twRacePath anchorID="300"><twSlack>0.040</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rst_idle_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twClkSkew dest = "0.784" src = "0.592">0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rst_idle_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X136Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X136Y198.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rxresetdone_reg2_3</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rst_idle_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X138Y200.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/rst_idle_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X138Y200.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.059</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle&lt;5&gt;</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd19</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.146</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (SLICE_X143Y200.A5), 1 path
</twPathRptBanner><twRacePath anchorID="301"><twSlack>0.048</twSlack><twSrc BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/cplllock_reg2</twSrc><twDest BELType="FF">PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twDest><twClkSkew dest = "0.784" src = "0.592">0.192</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/cplllock_reg2</twSrc><twDest BELType='FF'>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X141Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twSrcClk><twPathDel><twSite>SLICE_X141Y198.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/phystatus_reg2</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/cplllock_reg2</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y200.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/cplllock_reg2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X143Y200.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twComp><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11_rstpot</twBEL><twBEL>PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/fsm_FSM_FFd11</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.180</twRouteDel><twTotDel>0.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">PicoFramework/PIPE_OOBCLK_IN</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="302" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.778</twMinPer></twConstHead><twPinLimitRpt anchorID="303"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="304" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="305" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="306" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_400_450" slack="0.722" period="2.500" constraintValue="1.250" deviceLimit="0.889" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="307" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_400_450" slack="0.722" period="2.500" constraintValue="1.250" deviceLimit="0.889" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="308" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="1.429" period="2.500" constraintValue="2.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="309" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" locationPin="PLLE2_ADV_X1Y1.CLKOUT3" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="310" type="MINPERIOD" name="Tpllper_CLKFB" slack="6.429" period="7.500" constraintValue="7.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" locationPin="PLLE2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout"/><twPinLimit anchorID="311" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="22.929" period="24.000" constraintValue="24.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" locationPin="PLLE2_ADV_X1Y1.CLKOUT2" clockNet="mig_DDR3_0/sync_pulse"/><twPinLimit anchorID="312" type="MAXPERIOD" name="Tpllper_CLKIN" slack="50.133" period="2.500" constraintValue="2.500" deviceLimit="52.633" freqLimit="18.999" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKIN1" locationPin="PLLE2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/mmcm_clk"/><twPinLimit anchorID="313" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="136.000" period="24.000" constraintValue="24.000" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT2" locationPin="PLLE2_ADV_X1Y1.CLKOUT2" clockNet="mig_DDR3_0/sync_pulse"/><twPinLimit anchorID="314" type="MAXPERIOD" name="Tpllper_CLKFB" slack="152.500" period="7.500" constraintValue="7.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKFBOUT" locationPin="PLLE2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clkfbout"/><twPinLimit anchorID="315" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="154.000" period="6.000" constraintValue="6.000" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT3" locationPin="PLLE2_ADV_X1Y1.CLKOUT3" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="316" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="158.500" period="1.500" constraintValue="1.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="317" type="MAXPERIOD" name="Tpllper_CLKOUT" slack="158.500" period="1.500" constraintValue="1.500" deviceLimit="160.000" freqLimit="6.250" physResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="mig_DDR3_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="318" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="319"><twPinLimitBanner>Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="320" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="321" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y40.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="322" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="323" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y14.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="324" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="325" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y42.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="326" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="327" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y35.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="328" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="329" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y134.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="330" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="331" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y114.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="332" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="333" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y29.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="334" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="335" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y24.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="336" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="337" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y33.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="338" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="339" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y16.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="340" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="341" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y18.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="342" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="343" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y1.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="344" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="345" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y124.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="346" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="347" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="348" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="349" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y147.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="350" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.374</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (SLICE_X111Y184.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathFromToDelay"><twSlack>17.626</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>2.374</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathFromToDelay"><twSlack>17.626</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y184.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.304</twRouteDel><twTotDel>2.374</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4 (SLICE_X111Y183.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathFromToDelay"><twSlack>17.627</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>2.373</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathFromToDelay"><twSlack>17.627</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y183.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>2.373</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7 (SLICE_X113Y182.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathFromToDelay"><twSlack>17.627</twSlack><twSrc BELType="PAD">clk_400_p</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_p</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>clk_400_p</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>2.373</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathFromToDelay"><twSlack>17.627</twSlack><twSrc BELType="PAD">clk_400_n</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk_400_n</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>clk_400_n</twComp><twBEL>clk_400_n</twBEL><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>clk_400_p</twComp><twBEL>mig_DDR3_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>mig_DDR3_0/mmcm_clk</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.077</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.918</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.130</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y4.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>mig_DDR3_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>7045</twFanCnt><twDelInfo twEdge="twRising">1.237</twDelInfo><twComp>c0_clk</twComp></twPathDel><twLogDel>-2.930</twLogDel><twRouteDel>5.303</twRouteDel><twTotDel>2.373</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP
        &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7 (SLICE_X113Y182.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="363"><twSlack>0.506</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_5</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_5</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X125Y195.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>temp&lt;3&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.424</twDelInfo><twComp>temp&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y182.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;7&gt;</twComp><twBEL>temp&lt;5&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7</twBEL></twPathDel><twLogDel>0.082</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (SLICE_X112Y182.D5), 1 path
</twPathRptBanner><twRacePath anchorID="364"><twSlack>0.555</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_8</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_8</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X131Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X131Y194.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>temp&lt;9&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y182.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>temp&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y182.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;10&gt;</twComp><twBEL>temp&lt;8&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2 (SLICE_X112Y179.D5), 1 path
</twPathRptBanner><twRacePath anchorID="365"><twSlack>0.562</twSlack><twSrc BELType="FF">PicoFramework/app/SystemMonitor/temp_0</twSrc><twDest BELType="FF">mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PicoFramework/app/SystemMonitor/temp_0</twSrc><twDest BELType='FF'>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising">PicoFramework/app/SystemMonitor/PicoClkCnt_5_BUFG</twSrcClk><twPathDel><twSite>SLICE_X125Y195.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>temp&lt;3&gt;</twComp><twBEL>PicoFramework/app/SystemMonitor/temp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y179.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>temp&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X112Y179.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r5&lt;2&gt;</twComp><twBEL>temp&lt;0&gt;_rt</twBEL><twBEL>mig_DDR3_0/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_2</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.507</twRouteDel><twTotDel>0.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twDestClk><twPctLog>9.8</twPctLog><twPctRoute>90.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="366" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twConstName><twItemCnt>126513393</twItemCnt><twErrCntSetup>3116</twErrCntSetup><twErrCntEndPt>3117</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>353863</twEndPtCnt><twPathErrCnt>3118</twPathErrCnt><twMinPer>15.577</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst_REPLICA_10 (SLICE_X52Y281.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.782</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst_REPLICA_10</twDest><twTotPathDel>2.900</twTotPathDel><twClkSkew dest = "1.399" src = "1.299">-0.100</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst_REPLICA_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X143Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y281.SR</twSite><twDelType>net</twDelType><twFanCnt>422</twFanCnt><twDelInfo twEdge="twRising">2.490</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y281.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_REPLICA_10</twComp><twBEL>UserWrapper/UserModule/sys_rst_REPLICA_10</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>2.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst_REPLICA_16 (SLICE_X96Y322.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.775</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst_REPLICA_16</twDest><twTotPathDel>3.032</twTotPathDel><twClkSkew dest = "1.538" src = "1.299">-0.239</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst_REPLICA_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X143Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y322.SR</twSite><twDelType>net</twDelType><twFanCnt>422</twFanCnt><twDelInfo twEdge="twRising">2.631</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y322.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>UserWrapper/UserModule/sys_rst_REPLICA_16</twComp><twBEL>UserWrapper/UserModule/sys_rst_REPLICA_16</twBEL></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/sys_rst (SLICE_X152Y5.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.702</twSlack><twSrc BELType="FF">PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType="FF">UserWrapper/UserModule/sys_rst</twDest><twTotPathDel>3.356</twTotPathDel><twClkSkew dest = "1.935" src = "1.299">-0.636</twClkSkew><twDelConst>1.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.249" fPhaseErr="0.185" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.315</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>PicoFramework/app/PIO_EP/rst_q3</twSrc><twDest BELType='FF'>UserWrapper/UserModule/sys_rst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X143Y193.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.000">s_clk</twSrcClk><twPathDel><twSite>SLICE_X143Y193.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>s_rst</twComp><twBEL>PicoFramework/app/PIO_EP/rst_q3</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>422</twFanCnt><twDelInfo twEdge="twRising">2.946</twDelInfo><twComp>s_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>UserWrapper/UserModule/sys_rst</twComp><twBEL>UserWrapper/UserModule/sys_rst</twBEL></twPathDel><twLogDel>0.410</twLogDel><twRouteDel>2.946</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB18_X5Y59.ADDRARDADDR10), 1 path
</twPathRptBanner><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twSrc><twDest BELType="RAM">UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.234</twTotPathDel><twClkSkew dest = "0.827" src = "0.530">-0.297</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X132Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X132Y154.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X5Y59.ADDRARDADDR10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X5Y59.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[2].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.040</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>-17.1</twPctLog><twPctRoute>117.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y48.DIADI26), 1 path
</twPathRptBanner><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng6/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_101</twSrc><twDest BELType="RAM">UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.046</twTotPathDel><twClkSkew dest = "0.109" src = "0.064">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng6/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_101</twSrc><twDest BELType='RAM'>UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y241.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/eng6/cell_score_threshold_sih2ec&lt;7&gt;</twComp><twBEL>UserWrapper/UserModule/eng6/sih/sdsb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_101</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y48.DIADI26</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>UserWrapper/UserModule/eng6/cell_score_threshold_sih2ec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y48.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.055</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>-119.6</twPctLog><twPctRoute>219.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/UserModule/eng3/ec/T_sreg&lt;26&gt;_0 (SLICE_X113Y304.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/UserModule/eng3/ec/T_sreg&lt;27&gt;_0</twSrc><twDest BELType="FF">UserWrapper/UserModule/eng3/ec/T_sreg&lt;26&gt;_0</twDest><twTotPathDel>0.297</twTotPathDel><twClkSkew dest = "0.779" src = "0.483">-0.296</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UserWrapper/UserModule/eng3/ec/T_sreg&lt;27&gt;_0</twSrc><twDest BELType='FF'>UserWrapper/UserModule/eng3/ec/T_sreg&lt;26&gt;_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y299.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X113Y299.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>UserWrapper/UserModule/eng3/ec/T_sreg&lt;27&gt;_1</twComp><twBEL>UserWrapper/UserModule/eng3/ec/T_sreg&lt;27&gt;_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y304.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.229</twDelInfo><twComp>UserWrapper/UserModule/eng3/ec/T_sreg&lt;27&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y304.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>UserWrapper/UserModule/eng3/ec/T_sreg&lt;26&gt;_1</twComp><twBEL>UserWrapper/UserModule/eng3/ec/Mmux_T_sreg[26][0]_ref_seq_block_in[52]_MUX_5952_o11</twBEL><twBEL>UserWrapper/UserModule/eng3/ec/T_sreg&lt;26&gt;_0</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.229</twRouteDel><twTotDel>0.297</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">UserWrapper/c0_axi_clk&lt;1&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="379"><twPinLimitBanner>Component Switching Limit Checks: TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP
        &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="380" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y78.RDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="381" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[9].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y78.WRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="382" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y51.CLKARDCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="383" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y51.CLKARDCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="384" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y51.CLKBWRCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="385" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y51.CLKBWRCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="386" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y50.CLKARDCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="387" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y50.CLKARDCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="388" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y50.CLKBWRCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="389" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y50.CLKBWRCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="390" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X1Y48.CLKARDCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="391" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X1Y48.CLKARDCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="392" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X1Y48.CLKBWRCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="393" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X1Y48.CLKBWRCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="394" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X0Y48.CLKARDCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="395" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X0Y48.CLKARDCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="396" type="MINPERIOD" name="Trper_CLKB" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X0Y48.CLKBWRCLKL" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="397" type="MINPERIOD" name="Trper_CLK_RF(FMAX_BRAM_RF_PERFORMANCE)" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="UserWrapper/UserModule/eng6/ec/qsbram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X0Y48.CLKBWRCLKU" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="398" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng3/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng3/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y126.RDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="399" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng3/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng3/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y126.WRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="400" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y49.CLKARDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="401" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng1/swa/inter_ref_block_fifo_gen[15].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y49.CLKBWRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="402" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng7/swa/inter_ref_block_fifo_gen[5].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng7/swa/inter_ref_block_fifo_gen[5].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y31.CLKARDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="403" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng7/swa/inter_ref_block_fifo_gen[5].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng7/swa/inter_ref_block_fifo_gen[5].irbf_E/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y31.CLKBWRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="404" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng9/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng9/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y99.CLKARDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="405" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng9/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng9/swa/inter_ref_block_fifo_gen[11].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y99.CLKBWRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="406" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[1].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[1].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y105.CLKARDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="407" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[1].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng0/swa/inter_ref_block_fifo_gen[1].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X4Y105.CLKBWRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="408" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="UserWrapper/UserModule/eng6/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X1Y124.RDCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/><twPinLimit anchorID="409" type="MINPERIOD" name="Trper_CLKA" slack="4.571" period="6.666" constraintValue="6.666" deviceLimit="2.095" freqLimit="477.327" physResource="UserWrapper/UserModule/eng6/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" logResource="UserWrapper/UserModule/eng6/swa/inter_ref_block_fifo_gen[4].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X1Y124.WRCLK" clockNet="UserWrapper/c0_axi_clk&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="410" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="411"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="412" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.000" period="6.000" constraintValue="3.000" deviceLimit="1.500" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="413" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_150_200" slack="3.000" period="6.000" constraintValue="3.000" deviceLimit="1.500" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="414" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="415" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="4.929" period="6.000" constraintValue="6.000" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i"/><twPinLimit anchorID="416" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="94.000" period="6.000" constraintValue="6.000" deviceLimit="100.000" freqLimit="10.000" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="mig_DDR3_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="417" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="207.360" period="6.000" constraintValue="6.000" deviceLimit="213.360" freqLimit="4.687" physResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" logResource="mig_DDR3_0/u_ddr3_infrastructure/mmcm_i/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="mig_DDR3_0/u_ddr3_infrastructure/clk_pll_i"/></twPinLimitRpt></twConst><twConst anchorID="418" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.072</twMinPer></twConstHead><twPinLimitRpt anchorID="419"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400
        / 1.66666667 PHASE 1.40625 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="420" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="421" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="422" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="423" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="424" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="425" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="426" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y3.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="427" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y10.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="428" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="429" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y0.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="430" type="MINPERIOD" name="Tpopper_FRQ" slack="0.428" period="1.500" constraintValue="1.500" deviceLimit="1.072" freqLimit="932.836" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y9.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="431" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="432" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="433" type="MINPERIOD" name="Tphrper_CLKIN" slack="0.429" period="1.500" constraintValue="1.500" deviceLimit="1.071" freqLimit="933.707" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y1.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="434" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="435" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="436" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="437" type="MINLOWPULSE" name="Tphrpwl" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="438" type="MINHIGHPULSE" name="Tphrpwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y2.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="439" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y3.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="440" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y11.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="441" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="442" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y9.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="443" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="444" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="445" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="446" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y0.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="447" type="MINHIGHPULSE" name="Tpippwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK" locationPin="PHASER_IN_PHY_X1Y8.FREQREFCLK" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="448" type="MINLOWPULSE" name="Tphrpwl" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/><twPinLimit anchorID="449" type="MINHIGHPULSE" name="Tphrpwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phaser_ref_i/CLKIN" locationPin="PHASER_REF_X1Y0.CLKIN" clockNet="mig_DDR3_0/freq_refclk"/></twPinLimitRpt></twConst><twConst anchorID="450" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /         1.66666667 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="451"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /
        1.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="452" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="453" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="454" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="455" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="456" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="457" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="458" type="MINLOWPULSE" name="Tpctpwl" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="459" type="MINHIGHPULSE" name="Tpctpwh" slack="0.430" period="1.500" constraintValue="0.750" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="460" type="MINPERIOD" name="Tpct_MCLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="461" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="462" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="463" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y5.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="464" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="465" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="466" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y8.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="467" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y3.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="468" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y10.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="469" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="470" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="471" type="MINHIGHPULSE" name="Tpoppwh" slack="0.536" period="1.500" constraintValue="0.750" deviceLimit="0.482" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK" locationPin="PHASER_OUT_PHY_X1Y9.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="472" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 6.25%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.560</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="473"><twConstPath anchorID="474" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.914</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.191</twTotPathDel><twClkSkew dest = "0.644" src = "0.488">-0.156</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.607</twRouteDel><twTotDel>1.191</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="475"><twConstPath anchorID="476" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.929</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.175</twTotPathDel><twClkSkew dest = "0.643" src = "0.488">-0.155</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>1.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.991</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.958</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>24.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.584</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>61.0</twPctLog><twPctRoute>39.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="479"><twConstPath anchorID="480" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.375" src = "0.205">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y0.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.273</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y0.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="481"><twConstPath anchorID="482" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.372" src = "0.205">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="483"><twConstPath anchorID="484" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.656">mig_DDR3_0/mem_refclk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="485"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /
        0.104166667 PHASE 0.65625 ns HIGH 6.25%;</twPinLimitBanner><twPinLimit anchorID="486" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="487" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="488" type="MINHIGHPULSE" name="Tpctpwh" slack="15.440" period="24.000" constraintValue="1.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="489" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="490" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="491" type="MINPERIOD" name="Tpct_MCLK" slack="22.930" period="24.000" constraintValue="24.000" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="492" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y0.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="493" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/><twPinLimit anchorID="494" type="MINLOWPULSE" name="Tpctpwl" slack="23.429" period="24.000" constraintValue="22.500" deviceLimit="0.535" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="mig_DDR3_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="495" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twConstName><twItemCnt>746211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>94487</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.983</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (OUT_FIFO_X1Y11.D72), 19 paths
</twPathRptBanner><twPathRpt anchorID="496"><twConstPath anchorID="497" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_41</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>5.758</twTotPathDel><twClkSkew dest = "1.131" src = "1.297">0.166</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_41</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X107Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y81.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.890</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_41</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>5.126</twRouteDel><twTotDel>5.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="498"><twConstPath anchorID="499" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_187</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>5.455</twTotPathDel><twClkSkew dest = "1.131" src = "1.282">0.151</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_187</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X82Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X82Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_187</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_buf_out_data_187</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y81.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/wr_buf_out_data_187</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>4.787</twRouteDel><twTotDel>5.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="500"><twConstPath anchorID="501" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.502</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>5.172</twTotPathDel><twClkSkew dest = "1.131" src = "1.398">0.267</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X147Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X147Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>4.497</twRouteDel><twTotDel>5.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="502"><twConstPath anchorID="503" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.069</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "1.131" src = "1.300">0.169</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X111Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X111Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;2&gt;_8</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;2&gt;_6</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="504"><twConstPath anchorID="505" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.256</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_187</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.531</twTotPathDel><twClkSkew dest = "1.131" src = "1.285">0.154</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_187</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata&lt;187&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata_187</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y81.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_wrdata&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata&lt;187&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>4.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="506"><twConstPath anchorID="507" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.259</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147010_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.529</twTotPathDel><twClkSkew dest = "1.131" src = "1.284">0.153</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147010_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X99Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y85.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147010&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147010_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147010&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.854</twRouteDel><twTotDel>4.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="508"><twConstPath anchorID="509" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.260</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.512</twTotPathDel><twClkSkew dest = "1.131" src = "1.300">0.169</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X109Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X109Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;1&gt;_8</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;1&gt;_7</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.837</twRouteDel><twTotDel>4.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="510"><twConstPath anchorID="511" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.341</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147018_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.435</twTotPathDel><twClkSkew dest = "1.131" src = "1.296">0.165</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147018_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X109Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X109Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147018&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147018_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.760</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147018&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.760</twRouteDel><twTotDel>4.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="512"><twConstPath anchorID="513" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.284</twTotPathDel><twClkSkew dest = "1.131" src = "1.289">0.158</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X108Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X108Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X117Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147014&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X117Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147022&lt;39&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.335</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>3.573</twRouteDel><twTotDel>4.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="514"><twConstPath anchorID="515" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.710</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147016_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.070</twTotPathDel><twClkSkew dest = "1.131" src = "1.292">0.161</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147016_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X102Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X102Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147016&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147016_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147016&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.711</twLogDel><twRouteDel>3.359</twRouteDel><twTotDel>4.070</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.715</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>4.057</twTotPathDel><twClkSkew dest = "1.131" src = "1.300">0.169</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X109Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X109Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;1&gt;_8</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_1_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;1&gt;_7</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.382</twRouteDel><twTotDel>4.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="518"><twConstPath anchorID="519" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.780</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.992</twTotPathDel><twClkSkew dest = "1.131" src = "1.300">0.169</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X111Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X111Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;2&gt;_8</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;2&gt;_6</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.317</twRouteDel><twTotDel>3.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="520"><twConstPath anchorID="521" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.840</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147020_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.933</twTotPathDel><twClkSkew dest = "1.131" src = "1.299">0.168</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147020_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X107Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X107Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147020&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147020_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147020&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.258</twRouteDel><twTotDel>3.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="522"><twConstPath anchorID="523" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.931</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.843</twTotPathDel><twClkSkew dest = "1.131" src = "1.298">0.167</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X105Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X105Y98.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.168</twRouteDel><twTotDel>3.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="524"><twConstPath anchorID="525" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.960</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147012_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.820</twTotPathDel><twClkSkew dest = "1.131" src = "1.292">0.161</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147012_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X101Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147012&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147012_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y98.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147012&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147024&lt;56&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out541</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out54</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>3.145</twRouteDel><twTotDel>3.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="526"><twConstPath anchorID="527" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.860</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147026_58</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.107</twTotPathDel><twClkSkew dest = "0.692" src = "0.666">-0.026</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147026_58</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X122Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X122Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147026&lt;59&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147026_58</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.774</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/_o147026&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="528"><twConstPath anchorID="529" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.908</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>3.054</twTotPathDel><twClkSkew dest = "0.692" src = "0.671">-0.021</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X133Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X133Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;3&gt;_4</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_3_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;3&gt;_3</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>2.422</twRouteDel><twTotDel>3.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="530"><twConstPath anchorID="531" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.034</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>2.931</twTotPathDel><twClkSkew dest = "0.692" src = "0.668">-0.024</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X131Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;0&gt;_4</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr&lt;0&gt;_3</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out543</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out542</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>2.299</twRouteDel><twTotDel>2.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="532"><twConstPath anchorID="533" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.574</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_10</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twTotPathDel>2.395</twTotPathDel><twClkSkew dest = "0.692" src = "0.664">-0.028</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_10</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X123Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X123Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty&lt;0&gt;_12</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y109.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty&lt;0&gt;_10</twComp></twPathDel><twPathDel><twSite>SLICE_X122Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/stream_in[5].gen_stream_in/s0_fifo_din&lt;27&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/Mmux_d_out544</twBEL></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.D72</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/pre_fifo_dout&lt;58&gt;</twComp></twPathDel><twPathDel><twSite>OUT_FIFO_X1Y11.WRCLK</twSite><twDelType>Toffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twLogDel>0.589</twLogDel><twRouteDel>1.806</twRouteDel><twTotDel>2.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3 (SLICE_X49Y204.SR), 33 paths
</twPathRptBanner><twPathRpt anchorID="534"><twConstPath anchorID="535" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.847</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.952</twRouteDel><twTotDel>5.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="536"><twConstPath anchorID="537" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.691</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.651</twRouteDel><twTotDel>5.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="538"><twConstPath anchorID="539" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.668</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X131Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y188.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="540"><twConstPath anchorID="541" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.620</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.580</twRouteDel><twTotDel>5.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.579</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>5.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="544"><twConstPath anchorID="545" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.512</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>4.475</twRouteDel><twTotDel>5.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="546"><twConstPath anchorID="547" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.531</twTotPathDel><twClkSkew dest = "1.027" src = "1.105">0.078</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X97Y210.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.636</twRouteDel><twTotDel>5.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="548"><twConstPath anchorID="549" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.527</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.632</twRouteDel><twTotDel>5.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="550"><twConstPath anchorID="551" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.431</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.536</twRouteDel><twTotDel>5.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="552"><twConstPath anchorID="553" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.430</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.535</twRouteDel><twTotDel>5.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="554"><twConstPath anchorID="555" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.388</twTotPathDel><twClkSkew dest = "0.606" src = "0.581">-0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y218.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.457</twRouteDel><twTotDel>5.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="556"><twConstPath anchorID="557" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.601</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.021</twTotPathDel><twClkSkew dest = "1.134" src = "1.453">0.319</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_rdy</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y139.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng7/ref_seq_block_rr2ec&lt;255&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/mc_app_rdy_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/mc_app_rdy_1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.126</twRouteDel><twTotDel>5.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="558"><twConstPath anchorID="559" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.899</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>5.067</twTotPathDel><twClkSkew dest = "0.606" src = "0.581">-0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y218.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.136</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="560"><twConstPath anchorID="561" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.955</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.729</twTotPathDel><twClkSkew dest = "1.134" src = "1.391">0.257</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd&lt;0&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>4.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="562"><twConstPath anchorID="563" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.414</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.449</twTotPathDel><twClkSkew dest = "1.134" src = "1.212">0.078</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y168.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.518</twRouteDel><twTotDel>4.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="564"><twConstPath anchorID="565" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.564</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.296</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="566"><twConstPath anchorID="567" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.578</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.293</twTotPathDel><twClkSkew dest = "1.134" src = "1.204">0.070</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y174.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/next_pending_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.362</twRouteDel><twTotDel>4.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.690</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.181</twTotPathDel><twClkSkew dest = "1.134" src = "1.204">0.070</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/next_pending_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>4.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="570"><twConstPath anchorID="571" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.723</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>3.257</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="572"><twConstPath anchorID="573" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>4.136</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>4.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="574"><twConstPath anchorID="575" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.871</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>3.989</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y164.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>3.139</twRouteDel><twTotDel>3.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="576"><twConstPath anchorID="577" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.047</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>3.819</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.CX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>2.920</twRouteDel><twTotDel>3.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="578"><twConstPath anchorID="579" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.124</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>3.736</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y164.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>2.886</twRouteDel><twTotDel>3.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="580"><twConstPath anchorID="581" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.086</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>2.780</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>2.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="582"><twConstPath anchorID="583" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.208</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>2.658</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>2.052</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="584"><twConstPath anchorID="585" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.132</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>1.784</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;6&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="586"><twConstPath anchorID="587" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.230</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>1.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y204.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>1.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="588"><twConstPath anchorID="589" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.234</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>1.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="590"><twConstPath anchorID="591" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.254</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>1.539</twTotPathDel><twClkSkew dest = "1.134" src = "1.282">0.148</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;2&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="592"><twConstPath anchorID="593" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.329</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew dest = "0.606" src = "0.655">0.049</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y204.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4 (SLICE_X49Y204.SR), 33 paths
</twPathRptBanner><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.847</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.952</twRouteDel><twTotDel>5.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="596"><twConstPath anchorID="597" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.091</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.691</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.651</twRouteDel><twTotDel>5.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="598"><twConstPath anchorID="599" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.668</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X131Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X131Y188.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="600"><twConstPath anchorID="601" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.620</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.580</twRouteDel><twTotDel>5.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="602"><twConstPath anchorID="603" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.579</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>5.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="604"><twConstPath anchorID="605" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.512</twTotPathDel><twClkSkew dest = "1.134" src = "1.293">0.159</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X129Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X129Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.D5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>1.037</twLogDel><twRouteDel>4.475</twRouteDel><twTotDel>5.512</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="606"><twConstPath anchorID="607" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.332</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.531</twTotPathDel><twClkSkew dest = "1.027" src = "1.105">0.078</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X97Y210.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;4&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.636</twRouteDel><twTotDel>5.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="608"><twConstPath anchorID="609" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.527</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.632</twRouteDel><twTotDel>5.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="610"><twConstPath anchorID="611" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.433</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.431</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.536</twRouteDel><twTotDel>5.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="612"><twConstPath anchorID="613" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.434</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.430</twTotPathDel><twClkSkew dest = "1.027" src = "1.104">0.077</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X99Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X99Y211.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X112Y194.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X112Y194.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read&lt;1&gt;_41</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/fifo_full</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/r_full</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.535</twRouteDel><twTotDel>5.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="614"><twConstPath anchorID="615" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.388</twTotPathDel><twClkSkew dest = "0.606" src = "0.581">-0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y218.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.380</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.457</twRouteDel><twTotDel>5.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="616"><twConstPath anchorID="617" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.601</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.021</twTotPathDel><twClkSkew dest = "1.134" src = "1.453">0.319</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X49Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_rdy</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y139.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y139.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng7/ref_seq_block_rr2ec&lt;255&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/mc_app_rdy_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/mc_app_rdy_1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.895</twLogDel><twRouteDel>4.126</twRouteDel><twTotDel>5.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="618"><twConstPath anchorID="619" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.899</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>5.067</twTotPathDel><twClkSkew dest = "0.606" src = "0.581">-0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y218.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y218.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>4.136</twRouteDel><twTotDel>5.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.955</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.729</twTotPathDel><twClkSkew dest = "1.134" src = "1.391">0.257</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd&lt;0&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rnw_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C5</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/app_cmd&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.877</twRouteDel><twTotDel>4.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="622"><twConstPath anchorID="623" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.414</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.449</twTotPathDel><twClkSkew dest = "1.134" src = "1.212">0.078</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y168.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/sel_first</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.518</twRouteDel><twTotDel>4.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="624"><twConstPath anchorID="625" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.564</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.296</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst_r&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C3</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/ax_burst&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.365</twRouteDel><twTotDel>4.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="626"><twConstPath anchorID="627" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.578</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.293</twTotPathDel><twClkSkew dest = "1.134" src = "1.204">0.070</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y174.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/next_pending_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.362</twRouteDel><twTotDel>4.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="628"><twConstPath anchorID="629" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.690</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.181</twTotPathDel><twClkSkew dest = "1.134" src = "1.204">0.070</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/next_pending_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axburst_eq0</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/Mmux_next_pending11</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next_pending</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>3.250</twRouteDel><twTotDel>4.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="630"><twConstPath anchorID="631" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.723</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.143</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>3.257</twRouteDel><twTotDel>4.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="632"><twConstPath anchorID="633" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.730</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>4.136</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.926</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_G</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.888</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>4.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="634"><twConstPath anchorID="635" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.871</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>3.989</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y164.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>3.139</twRouteDel><twTotDel>3.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="636"><twConstPath anchorID="637" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.047</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>3.819</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.CX</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>2.920</twRouteDel><twTotDel>3.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="638"><twConstPath anchorID="639" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.124</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>3.736</twTotPathDel><twClkSkew dest = "1.134" src = "1.215">0.081</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y164.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;1&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y174.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y174.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/r_push_r</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2_F</twBEL><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D6</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/next</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>2.886</twRouteDel><twTotDel>3.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="640"><twConstPath anchorID="641" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.086</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>2.780</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.784</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>2.174</twRouteDel><twTotDel>2.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="642"><twConstPath anchorID="643" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.208</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>2.658</twTotPathDel><twClkSkew dest = "1.134" src = "1.209">0.075</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X50Y170.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd2</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>2.052</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="644"><twConstPath anchorID="645" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.132</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>1.784</twTotPathDel><twClkSkew dest = "0.107" src = "0.132">0.025</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y203.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;6&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>1.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="646"><twConstPath anchorID="647" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.230</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>1.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y204.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.098</twRouteDel><twTotDel>1.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="648"><twConstPath anchorID="649" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.234</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>1.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y204.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/N204</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.094</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="650"><twConstPath anchorID="651" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.254</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>1.539</twTotPathDel><twClkSkew dest = "1.134" src = "1.282">0.148</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;2&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.969</twRouteDel><twTotDel>1.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="652"><twConstPath anchorID="653" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.329</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew dest = "0.606" src = "0.655">0.049</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.094" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.059</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y204.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y201.C4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y201.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>UserWrapper/UserModule/eng8/swa/inter_ref_block_fifo_gen[10].irbf_V/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y204.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/_n0056</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y204.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt&lt;5&gt;</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axlen_cnt_4</twBEL></twPathDel><twLogDel>0.606</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1 (RAMB36_X0Y2.DIADI27), 1 path
</twPathRptBanner><twPathRpt anchorID="654"><twConstPath anchorID="655" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1</twDest><twTotPathDel>0.078</twTotPathDel><twClkSkew dest = "0.696" src = "0.619">-0.077</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin&lt;99&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_99</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y2.DIADI27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.427</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin&lt;99&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y2.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1</twComp><twBEL>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo1</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.078</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-447.4</twPctLog><twPctRoute>547.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2 (RAMB36_X0Y3.DIBDI5), 1 path
</twPathRptBanner><twPathRpt anchorID="656"><twConstPath anchorID="657" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2</twDest><twTotPathDel>0.075</twTotPathDel><twClkSkew dest = "0.691" src = "0.617">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin&lt;183&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin_181</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.424</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/middleDin&lt;181&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y3.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2</twComp><twBEL>UserWrapper/interconnect_inst_0/master/wdataFifo/create_fifos[289].fifo2</twBEL></twPathDel><twLogDel>-0.349</twLogDel><twRouteDel>0.424</twRouteDel><twTotDel>0.075</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-465.3</twPctLog><twPctRoute>565.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2 (RAMB36_X4Y65.DIADI21), 1 path
</twPathRptBanner><twPathRpt anchorID="658"><twConstPath anchorID="659" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_165</twSrc><twDest BELType="RAM">UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2</twDest><twTotPathDel>0.120</twTotPathDel><twClkSkew dest = "0.677" src = "0.558">-0.119</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_165</twSrc><twDest BELType='RAM'>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X120Y323.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twSrcClk><twPathDel><twSite>SLICE_X120Y323.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin&lt;167&gt;</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin_165</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y65.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/middleDin&lt;165&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X4Y65.CLKBWRCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.527</twDelInfo><twComp>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2</twComp><twBEL>UserWrapper/interconnect_inst_0/create_slave_interfaces[2].slave_1/rdataFifo/create_fifos[267].fifo2</twBEL></twPathDel><twLogDel>-0.321</twLogDel><twRouteDel>0.441</twRouteDel><twTotDel>0.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">c0_clk</twDestClk><twPctLog>-267.5</twPctLog><twPctRoute>367.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="660"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="661" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="662" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="663" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y0.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="664" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="665" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="666" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y2.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="667" type="MINLOWPULSE" name="Tpctpwl" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="668" type="MINHIGHPULSE" name="Tpctpwh" slack="3.500" period="6.000" constraintValue="3.000" deviceLimit="1.250" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="669" type="MINPERIOD" name="Tpct_PCLK" slack="3.500" period="6.000" constraintValue="6.000" deviceLimit="2.500" freqLimit="400.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK" locationPin="PHY_CONTROL_X1Y1.PHYCLK" clockNet="c0_clk"/><twPinLimit anchorID="670" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y2.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="671" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y3.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="672" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y1.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="673" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y8.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="674" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y5.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="675" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y6.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="676" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y8.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="677" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y7.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="678" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y9.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="679" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y2.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="680" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y10.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="681" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y11.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="682" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y9.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="683" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y10.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="684" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y3.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="685" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y0.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="686" type="MINPERIOD" name="Tiffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK" locationPin="IN_FIFO_X1Y11.RDCLK" clockNet="c0_clk"/><twPinLimit anchorID="687" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y0.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="688" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK" locationPin="OUT_FIFO_X1Y1.WRCLK" clockNet="c0_clk"/><twPinLimit anchorID="689" type="MINPERIOD" name="Tidelayper_C" slack="4.000" period="6.000" constraintValue="6.000" deviceLimit="2.000" freqLimit="500.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y114.C" clockNet="c0_clk"/><twPinLimit anchorID="690" type="MINPERIOD" name="Tidelayper_C" slack="4.000" period="6.000" constraintValue="6.000" deviceLimit="2.000" freqLimit="500.000" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y14.C" clockNet="c0_clk"/></twPinLimitRpt></twConst><twConst anchorID="691" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="692"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="693" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y101.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="694" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y101.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="695" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y103.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="696" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y103.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="697" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y105.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="698" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y105.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="699" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y109.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="700" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y109.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="701" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y110.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="702" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y110.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="703" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y102.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="704" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y102.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="705" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y112.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="706" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y112.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="707" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y106.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="708" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y106.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="709" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="710"><twConstPath anchorID="711" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.479</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="712"><twConstPath anchorID="713" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.481</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="714"><twConstPath anchorID="715" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y102.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y102.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="716"><twConstPath anchorID="717" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="718"><twConstPath anchorID="719" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y8.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="720"><twConstPath anchorID="721" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y109.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y109.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y8.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y8.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="722"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="723" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="724" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="725" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y8.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="726" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y101.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="727" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y103.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="728" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y105.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="729" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y109.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="730" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y110.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="731" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y102.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="732" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y112.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="733" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y106.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="734" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="735"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="736" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="737" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y114.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="738" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="739" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y124.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="740" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y116.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="741" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y116.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="742" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y118.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="743" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y118.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="744" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y123.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="745" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y123.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="746" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y117.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="747" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y117.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="748" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y121.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="749" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y121.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="750" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y122.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="751" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y122.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="752" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="753"><twConstPath anchorID="754" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="755"><twConstPath anchorID="756" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.495</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="757"><twConstPath anchorID="758" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y114.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y114.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="759"><twConstPath anchorID="760" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="761"><twConstPath anchorID="762" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y9.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="763"><twConstPath anchorID="764" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y121.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y121.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y9.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y9.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="765"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="766" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="767" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="768" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y9.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="769" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y114.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="770" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y124.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="771" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y116.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="772" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y118.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="773" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y123.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="774" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y117.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="775" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y121.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="776" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y122.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="777" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="778"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="779" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="780" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y134.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="781" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="782" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="783" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y136.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="784" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y136.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="785" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y128.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="786" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y128.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="787" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y130.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="788" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y130.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="789" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y127.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="790" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y127.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="791" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y129.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="792" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y129.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="793" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y133.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="794" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y133.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="795" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="796"><twConstPath anchorID="797" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="798"><twConstPath anchorID="799" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.500</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="800"><twConstPath anchorID="801" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="802"><twConstPath anchorID="803" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="804"><twConstPath anchorID="805" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="806"><twConstPath anchorID="807" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="808"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="809" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="810" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="811" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="812" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y134.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="813" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y126.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="814" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y136.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="815" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y128.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="816" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y130.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="817" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y127.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="818" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y129.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="819" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y133.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="820" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="821"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="822" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="823" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y147.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="824" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y141.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="825" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y141.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="826" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y145.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="827" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y145.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="828" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y146.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="829" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y146.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="830" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y138.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="831" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y138.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="832" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y148.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="833" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y148.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="834" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y140.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="835" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y140.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="836" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y142.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="837" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y142.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="838" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="839"><twConstPath anchorID="840" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="841"><twConstPath anchorID="842" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.487</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="843"><twConstPath anchorID="844" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.491</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="845"><twConstPath anchorID="846" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="847"><twConstPath anchorID="848" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="849"><twConstPath anchorID="850" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="851"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="852" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="853" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="854" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="855" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y147.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="856" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y141.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="857" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y145.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="858" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y146.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="859" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y138.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="860" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y148.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="861" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y140.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="862" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y142.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="863" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="864"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="865" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="866" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y1.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="867" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y3.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="868" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y3.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="869" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y5.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="870" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y5.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="871" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y9.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="872" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y9.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="873" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y10.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="874" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y10.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="875" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y2.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="876" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y2.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="877" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y12.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="878" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y12.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="879" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y4.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/><twPinLimit anchorID="880" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y4.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="881" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="882"><twConstPath anchorID="883" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.479</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="884"><twConstPath anchorID="885" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.481</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="886"><twConstPath anchorID="887" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.358">0.358</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y2.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y2.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="888"><twConstPath anchorID="889" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="890"><twConstPath anchorID="891" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (IN_FIFO_X1Y0.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="892"><twConstPath anchorID="893" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.525</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.182">0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y9.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y9.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y0.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y0.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="894"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="895" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="896" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="897" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y0.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="898" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y1.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="899" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y3.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="900" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y5.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="901" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y9.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="902" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y10.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="903" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y2.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="904" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y12.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/><twPinLimit anchorID="905" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y4.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="906" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="907"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="908" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="909" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y14.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="910" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="911" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y24.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="912" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="913" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y16.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="914" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="915" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y18.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="916" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y15.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="917" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y15.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="918" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y17.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="919" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y17.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="920" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y21.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="921" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y21.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="922" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y22.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/><twPinLimit anchorID="923" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y22.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="924" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="925"><twConstPath anchorID="926" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.493</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="927"><twConstPath anchorID="928" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.495</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="929"><twConstPath anchorID="930" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.344">0.344</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y14.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y14.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="931"><twConstPath anchorID="932" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="933"><twConstPath anchorID="934" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.518</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (IN_FIFO_X1Y1.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="935"><twConstPath anchorID="936" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.177">0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y21.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y21.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y1.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y1.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="937"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="938" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="939" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="940" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y1.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="941" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y14.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="942" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y24.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="943" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y16.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="944" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y18.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="945" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y15.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="946" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y17.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="947" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y21.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/><twPinLimit anchorID="948" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y22.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="949" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="950"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="951" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="952" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y35.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="953" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="954" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y29.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="955" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="956" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y33.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="957" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y34.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="958" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y34.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="959" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y26.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="960" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y26.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="961" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y36.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="962" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y36.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="963" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y30.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="964" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y30.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="965" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y27.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="966" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y27.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="967" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="968"><twConstPath anchorID="969" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.498</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="970"><twConstPath anchorID="971" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.500</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="972"><twConstPath anchorID="973" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.504</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.339">0.339</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y26.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y26.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="974"><twConstPath anchorID="975" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="976"><twConstPath anchorID="977" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y2.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="978"><twConstPath anchorID="979" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y33.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y33.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y2.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y2.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="980"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="981" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="982" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="983" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y2.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="984" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y35.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="985" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y29.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="986" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y33.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="987" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y34.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="988" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y26.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="989" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y36.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="990" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y30.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="991" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y27.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="992" twConstType="PERIOD" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="993"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_mig_DDR3_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="994" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="995" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y40.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="996" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="997" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y42.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="998" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y39.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="999" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y39.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1000" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y47.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1001" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y47.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1002" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y45.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1003" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y45.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1004" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y46.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1005" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y46.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1006" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y38.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1007" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y38.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1008" type="MINPERIOD" name="Tisper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y48.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="1009" type="MINPERIOD" name="Tisper_CLKB" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y48.CLKB" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1010" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="1011"><twConstPath anchorID="1012" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.485</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.112</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>1.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="1013"><twConstPath anchorID="1014" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.487</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.110</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="1015"><twConstPath anchorID="1016" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.491</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.106</twTotPathDel><twClkSkew dest = "0.000" src = "0.352">0.352</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y38.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y38.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.795</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>1.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="1017"><twConstPath anchorID="1018" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="1019"><twConstPath anchorID="1020" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.521</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.341</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y3.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="1021"><twConstPath anchorID="1022" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.343</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y45.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y45.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y3.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y3.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.406">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1023"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1024" type="MINPERIOD" name="Tiffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1025" type="MINLOWPULSE" name="Tiffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1026" type="MINHIGHPULSE" name="Tiffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y3.WRCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1027" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y40.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1028" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y42.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1029" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y39.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1030" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y47.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1031" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y45.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1032" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y46.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1033" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y38.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="1034" type="MINPERIOD" name="Tisper_CLKDIVP" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP" locationPin="ILOGIC_X1Y48.CLKDIVP" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1035" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1036"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1037" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y103.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1038" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y104.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1039" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y110.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1040" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y101.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1041" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y105.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1042" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y107.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1043" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y112.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1044" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y102.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1045" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y106.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1046" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y109.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1047" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y109.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1048"><twConstPath anchorID="1049" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.016</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.299" src = "0.000">-0.299</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y109.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y105.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1050"><twConstPath anchorID="1051" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y105.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y106.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1052"><twConstPath anchorID="1053" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y106.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1054"><twConstPath anchorID="1055" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1056"><twConstPath anchorID="1057" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y103.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1058"><twConstPath anchorID="1059" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y8.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y8.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y103.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1060"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1061" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1062" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1063" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y8.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1064" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y103.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1065" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y104.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1066" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y110.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1067" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y101.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1068" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y105.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1069" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y107.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1070" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y112.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1071" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y102.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1072" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y106.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1073" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y109.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1074" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1075"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1076" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y116.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1077" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y122.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1078" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y119.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1079" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y123.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1080" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y117.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1081" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y118.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1082" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y124.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1083" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y114.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1084" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y121.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1085" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y115.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1086" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y121.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1087"><twConstPath anchorID="1088" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.006</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y121.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1089"><twConstPath anchorID="1090" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1091"><twConstPath anchorID="1092" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1093"><twConstPath anchorID="1094" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1095"><twConstPath anchorID="1096" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y115.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1097"><twConstPath anchorID="1098" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y9.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y9.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y115.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y115.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1099"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1100" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1101" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1102" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y9.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1103" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y116.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1104" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y122.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1105" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y119.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1106" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y123.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1107" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y117.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1108" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y118.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1109" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y124.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1110" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y114.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1111" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y121.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1112" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y115.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1113" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1114"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1115" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y131.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1116" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y129.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1117" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y135.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1118" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y136.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1119" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y126.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1120" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y130.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1121" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y133.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1122" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y127.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1123" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y128.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1124" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y134.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1125" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1126"><twConstPath anchorID="1127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1128"><twConstPath anchorID="1129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y129.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1130"><twConstPath anchorID="1131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y130.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1132"><twConstPath anchorID="1133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1134"><twConstPath anchorID="1135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1136"><twConstPath anchorID="1137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1138"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1139" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1140" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1141" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1142" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y131.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1143" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y129.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1144" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y135.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1145" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y136.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1146" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y126.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1147" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y130.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1148" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y133.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1149" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y127.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1150" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y128.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1151" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y134.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1152" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1153"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1154" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y140.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1155" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y146.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1156" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y147.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1157" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y143.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1158" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y141.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1159" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y142.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1160" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y148.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1161" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y138.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1162" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y145.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1163" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y139.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1164" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1165"><twConstPath anchorID="1166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1167"><twConstPath anchorID="1168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y141.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1169"><twConstPath anchorID="1170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y142.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1171"><twConstPath anchorID="1172" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1173"><twConstPath anchorID="1174" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1175"><twConstPath anchorID="1176" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1177"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1178" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1179" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1180" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1181" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y140.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1182" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y146.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1183" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y147.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1184" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y143.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1185" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y141.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1186" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y142.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1187" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y148.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1188" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y138.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1189" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y145.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1190" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y139.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1191" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1192"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1193" type="MINPERIOD" name="Tockper" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q&lt;0&gt;/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y94.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1194" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y90.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1195" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y96.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1196" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y89.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1197" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y95.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1198" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y92.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1199" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y98.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1200" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y88.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1201" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y87.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1202" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y91.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1203" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y97.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1204" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1205"><twConstPath anchorID="1206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1207"><twConstPath anchorID="1208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y92.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1209"><twConstPath anchorID="1210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y91.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1211"><twConstPath anchorID="1212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1213"><twConstPath anchorID="1214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1215"><twConstPath anchorID="1216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1217"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1218" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1219" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1220" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1221" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y90.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1222" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y96.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1223" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y89.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1224" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y95.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1225" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y92.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1226" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y98.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1227" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y88.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1228" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y87.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1229" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y91.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1230" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y97.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1231" twConstType="PERIOD" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1232"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1233" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y79.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1234" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y85.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1235" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y84.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1236" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y78.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1237" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y81.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1238" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y83.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1239" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y77.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1240" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y80.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1241" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y82.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1242" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y86.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1243" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y76.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1244" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y75.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1245" twConstType="PERIOD" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1246"><twConstPath anchorID="1247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.238</twTotPathDel><twClkSkew dest = "0.296" src = "0.000">-0.296</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q01</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.4</twPctLog><twPctRoute>23.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1248"><twConstPath anchorID="1249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1250"><twConstPath anchorID="1251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1252"><twConstPath anchorID="1253" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1254"><twConstPath anchorID="1255" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1256"><twConstPath anchorID="1257" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1258"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1259" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1260" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1261" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1262" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y79.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1263" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y85.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1264" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y84.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1265" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y78.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1266" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y81.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1267" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y83.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1268" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y77.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1269" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y80.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1270" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y82.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1271" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y86.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1272" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y76.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1273" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y75.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1274" twConstType="PERIOD" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1275"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1276" type="MINPERIOD" name="Tockper" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_out_q&lt;1&gt;/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[1].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y70.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1277" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y67.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1278" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y73.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1279" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y66.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1280" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y65.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1281" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y68.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1282" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y74.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1283" twConstType="PERIOD" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y67.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1284"><twConstPath anchorID="1285" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y67.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y67.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y68.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1286"><twConstPath anchorID="1287" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y68.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y68.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y73.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1288"><twConstPath anchorID="1289" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.008</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.291" src = "0.000">-0.291</twClkSkew><twDelConst>6.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q80</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y73.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y73.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1290"><twConstPath anchorID="1291" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1292"><twConstPath anchorID="1293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y65.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1294"><twConstPath anchorID="1295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y65.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1296"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1297" type="MINPERIOD" name="Toffpwl" slack="3.874" period="6.000" constraintValue="6.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1298" type="MINLOWPULSE" name="Toffpwl" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1299" type="MINHIGHPULSE" name="Toffpwh" slack="4.172" period="6.000" constraintValue="3.000" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1300" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y67.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1301" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y73.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1302" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y66.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1303" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y65.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1304" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y68.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1305" type="MINPERIOD" name="Tosper_CLKDIV" slack="4.751" period="6.000" constraintValue="6.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y74.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1306" twConstType="PERIOD" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1307"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1308" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y5.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1309" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y6.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1310" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y12.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1311" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y2.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1312" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y9.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1313" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y3.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1314" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y4.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1315" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y10.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1316" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y7.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/><twPinLimit anchorID="1317" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y1.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1318" twConstType="PERIOD" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y9.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1319"><twConstPath anchorID="1320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.016</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.299" src = "0.000">-0.299</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y9.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y9.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y5.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1321"><twConstPath anchorID="1322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y5.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y5.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y6.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1323"><twConstPath anchorID="1324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.017</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.300" src = "0.000">-0.300</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y6.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y6.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1325"><twConstPath anchorID="1326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.064</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1327"><twConstPath anchorID="1328" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y3.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1329"><twConstPath anchorID="1330" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.065</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.200" src = "0.000">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y0.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y0.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y3.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y3.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1331"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1332" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1333" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1334" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y0.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1335" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y5.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1336" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y6.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1337" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y12.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1338" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y2.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1339" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y9.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1340" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y3.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1341" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y4.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1342" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y10.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1343" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y7.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/><twPinLimit anchorID="1344" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y1.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1345" twConstType="PERIOD" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1346"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1347" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y22.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1348" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y19.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1349" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y23.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1350" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y17.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1351" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y18.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1352" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y24.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1353" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y14.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1354" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y21.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1355" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y15.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="1356" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y16.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1357" twConstType="PERIOD" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y21.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1358"><twConstPath anchorID="1359" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.006</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.289" src = "0.000">-0.289</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y21.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y17.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1360"><twConstPath anchorID="1361" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y17.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y18.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1362"><twConstPath anchorID="1363" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.007</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.290" src = "0.000">-0.290</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y18.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1364"><twConstPath anchorID="1365" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1366"><twConstPath anchorID="1367" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y15.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1368"><twConstPath anchorID="1369" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.069</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.196" src = "0.000">-0.196</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y1.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y1.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y15.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1370"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1371" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1372" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1373" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y1.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1374" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y22.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1375" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y19.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1376" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y23.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1377" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y17.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1378" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y18.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1379" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y24.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1380" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y14.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1381" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y21.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1382" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y15.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="1383" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y16.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1384" twConstType="PERIOD" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1385"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1386" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y27.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1387" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y28.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1388" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y31.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1389" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y34.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1390" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y35.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1391" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y29.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1392" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y30.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1393" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y36.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1394" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y26.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="1395" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y33.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1396" twConstType="PERIOD" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y33.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1397"><twConstPath anchorID="1398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.011</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.294" src = "0.000">-0.294</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y33.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y33.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y29.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1399"><twConstPath anchorID="1400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y29.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y29.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y30.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1401"><twConstPath anchorID="1402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.012</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.295" src = "0.000">-0.295</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y30.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1403"><twConstPath anchorID="1404" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1405"><twConstPath anchorID="1406" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y27.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1407"><twConstPath anchorID="1408" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y2.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y2.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y27.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y27.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1409"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1410" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1411" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1412" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y2.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1413" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y27.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1414" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y28.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1415" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y31.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1416" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y34.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1417" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y35.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1418" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y29.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1419" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y30.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1420" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y36.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1421" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y26.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="1422" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y33.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1423" twConstType="PERIOD" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="1424"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_mig_DDR3_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1425" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y40.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1426" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y46.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1427" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y47.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1428" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y43.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1429" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y41.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1430" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y42.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1431" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y48.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1432" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y38.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1433" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y45.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="1434" type="MINPERIOD" name="Tosper_CLK" slack="0.430" period="1.500" constraintValue="1.500" deviceLimit="1.070" freqLimit="934.579" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y39.CLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="1435" twConstType="PERIOD" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.126</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y45.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1436"><twConstPath anchorID="1437" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.024</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.307" src = "0.000">-0.307</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y45.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y41.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1438"><twConstPath anchorID="1439" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q40</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y41.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y41.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y42.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1440"><twConstPath anchorID="1441" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.025</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.232</twTotPathDel><twClkSkew dest = "0.308" src = "0.000">-0.308</twClkSkew><twDelConst>3.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.072" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.051</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q50</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y42.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y42.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.8</twPctLog><twPctRoute>23.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="1442"><twConstPath anchorID="1443" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.264</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="1444"><twConstPath anchorID="1445" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y39.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="1446"><twConstPath anchorID="1447" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.059</twSlack><twSrc BELType="RAM">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y3.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y3.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y39.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.000">mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="1448"><twPinLimitBanner>Component Switching Limit Checks: TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="1449" type="MINPERIOD" name="Toffpwl" slack="0.874" period="3.000" constraintValue="3.000" deviceLimit="2.126" freqLimit="470.367" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1450" type="MINLOWPULSE" name="Toffpwl" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1451" type="MINHIGHPULSE" name="Toffpwh" slack="1.172" period="3.000" constraintValue="1.500" deviceLimit="0.914" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y3.RDCLK" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1452" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y40.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1453" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y46.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1454" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y47.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1455" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV" locationPin="OLOGIC_X1Y43.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1456" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y41.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1457" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y42.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1458" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y48.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1459" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y38.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1460" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y45.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="1461" type="MINPERIOD" name="Tosper_CLKDIV" slack="1.751" period="3.000" constraintValue="3.000" deviceLimit="1.249" freqLimit="800.641" physResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" logResource="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV" locationPin="OLOGIC_X1Y39.CLKDIV" clockNet="mig_DDR3_0/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="1462" twConstType="CLOCK_SKEW_LIMITS" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">Pin to Pin Skew Constraint;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twClkSkewLimit anchorID="1463" slack="0.101" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK" arrv1="2.022" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/><twClkSkewLimit anchorID="1464" slack="0.103" skew="0.560" arrv1name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2" arrv1="2.020" arrv2name="PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK" arrv2="1.748" uncert="0.185"/></twConst><twConstRollupTable uID="1" anchorID="1465"><twConstRollup name="TS_SYSCLK" fullName="TS_SYSCLK = PERIOD TIMEGRP &quot;SYSCLK&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="1.538" actualRollup="29.895" errors="0" errorRollup="3983" items="0" itemsRollup="126874732"/><twConstRollup name="TS_CLK_125" fullName="TS_CLK_125 = PERIOD TIMEGRP &quot;CLK_125&quot; TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;" type="child" depth="1" requirement="8.000" prefType="period" actual="5.714" actualRollup="N/A" errors="0" errorRollup="0" items="2975" itemsRollup="0"/><twConstRollup name="TS_CLK_250" fullName="TS_CLK_250 = PERIOD TIMEGRP &quot;CLK_250&quot; TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;" type="child" depth="1" requirement="4.000" prefType="period" actual="4.000" actualRollup="N/A" errors="0" errorRollup="0" items="9761" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK" fullName="TS_CLK_USERCLK = PERIOD TIMEGRP &quot;CLK_USERCLK&quot; TS_SYSCLK * 5 HIGH 50%;" type="child" depth="1" requirement="2.000" prefType="period" actual="2.000" actualRollup="1.297" errors="1" errorRollup="0" items="832" itemsRollup="1744"/><twConstRollup name="TS_PIPE_RATE" fullName="TS_PIPE_RATE = MAXDELAY FROM TIMEGRP &quot;MC_PIPE&quot; TS_CLK_USERCLK * 0.5;" type="child" depth="2" requirement="4.000" prefType="maxdelay" actual="2.594" actualRollup="N/A" errors="0" errorRollup="0" items="1744" itemsRollup="0"/><twConstRollup name="TS_CLK_USERCLK2" fullName="TS_CLK_USERCLK2 = PERIOD TIMEGRP &quot;CLK_USERCLK2&quot; TS_SYSCLK * 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="11.958" actualRollup="9.346" errors="865" errorRollup="3117" items="346027" itemsRollup="126513393"/><twConstRollup name="TS_UserWrapper_UserModule_scg_clkout0" fullName="TS_UserWrapper_UserModule_scg_clkout0 = PERIOD TIMEGRP         &quot;UserWrapper_UserModule_scg_clkout0&quot; TS_CLK_USERCLK2 * 0.6 HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="15.577" actualRollup="N/A" errors="3117" errorRollup="0" items="126513393" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="1466"><twConstRollup name="TS_clk_400" fullName="TS_clk_400 = PERIOD TIMEGRP &quot;TNM_clk_400&quot; 2.5 ns HIGH 50%;" type="origin" depth="0" requirement="2.500" prefType="period" actual="1.778" actualRollup="2.493" errors="0" errorRollup="0" items="0" itemsRollup="746870"/><twConstRollup name="TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3" fullName="TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_pll_clk3&quot; TS_clk_400 / 0.416666667         HIGH 50%;" type="child" depth="1" requirement="6.000" prefType="period" actual="3.000" actualRollup="5.983" errors="0" errorRollup="0" items="0" itemsRollup="746211"/><twConstRollup name="TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i" fullName="TS_mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_mig_DDR3_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="5.983" actualRollup="N/A" errors="0" errorRollup="0" items="746211" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_freq_refclk" fullName="TS_mig_DDR3_0_freq_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_freq_refclk&quot; TS_clk_400         / 1.66666667 PHASE 1.40625 ns HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.072" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="256"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_mig_DDR3_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_mig_DDR3_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_mem_refclk" fullName="TS_mig_DDR3_0_mem_refclk = PERIOD TIMEGRP &quot;mig_DDR3_0_mem_refclk&quot; TS_clk_400 /         1.66666667 HIGH 50%;" type="child" depth="1" requirement="1.500" prefType="period" actual="1.070" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="400"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="48" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="6.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="24" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_mig_DDR3_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.500" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;mig_DDR3_0_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_2_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_mig_DDR3_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="3.000" prefType="period" actual="2.126" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_mig_DDR3_0_sync_pulse" fullName="TS_mig_DDR3_0_sync_pulse = PERIOD TIMEGRP &quot;mig_DDR3_0_sync_pulse&quot; TS_clk_400 /         0.104166667 PHASE 0.65625 ns HIGH 6.25%;" type="child" depth="1" requirement="24.000" prefType="period" actual="8.560" actualRollup="N/A" errors="0" errorRollup="0" items="3" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="1467">3</twUnmetConstCnt><twDataSheet anchorID="1468" twNameLen="15"><twClk2SUList anchorID="1469" twDestWidth="9"><twDest>clk_400_n</twDest><twClk2SU><twSrc>clk_400_n</twSrc><twRiseRise>5.983</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_400_p</twSrc><twRiseRise>5.983</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1470" twDestWidth="9"><twDest>clk_400_p</twDest><twClk2SU><twSrc>clk_400_n</twSrc><twRiseRise>5.983</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_400_p</twSrc><twRiseRise>5.983</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="1471"><twErrCnt>3983</twErrCnt><twScore>941481</twScore><twSetupScore>941313</twSetupScore><twHoldScore>168</twHoldScore><twConstCov><twPathCnt>127621632</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>963477</twConnCnt></twConstCov><twStats anchorID="1472"><twMinPer>15.577</twMinPer><twFootnote number="1" /><twMaxFreq>64.197</twMaxFreq><twMaxFromToDel>2.594</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Sep  1 08:40:23 2013 </twTimestamp></twFoot><twClientInfo anchorID="1473"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4461 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
