--
--Written by GowinSynthesis
--Tool Version "V1.9.10 (64-bit)"
--Thu Aug  1 19:39:09 2024

--Source file index table:
--file0 "\C:/Gowin/Gowin_V1.9.10_x64/IDE/ipcore/PSRAM_HS_V2/data/PSRAM_TOP.v"
--file1 "\C:/Gowin/Gowin_V1.9.10_x64/IDE/ipcore/PSRAM_HS_V2/data/psram_code.v"
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library gw1n;
use gw1n.components.all;

entity PSRAM_Memory_Interface_HS_V2_Top is
port(
  clk_d :  in std_logic;
  memory_clk :  in std_logic;
  memory_clk_p :  in std_logic;
  pll_lock :  in std_logic;
  rst_n :  in std_logic;
  O_psram_ck :  out std_logic_vector(1 downto 0);
  O_psram_ck_n :  out std_logic_vector(1 downto 0);
  IO_psram_dq :  inout std_logic_vector(15 downto 0);
  IO_psram_rwds :  inout std_logic_vector(1 downto 0);
  O_psram_cs_n :  out std_logic_vector(1 downto 0);
  O_psram_reset_n :  out std_logic_vector(1 downto 0);
  wr_data :  in std_logic_vector(63 downto 0);
  rd_data :  out std_logic_vector(63 downto 0);
  rd_data_valid :  out std_logic;
  addr :  in std_logic_vector(20 downto 0);
  cmd :  in std_logic;
  cmd_en :  in std_logic;
  init_calib :  out std_logic;
  clk_out :  out std_logic;
  data_mask :  in std_logic_vector(7 downto 0));
end PSRAM_Memory_Interface_HS_V2_Top;
architecture beh of PSRAM_Memory_Interface_HS_V2_Top is
  signal u_psram_top_dll_lock : std_logic ;
  signal u_psram_top_clk_x2p : std_logic ;
  signal u_psram_top_clk_x2 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_oser4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_genclkpos.u_ck_gen\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_genclkpos.u_ckn_gen\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_cs_oser4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_genclkneg.u_ck_gen\ : std_logic ;
  signal u_psram_top_rd_data_valid_d : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_datats\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.TVCS_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.CONFIG_CR\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.WRITE_DATA\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.INIT_CALIB_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\ : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.INIT_CALIB_DONE\ : std_logic ;
  signal u_psram_top_u_psram_init_Tvcs_done : std_logic ;
  signal u_psram_top_u_psram_init_config_done_Z : std_logic ;
  signal u_psram_top_u_psram_init_write_done : std_logic ;
  signal u_psram_top_u_psram_init_cmd_calib : std_logic ;
  signal u_psram_top_u_psram_init_cmd_en_calib : std_logic ;
  signal u_psram_top_u_psram_init_rd_data_valid_d : std_logic ;
  signal u_psram_top_u_psram_init_timer_cnt1_clr : std_logic ;
  signal u_psram_top_u_psram_init_phase_over : std_logic ;
  signal \u_psram_top_u_psram_init_c_state.IDLE\ : std_logic ;
  signal u_psram_top_u_psram_sync_lock_d2 : std_logic ;
  signal u_psram_top_u_psram_sync_stop : std_logic ;
  signal u_psram_top_u_psram_sync_dll_rsti : std_logic ;
  signal u_psram_top_u_psram_sync_uddcntln : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\ : std_logic ;
  signal u_psram_top_u_psram_init_n1130 : std_logic ;
  signal u_psram_top_u_psram_init_n1130_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1129 : std_logic ;
  signal u_psram_top_u_psram_init_n1129_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1128 : std_logic ;
  signal u_psram_top_u_psram_init_n1128_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1127 : std_logic ;
  signal u_psram_top_u_psram_init_n1127_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1274 : std_logic ;
  signal u_psram_top_u_psram_init_n1274_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1273 : std_logic ;
  signal u_psram_top_u_psram_init_n1273_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1272 : std_logic ;
  signal u_psram_top_u_psram_init_n1272_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1271 : std_logic ;
  signal u_psram_top_u_psram_init_n1271_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1270 : std_logic ;
  signal u_psram_top_u_psram_init_n1270_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1269 : std_logic ;
  signal u_psram_top_u_psram_init_n1269_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1268 : std_logic ;
  signal u_psram_top_u_psram_init_n1268_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1497 : std_logic ;
  signal u_psram_top_u_psram_init_n1497_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1496 : std_logic ;
  signal u_psram_top_u_psram_init_n1496_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1495 : std_logic ;
  signal u_psram_top_u_psram_init_n1495_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1494 : std_logic ;
  signal u_psram_top_u_psram_init_n1494_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1756 : std_logic ;
  signal u_psram_top_u_psram_init_n1756_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1755 : std_logic ;
  signal u_psram_top_u_psram_init_n1755_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1754 : std_logic ;
  signal u_psram_top_u_psram_init_n1754_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1753 : std_logic ;
  signal u_psram_top_u_psram_init_n1753_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1752 : std_logic ;
  signal u_psram_top_u_psram_init_n1752_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1751 : std_logic ;
  signal u_psram_top_u_psram_init_n1751_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1750 : std_logic ;
  signal u_psram_top_u_psram_init_n1750_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1979 : std_logic ;
  signal u_psram_top_u_psram_init_n1979_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1978 : std_logic ;
  signal u_psram_top_u_psram_init_n1978_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1977 : std_logic ;
  signal u_psram_top_u_psram_init_n1977_2 : std_logic ;
  signal u_psram_top_u_psram_init_n1976 : std_logic ;
  signal u_psram_top_u_psram_init_n1976_2 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_3_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_4_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_5_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_6_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_10_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_11_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_12_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_13_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_17_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_18_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_19_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_20_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_24_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_25_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_26_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_27_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_31_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_32_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_33_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_34_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_38_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_39_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_40_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_41_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_45_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_46_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_47_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_48_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_52_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_53_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_54_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_55_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_59_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_60_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_61_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_62_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_66_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_67_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_68_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_69_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_73_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_74_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_75_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_76_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_80_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_81_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_82_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_83_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_87_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_88_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_89_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_90_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_94_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_95_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_96_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_97_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_101_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_102_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_103_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_104_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_108_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_109_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_110_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_111_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_115_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_116_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_117_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_118_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_122_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_123_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_124_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_125_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_129_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_130_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_131_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_132_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_136_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_137_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_138_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_139_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_143_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_144_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_145_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_146_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_150_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_151_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_152_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_153_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_157_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_158_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_159_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_160_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_164_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_165_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_166_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_167_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_171_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_172_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_173_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_174_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_178_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_179_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_180_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_181_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_185_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_186_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_187_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_188_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_192_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_193_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_194_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_195_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_199_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_200_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_201_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_202_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_206_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_207_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_208_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_209_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_213_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_214_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_215_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_216_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_220_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_221_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_222_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_223_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_227_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_228_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_229_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_230_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_234_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_235_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_236_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_237_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_241_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_242_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_243_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_244_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_248_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_249_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_250_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_251_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_3_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_4_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_5_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_6_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_10_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_11_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_12_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_13_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_17_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_18_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_19_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_20_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_24_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_25_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_26_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_27_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_31_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_32_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_33_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_34_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_38_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_39_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_40_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_41_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_45_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_46_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_47_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_48_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_52_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_53_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_54_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_55_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_59_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_60_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_61_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_62_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_66_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_67_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_68_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_69_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_73_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_74_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_75_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_76_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_80_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_81_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_82_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_83_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_87_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_88_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_89_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_90_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_94_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_95_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_96_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_97_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_101_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_102_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_103_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_104_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_108_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_109_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_110_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_111_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_115_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_116_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_117_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_118_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_122_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_123_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_124_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_125_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_129_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_130_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_131_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_132_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_136_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_137_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_138_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_139_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_143_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_144_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_145_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_146_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_150_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_151_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_152_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_153_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_157_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_158_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_159_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_160_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_164_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_165_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_166_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_167_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_171_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_172_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_173_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_174_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_178_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_179_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_180_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_181_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_185_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_186_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_187_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_188_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_192_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_193_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_194_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_195_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_199_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_200_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_201_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_202_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_206_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_207_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_208_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_209_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_213_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_214_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_215_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_216_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_220_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_221_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_222_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_223_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_227_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_228_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_229_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_230_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_234_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_235_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_236_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_237_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_241_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_242_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_243_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_244_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_248_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_249_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_250_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_251_G[2]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_1_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_2_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_8_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_9_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_15_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_16_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_22_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_23_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_29_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_30_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_36_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_37_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_43_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_44_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_50_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_51_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_57_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_58_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_64_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_65_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_71_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_72_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_78_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_79_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_85_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_86_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_92_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_93_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_99_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_100_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_106_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_107_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_113_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_114_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_120_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_121_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_127_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_128_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_134_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_135_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_141_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_142_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_148_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_149_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_155_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_156_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_162_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_163_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_169_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_170_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_176_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_177_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_183_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_184_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_190_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_191_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_197_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_198_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_204_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_205_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_211_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_212_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_218_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_219_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_225_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_226_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_232_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_233_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_239_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_240_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_246_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_247_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_1_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_2_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_8_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_9_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_15_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_16_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_22_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_23_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_29_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_30_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_36_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_37_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_43_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_44_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_50_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_51_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_57_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_58_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_64_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_65_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_71_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_72_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_78_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_79_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_85_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_86_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_92_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_93_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_99_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_100_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_106_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_107_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_113_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_114_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_120_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_121_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_127_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_128_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_134_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_135_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_141_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_142_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_148_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_149_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_155_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_156_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_162_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_163_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_169_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_170_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_176_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_177_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_183_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_184_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_190_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_191_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_197_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_198_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_204_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_205_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_211_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_212_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_218_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_219_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_225_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_226_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_232_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_233_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_239_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_240_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_246_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_247_G[1]\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_en\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n882\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n906\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1324\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1333\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n768\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n772\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1324\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1333\ : std_logic ;
  signal u_psram_top_u_psram_init_n162 : std_logic ;
  signal u_psram_top_u_psram_init_n245 : std_logic ;
  signal u_psram_top_u_psram_init_n583 : std_logic ;
  signal u_psram_top_u_psram_init_n628 : std_logic ;
  signal u_psram_top_u_psram_init_n1212 : std_logic ;
  signal u_psram_top_u_psram_init_n1229 : std_logic ;
  signal u_psram_top_u_psram_init_n1250 : std_logic ;
  signal u_psram_top_u_psram_init_n1265 : std_logic ;
  signal u_psram_top_u_psram_init_n1410 : std_logic ;
  signal u_psram_top_u_psram_init_n1443 : std_logic ;
  signal u_psram_top_u_psram_init_n1444 : std_logic ;
  signal u_psram_top_u_psram_init_n1445 : std_logic ;
  signal u_psram_top_u_psram_init_n1446 : std_logic ;
  signal u_psram_top_u_psram_init_n1447 : std_logic ;
  signal u_psram_top_u_psram_init_n1448 : std_logic ;
  signal u_psram_top_u_psram_init_n1449 : std_logic ;
  signal u_psram_top_u_psram_init_n1450 : std_logic ;
  signal u_psram_top_u_psram_init_n1451 : std_logic ;
  signal u_psram_top_u_psram_init_n1452 : std_logic ;
  signal u_psram_top_u_psram_init_n1453 : std_logic ;
  signal u_psram_top_u_psram_init_n1454 : std_logic ;
  signal u_psram_top_u_psram_init_n1455 : std_logic ;
  signal u_psram_top_u_psram_init_n1456 : std_logic ;
  signal u_psram_top_u_psram_init_n1457 : std_logic ;
  signal u_psram_top_u_psram_init_n1458 : std_logic ;
  signal u_psram_top_u_psram_init_n1459 : std_logic ;
  signal u_psram_top_u_psram_init_n1460 : std_logic ;
  signal u_psram_top_u_psram_init_n1461 : std_logic ;
  signal u_psram_top_u_psram_init_n1462 : std_logic ;
  signal u_psram_top_u_psram_init_n1463 : std_logic ;
  signal u_psram_top_u_psram_init_n1464 : std_logic ;
  signal u_psram_top_u_psram_init_n1465 : std_logic ;
  signal u_psram_top_u_psram_init_n1466 : std_logic ;
  signal u_psram_top_u_psram_init_n1467 : std_logic ;
  signal u_psram_top_u_psram_init_n1468 : std_logic ;
  signal u_psram_top_u_psram_init_n1469 : std_logic ;
  signal u_psram_top_u_psram_init_n1470 : std_logic ;
  signal u_psram_top_u_psram_init_n1471 : std_logic ;
  signal u_psram_top_u_psram_init_n1472 : std_logic ;
  signal u_psram_top_u_psram_init_n1473 : std_logic ;
  signal u_psram_top_u_psram_init_n1474 : std_logic ;
  signal u_psram_top_u_psram_init_n1630 : std_logic ;
  signal u_psram_top_u_psram_init_n1654 : std_logic ;
  signal u_psram_top_u_psram_init_n1711 : std_logic ;
  signal u_psram_top_u_psram_init_n1732 : std_logic ;
  signal u_psram_top_u_psram_init_n1747 : std_logic ;
  signal u_psram_top_u_psram_init_n1892 : std_logic ;
  signal u_psram_top_u_psram_init_n1925 : std_logic ;
  signal u_psram_top_u_psram_init_n1926 : std_logic ;
  signal u_psram_top_u_psram_init_n1927 : std_logic ;
  signal u_psram_top_u_psram_init_n1928 : std_logic ;
  signal u_psram_top_u_psram_init_n1929 : std_logic ;
  signal u_psram_top_u_psram_init_n1930 : std_logic ;
  signal u_psram_top_u_psram_init_n1931 : std_logic ;
  signal u_psram_top_u_psram_init_n1932 : std_logic ;
  signal u_psram_top_u_psram_init_n1933 : std_logic ;
  signal u_psram_top_u_psram_init_n1934 : std_logic ;
  signal u_psram_top_u_psram_init_n1935 : std_logic ;
  signal u_psram_top_u_psram_init_n1936 : std_logic ;
  signal u_psram_top_u_psram_init_n1937 : std_logic ;
  signal u_psram_top_u_psram_init_n1938 : std_logic ;
  signal u_psram_top_u_psram_init_n1939 : std_logic ;
  signal u_psram_top_u_psram_init_n1940 : std_logic ;
  signal u_psram_top_u_psram_init_n1941 : std_logic ;
  signal u_psram_top_u_psram_init_n1942 : std_logic ;
  signal u_psram_top_u_psram_init_n1943 : std_logic ;
  signal u_psram_top_u_psram_init_n1944 : std_logic ;
  signal u_psram_top_u_psram_init_n1945 : std_logic ;
  signal u_psram_top_u_psram_init_n1946 : std_logic ;
  signal u_psram_top_u_psram_init_n1947 : std_logic ;
  signal u_psram_top_u_psram_init_n1948 : std_logic ;
  signal u_psram_top_u_psram_init_n1949 : std_logic ;
  signal u_psram_top_u_psram_init_n1950 : std_logic ;
  signal u_psram_top_u_psram_init_n1951 : std_logic ;
  signal u_psram_top_u_psram_init_n1952 : std_logic ;
  signal u_psram_top_u_psram_init_n1953 : std_logic ;
  signal u_psram_top_u_psram_init_n1954 : std_logic ;
  signal u_psram_top_u_psram_init_n1955 : std_logic ;
  signal u_psram_top_u_psram_init_n1956 : std_logic ;
  signal u_psram_top_u_psram_init_n2112 : std_logic ;
  signal u_psram_top_u_psram_init_n2136 : std_logic ;
  signal u_psram_top_u_psram_sync_n13 : std_logic ;
  signal u_psram_top_u_psram_sync_n86 : std_logic ;
  signal u_psram_top_n492 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n920\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544\ : std_logic ;
  signal u_psram_top_u_psram_wd_rd_data_valid_d0 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg_8\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg_8\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_valid_d\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_rd_data_valid_d\ : std_logic ;
  signal u_psram_top_u_psram_init_wr_data_63 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2\ : std_logic ;
  signal u_psram_top_u_psram_init_VALUE_0 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].wr_ptr_2\ : std_logic ;
  signal u_psram_top_u_psram_init_VALUE_1 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.CONFIG_CR\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.WRITE_DATA\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_PHASE_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_DELAY\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.INIT_CALIB_DONE\ : std_logic ;
  signal u_psram_top_u_psram_sync_n348 : std_logic ;
  signal u_psram_top_u_psram_sync_n359 : std_logic ;
  signal u_psram_top_u_psram_sync_n282 : std_logic ;
  signal u_psram_top_u_psram_sync_n293 : std_logic ;
  signal u_psram_top_u_psram_sync_n304 : std_logic ;
  signal u_psram_top_u_psram_sync_n315 : std_logic ;
  signal u_psram_top_u_psram_sync_n326 : std_logic ;
  signal u_psram_top_u_psram_sync_n337 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1192\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\ : std_logic ;
  signal u_psram_top_wr_data_d_40 : std_logic ;
  signal u_psram_top_wr_data_d_40_33 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n787\ : std_logic ;
  signal u_psram_top_u_psram_init_n1868 : std_logic ;
  signal u_psram_top_u_psram_init_n1867 : std_logic ;
  signal u_psram_top_u_psram_init_n1865 : std_logic ;
  signal u_psram_top_u_psram_init_n1864 : std_logic ;
  signal u_psram_top_u_psram_init_n1863 : std_logic ;
  signal u_psram_top_u_psram_init_n1682 : std_logic ;
  signal u_psram_top_u_psram_init_n1681 : std_logic ;
  signal u_psram_top_u_psram_init_n1680 : std_logic ;
  signal u_psram_top_u_psram_init_n1385 : std_logic ;
  signal u_psram_top_u_psram_init_n1383 : std_logic ;
  signal u_psram_top_u_psram_init_n1382 : std_logic ;
  signal u_psram_top_u_psram_init_n1381 : std_logic ;
  signal u_psram_top_u_psram_init_n1200 : std_logic ;
  signal u_psram_top_u_psram_init_n1199 : std_logic ;
  signal u_psram_top_u_psram_init_n1198 : std_logic ;
  signal u_psram_top_u_psram_init_n1166 : std_logic ;
  signal u_psram_top_u_psram_init_n1164 : std_logic ;
  signal u_psram_top_u_psram_init_n1085 : std_logic ;
  signal u_psram_top_u_psram_init_n1084 : std_logic ;
  signal u_psram_top_u_psram_init_n1083 : std_logic ;
  signal u_psram_top_u_psram_init_n1082 : std_logic ;
  signal u_psram_top_u_psram_init_n1081 : std_logic ;
  signal u_psram_top_u_psram_init_n1080 : std_logic ;
  signal u_psram_top_u_psram_init_n1079 : std_logic ;
  signal u_psram_top_u_psram_init_n1078 : std_logic ;
  signal u_psram_top_u_psram_init_n1077 : std_logic ;
  signal u_psram_top_u_psram_init_n901 : std_logic ;
  signal u_psram_top_u_psram_init_n194 : std_logic ;
  signal u_psram_top_u_psram_init_n193 : std_logic ;
  signal u_psram_top_u_psram_init_n191 : std_logic ;
  signal u_psram_top_u_psram_init_n190 : std_logic ;
  signal u_psram_top_u_psram_init_n188 : std_logic ;
  signal u_psram_top_u_psram_init_n187 : std_logic ;
  signal u_psram_top_u_psram_init_n186 : std_logic ;
  signal u_psram_top_u_psram_init_n185 : std_logic ;
  signal u_psram_top_u_psram_init_n183 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1306\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1305\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n172\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n140\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n139\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1306\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1305\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n138\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n137\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1193\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1217\ : std_logic ;
  signal u_psram_top_u_psram_sync_n389 : std_logic ;
  signal u_psram_top_u_psram_sync_n388 : std_logic ;
  signal u_psram_top_u_psram_sync_n387 : std_logic ;
  signal u_psram_top_u_psram_sync_n48 : std_logic ;
  signal u_psram_top_u_psram_sync_n46 : std_logic ;
  signal u_psram_top_u_psram_sync_n45 : std_logic ;
  signal u_psram_top_u_psram_sync_n44 : std_logic ;
  signal u_psram_top_u_psram_sync_n42 : std_logic ;
  signal u_psram_top_u_psram_sync_n41 : std_logic ;
  signal u_psram_top_u_psram_sync_n40 : std_logic ;
  signal u_psram_top_u_psram_sync_n38 : std_logic ;
  signal u_psram_top_u_psram_init_n1731 : std_logic ;
  signal u_psram_top_u_psram_init_n1730 : std_logic ;
  signal u_psram_top_u_psram_init_n1249 : std_logic ;
  signal u_psram_top_u_psram_init_n1248 : std_logic ;
  signal u_psram_top_rd_data_valid_calib : std_logic ;
  signal u_psram_top_u_psram_init_n596 : std_logic ;
  signal u_psram_top_u_psram_init_n594 : std_logic ;
  signal u_psram_top_u_psram_init_n258 : std_logic ;
  signal u_psram_top_u_psram_init_n257 : std_logic ;
  signal u_psram_top_u_psram_init_n256 : std_logic ;
  signal u_psram_top_u_psram_init_n181 : std_logic ;
  signal u_psram_top_u_psram_init_n906 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_16\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_13\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_12\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_9\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_8\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_5\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_2\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1_5\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_0\ : std_logic ;
  signal u_psram_top_u_psram_init_n2459 : std_logic ;
  signal u_psram_top_u_psram_init_n162_4 : std_logic ;
  signal u_psram_top_u_psram_init_n162_5 : std_logic ;
  signal u_psram_top_u_psram_init_n162_6 : std_logic ;
  signal u_psram_top_u_psram_init_n162_7 : std_logic ;
  signal u_psram_top_u_psram_init_out_dq_Z_15 : std_logic ;
  signal u_psram_top_u_psram_init_n628_7 : std_logic ;
  signal u_psram_top_u_psram_init_n628_8 : std_logic ;
  signal u_psram_top_u_psram_init_n1150 : std_logic ;
  signal u_psram_top_u_psram_init_n1229_6 : std_logic ;
  signal u_psram_top_u_psram_init_n1265_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1265_5 : std_logic ;
  signal u_psram_top_u_psram_init_n1265_6 : std_logic ;
  signal u_psram_top_u_psram_init_n1410_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1410_5 : std_logic ;
  signal u_psram_top_u_psram_init_n1444_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1445_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1446_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1447_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1448_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1449_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1450_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1451_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1459_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1467_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1711_6 : std_logic ;
  signal u_psram_top_u_psram_init_n1747_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1747_5 : std_logic ;
  signal u_psram_top_u_psram_init_n1747_6 : std_logic ;
  signal u_psram_top_u_psram_init_n2491 : std_logic ;
  signal u_psram_top_u_psram_init_n1892_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1892_5 : std_logic ;
  signal u_psram_top_u_psram_init_n1933_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1941_4 : std_logic ;
  signal u_psram_top_u_psram_init_n1949_4 : std_logic ;
  signal u_psram_top_u_psram_sync_n86_4 : std_logic ;
  signal u_psram_top_u_psram_sync_n86_5 : std_logic ;
  signal u_psram_top_u_psram_sync_n86_6 : std_logic ;
  signal u_psram_top_u_psram_sync_n86_7 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n920\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422_6\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423_6\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544_6\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_10\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\ : std_logic ;
  signal u_psram_top_u_psram_init_wr_data_63_6 : std_logic ;
  signal u_psram_top_u_psram_init_read_over : std_logic ;
  signal u_psram_top_u_psram_init_read_over_10 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_10\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_9\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_10\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_11\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.IDLE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_21\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_22\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE_20\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE_20\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_19\ : std_logic ;
  signal u_psram_top_u_psram_sync_n348_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n348_12 : std_logic ;
  signal u_psram_top_u_psram_sync_n359_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n282_17 : std_logic ;
  signal u_psram_top_u_psram_sync_n282_18 : std_logic ;
  signal u_psram_top_u_psram_sync_n293_18 : std_logic ;
  signal u_psram_top_u_psram_sync_n304_17 : std_logic ;
  signal u_psram_top_u_psram_sync_n315_17 : std_logic ;
  signal u_psram_top_u_psram_sync_n315_18 : std_logic ;
  signal u_psram_top_u_psram_sync_n315_19 : std_logic ;
  signal u_psram_top_u_psram_sync_n326_17 : std_logic ;
  signal u_psram_top_u_psram_sync_n326_18 : std_logic ;
  signal u_psram_top_u_psram_sync_n337_17 : std_logic ;
  signal u_psram_top_u_psram_sync_n337_18 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_380\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_382\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_383\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_384\ : std_logic ;
  signal u_psram_top_u_psram_init_n1866 : std_logic ;
  signal u_psram_top_u_psram_init_n1384 : std_logic ;
  signal u_psram_top_u_psram_init_n1167 : std_logic ;
  signal u_psram_top_u_psram_init_n1082_7 : std_logic ;
  signal u_psram_top_u_psram_init_n1079_7 : std_logic ;
  signal u_psram_top_u_psram_init_n1077_7 : std_logic ;
  signal u_psram_top_u_psram_init_n901_8 : std_logic ;
  signal u_psram_top_u_psram_init_n192 : std_logic ;
  signal u_psram_top_u_psram_init_n189 : std_logic ;
  signal u_psram_top_u_psram_init_n186_7 : std_logic ;
  signal u_psram_top_u_psram_init_n184 : std_logic ;
  signal u_psram_top_u_psram_init_n182 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304_7\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304_7\ : std_logic ;
  signal u_psram_top_u_psram_sync_n389_8 : std_logic ;
  signal u_psram_top_u_psram_sync_n388_7 : std_logic ;
  signal u_psram_top_u_psram_sync_n51 : std_logic ;
  signal u_psram_top_u_psram_sync_n49 : std_logic ;
  signal u_psram_top_u_psram_sync_n47 : std_logic ;
  signal u_psram_top_u_psram_sync_n45_6 : std_logic ;
  signal u_psram_top_u_psram_sync_n43 : std_logic ;
  signal u_psram_top_u_psram_sync_n41_6 : std_logic ;
  signal u_psram_top_u_psram_sync_n40_6 : std_logic ;
  signal u_psram_top_u_psram_sync_n39 : std_logic ;
  signal u_psram_top_u_psram_sync_n37 : std_logic ;
  signal u_psram_top_u_psram_init_out_dq_Z_16 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_8\ : std_logic ;
  signal u_psram_top_u_psram_init_n256_6 : std_logic ;
  signal u_psram_top_u_psram_init_n2459_5 : std_logic ;
  signal u_psram_top_u_psram_init_n2459_6 : std_logic ;
  signal u_psram_top_u_psram_init_n2459_7 : std_logic ;
  signal u_psram_top_u_psram_init_n2459_8 : std_logic ;
  signal u_psram_top_u_psram_init_n2491_5 : std_logic ;
  signal u_psram_top_u_psram_init_n2491_6 : std_logic ;
  signal u_psram_top_u_psram_init_n2491_7 : std_logic ;
  signal u_psram_top_u_psram_init_n2491_8 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_11\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_12\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_13\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_14\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_15\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_16\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_12\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_13\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_14\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_15\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_16\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_17\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_18\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.IDLE_20\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_24\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_25\ : std_logic ;
  signal u_psram_top_u_psram_sync_n348_13 : std_logic ;
  signal u_psram_top_u_psram_sync_n348_14 : std_logic ;
  signal u_psram_top_u_psram_sync_n359_12 : std_logic ;
  signal u_psram_top_u_psram_sync_n359_13 : std_logic ;
  signal u_psram_top_u_psram_sync_n359_14 : std_logic ;
  signal u_psram_top_u_psram_sync_n282_19 : std_logic ;
  signal u_psram_top_u_psram_sync_n388_8 : std_logic ;
  signal u_psram_top_u_psram_sync_n43_7 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_17\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_18\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_19\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_20\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_21\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_22\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_23\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_24\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_25\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_26\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_19\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_20\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_21\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_22\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_23\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_24\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_25\ : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_26\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.IDLE_21\ : std_logic ;
  signal u_psram_top_u_psram_sync_ddr_rsti : std_logic ;
  signal u_psram_top_u_psram_init_n182_9 : std_logic ;
  signal u_psram_top_u_psram_init_n245_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n44_8 : std_logic ;
  signal u_psram_top_u_psram_sync_n49_8 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg_10\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4\ : std_logic ;
  signal u_psram_top_wr_data_d_32 : std_logic ;
  signal u_psram_top_wr_data_d_32_39 : std_logic ;
  signal u_psram_top_wr_data_d_32_41 : std_logic ;
  signal u_psram_top_wr_data_d_32_43 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2_11\ : std_logic ;
  signal u_psram_top_u_psram_init_read_cnt_8 : std_logic ;
  signal u_psram_top_u_psram_init_n1926_6 : std_logic ;
  signal u_psram_top_u_psram_init_n1444_7 : std_logic ;
  signal u_psram_top_u_psram_init_n1150_12 : std_logic ;
  signal u_psram_top_u_psram_init_n1165 : std_logic ;
  signal u_psram_top_u_psram_init_n1167_9 : std_logic ;
  signal u_psram_top_u_psram_init_n1382_9 : std_logic ;
  signal u_psram_top_u_psram_init_n1384_9 : std_logic ;
  signal u_psram_top_u_psram_init_n1864_9 : std_logic ;
  signal u_psram_top_u_psram_init_n1866_9 : std_logic ;
  signal u_psram_top_u_psram_init_n902 : std_logic ;
  signal u_psram_top_u_psram_init_n904 : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_29\ : std_logic ;
  signal u_psram_top_u_psram_sync_n293_20 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\ : std_logic ;
  signal u_psram_top_wr_data_d_40_37 : std_logic ;
  signal u_psram_top_wr_data_d_40_39 : std_logic ;
  signal u_psram_top_wr_data_d_40_41 : std_logic ;
  signal u_psram_top_wr_data_d_40_43 : std_logic ;
  signal u_psram_top_wr_data_d_40_45 : std_logic ;
  signal u_psram_top_wr_data_d_40_47 : std_logic ;
  signal u_psram_top_u_psram_init_SDTAP_1 : std_logic ;
  signal u_psram_top_u_psram_init_SDTAP_0 : std_logic ;
  signal u_psram_top_u_psram_sync_n43_9 : std_logic ;
  signal u_psram_top_wr_data_d_32_45 : std_logic ;
  signal u_psram_top_wr_data_d_32_47 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg_12\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg_10\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\ : std_logic ;
  signal u_psram_top_u_psram_init_wr_data_63_9 : std_logic ;
  signal u_psram_top_u_psram_init_n583_10 : std_logic ;
  signal u_psram_top_u_psram_init_n595 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\ : std_logic ;
  signal u_psram_top_u_psram_init_n259 : std_logic ;
  signal u_psram_top_u_psram_init_n597 : std_logic ;
  signal u_psram_top_u_psram_sync_n348_16 : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.ADJUST_PHASE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.TVCS_WAITE\ : std_logic ;
  signal \u_psram_top_u_psram_init_n_state.IDLE_23\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n139\ : std_logic ;
  signal u_psram_top_wr_data_d_32_49 : std_logic ;
  signal u_psram_top_wr_data_d_32_51 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n765\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n766\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n769\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n770\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n773\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n774\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n777\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n778\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n781\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n782\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n785\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n786\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n789\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n790\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n793\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n794\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n792\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791_6\ : std_logic ;
  signal u_psram_top_u_psram_init_n1537 : std_logic ;
  signal u_psram_top_u_psram_init_n1538 : std_logic ;
  signal u_psram_top_u_psram_init_n1539 : std_logic ;
  signal u_psram_top_u_psram_init_n1540 : std_logic ;
  signal u_psram_top_u_psram_init_n1541 : std_logic ;
  signal u_psram_top_u_psram_init_n1542 : std_logic ;
  signal u_psram_top_u_psram_init_n1543 : std_logic ;
  signal u_psram_top_u_psram_init_n1544 : std_logic ;
  signal u_psram_top_u_psram_init_n1545 : std_logic ;
  signal u_psram_top_u_psram_init_n1546 : std_logic ;
  signal u_psram_top_u_psram_init_n1547 : std_logic ;
  signal u_psram_top_u_psram_init_n1548 : std_logic ;
  signal u_psram_top_u_psram_init_n1549 : std_logic ;
  signal u_psram_top_u_psram_init_n1550 : std_logic ;
  signal u_psram_top_u_psram_init_n1551 : std_logic ;
  signal u_psram_top_u_psram_init_n1552 : std_logic ;
  signal u_psram_top_u_psram_init_n1553 : std_logic ;
  signal u_psram_top_u_psram_init_n1554 : std_logic ;
  signal u_psram_top_u_psram_init_n1555 : std_logic ;
  signal u_psram_top_u_psram_init_n1556 : std_logic ;
  signal u_psram_top_u_psram_init_n1557 : std_logic ;
  signal u_psram_top_u_psram_init_n1558 : std_logic ;
  signal u_psram_top_u_psram_init_n1559 : std_logic ;
  signal u_psram_top_u_psram_init_n1560 : std_logic ;
  signal u_psram_top_u_psram_init_n1561 : std_logic ;
  signal u_psram_top_u_psram_init_n1562 : std_logic ;
  signal u_psram_top_u_psram_init_n1563 : std_logic ;
  signal u_psram_top_u_psram_init_n1564 : std_logic ;
  signal u_psram_top_u_psram_init_n1565 : std_logic ;
  signal u_psram_top_u_psram_init_n1566 : std_logic ;
  signal u_psram_top_u_psram_init_n1567 : std_logic ;
  signal u_psram_top_u_psram_init_n2019 : std_logic ;
  signal u_psram_top_u_psram_init_n2020 : std_logic ;
  signal u_psram_top_u_psram_init_n2021 : std_logic ;
  signal u_psram_top_u_psram_init_n2022 : std_logic ;
  signal u_psram_top_u_psram_init_n2023 : std_logic ;
  signal u_psram_top_u_psram_init_n2024 : std_logic ;
  signal u_psram_top_u_psram_init_n2025 : std_logic ;
  signal u_psram_top_u_psram_init_n2026 : std_logic ;
  signal u_psram_top_u_psram_init_n2027 : std_logic ;
  signal u_psram_top_u_psram_init_n2028 : std_logic ;
  signal u_psram_top_u_psram_init_n2029 : std_logic ;
  signal u_psram_top_u_psram_init_n2030 : std_logic ;
  signal u_psram_top_u_psram_init_n2031 : std_logic ;
  signal u_psram_top_u_psram_init_n2032 : std_logic ;
  signal u_psram_top_u_psram_init_n2033 : std_logic ;
  signal u_psram_top_u_psram_init_n2034 : std_logic ;
  signal u_psram_top_u_psram_init_n2035 : std_logic ;
  signal u_psram_top_u_psram_init_n2036 : std_logic ;
  signal u_psram_top_u_psram_init_n2037 : std_logic ;
  signal u_psram_top_u_psram_init_n2038 : std_logic ;
  signal u_psram_top_u_psram_init_n2039 : std_logic ;
  signal u_psram_top_u_psram_init_n2040 : std_logic ;
  signal u_psram_top_u_psram_init_n2041 : std_logic ;
  signal u_psram_top_u_psram_init_n2042 : std_logic ;
  signal u_psram_top_u_psram_init_n2043 : std_logic ;
  signal u_psram_top_u_psram_init_n2044 : std_logic ;
  signal u_psram_top_u_psram_init_n2045 : std_logic ;
  signal u_psram_top_u_psram_init_n2046 : std_logic ;
  signal u_psram_top_u_psram_init_n2047 : std_logic ;
  signal u_psram_top_u_psram_init_n2048 : std_logic ;
  signal u_psram_top_u_psram_init_n2049 : std_logic ;
  signal u_psram_top_n298 : std_logic ;
  signal u_psram_top_n297 : std_logic ;
  signal u_psram_top_n296 : std_logic ;
  signal u_psram_top_n295 : std_logic ;
  signal u_psram_top_n294 : std_logic ;
  signal u_psram_top_n293 : std_logic ;
  signal u_psram_top_n292 : std_logic ;
  signal u_psram_top_n291 : std_logic ;
  signal u_psram_top_n290 : std_logic ;
  signal u_psram_top_n289 : std_logic ;
  signal u_psram_top_n288 : std_logic ;
  signal u_psram_top_n287 : std_logic ;
  signal u_psram_top_n286 : std_logic ;
  signal u_psram_top_n285 : std_logic ;
  signal u_psram_top_n284 : std_logic ;
  signal u_psram_top_n283 : std_logic ;
  signal u_psram_top_n282 : std_logic ;
  signal u_psram_top_n281 : std_logic ;
  signal u_psram_top_n280 : std_logic ;
  signal u_psram_top_n279 : std_logic ;
  signal u_psram_top_n278 : std_logic ;
  signal u_psram_top_n277 : std_logic ;
  signal u_psram_top_n276 : std_logic ;
  signal u_psram_top_n275 : std_logic ;
  signal u_psram_top_n274 : std_logic ;
  signal u_psram_top_n273 : std_logic ;
  signal u_psram_top_n272 : std_logic ;
  signal u_psram_top_n271 : std_logic ;
  signal u_psram_top_n270 : std_logic ;
  signal u_psram_top_n269 : std_logic ;
  signal u_psram_top_n268 : std_logic ;
  signal u_psram_top_n267 : std_logic ;
  signal u_psram_top_n266 : std_logic ;
  signal u_psram_top_n265 : std_logic ;
  signal u_psram_top_n264 : std_logic ;
  signal u_psram_top_n263 : std_logic ;
  signal u_psram_top_n262 : std_logic ;
  signal u_psram_top_n261 : std_logic ;
  signal u_psram_top_n260 : std_logic ;
  signal u_psram_top_n259 : std_logic ;
  signal u_psram_top_n258 : std_logic ;
  signal u_psram_top_n257 : std_logic ;
  signal u_psram_top_n256 : std_logic ;
  signal u_psram_top_n255 : std_logic ;
  signal u_psram_top_n254 : std_logic ;
  signal u_psram_top_n253 : std_logic ;
  signal u_psram_top_n252 : std_logic ;
  signal u_psram_top_n251 : std_logic ;
  signal u_psram_top_n250 : std_logic ;
  signal u_psram_top_n249 : std_logic ;
  signal u_psram_top_n248 : std_logic ;
  signal u_psram_top_n247 : std_logic ;
  signal u_psram_top_n246 : std_logic ;
  signal u_psram_top_n245 : std_logic ;
  signal u_psram_top_n244 : std_logic ;
  signal u_psram_top_n243 : std_logic ;
  signal u_psram_top_n242 : std_logic ;
  signal u_psram_top_n241 : std_logic ;
  signal u_psram_top_n240 : std_logic ;
  signal u_psram_top_n239 : std_logic ;
  signal u_psram_top_n238 : std_logic ;
  signal u_psram_top_n237 : std_logic ;
  signal u_psram_top_n236 : std_logic ;
  signal u_psram_top_n235 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n255\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n254\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n253\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n252\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n251\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n250\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n249\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n248\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n247\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n246\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n245\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n244\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n243\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n242\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n241\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n240\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n239\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n238\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n237\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n236\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n235\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n234\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n233\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n232\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n231\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n230\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n229\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n228\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n227\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n226\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n225\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n224\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n259\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n258\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n257\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n256\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n255\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n254\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n253\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n252\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n251\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n250\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n249\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n248\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n247\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n246\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n245\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n244\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n243\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n242\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n241\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n240\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n239\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n238\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n237\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n236\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n235\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n234\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n233\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n232\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n231\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n230\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n229\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n228\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n227\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n226\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n225\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n224\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n259\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n258\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n257\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n256\ : std_logic ;
  signal u_psram_top_u_psram_init_read_over_12 : std_logic ;
  signal u_psram_top_u_psram_init_n1131 : std_logic ;
  signal u_psram_top_u_psram_init_n1125 : std_logic ;
  signal u_psram_top_u_psram_init_n1275 : std_logic ;
  signal u_psram_top_u_psram_init_n2453 : std_logic ;
  signal u_psram_top_u_psram_init_n1498 : std_logic ;
  signal u_psram_top_u_psram_init_n2459_10 : std_logic ;
  signal u_psram_top_u_psram_init_n1757 : std_logic ;
  signal u_psram_top_u_psram_init_n2467 : std_logic ;
  signal u_psram_top_u_psram_init_n1980 : std_logic ;
  signal u_psram_top_u_psram_init_n2491_10 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n140\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_16\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n141\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n173\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_ptr_4\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n174\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1307\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4_14\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1308\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n137\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4_14\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n138\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1307\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4_14\ : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1308\ : std_logic ;
  signal u_psram_top_u_psram_init_n184_10 : std_logic ;
  signal u_psram_top_u_psram_init_tvcs_cnt_15 : std_logic ;
  signal u_psram_top_u_psram_init_n189_10 : std_logic ;
  signal u_psram_top_u_psram_init_n192_10 : std_logic ;
  signal u_psram_top_u_psram_init_n195 : std_logic ;
  signal u_psram_top_u_psram_init_n196 : std_logic ;
  signal u_psram_top_u_psram_init_n254 : std_logic ;
  signal u_psram_top_u_psram_init_timer_cnt_5 : std_logic ;
  signal u_psram_top_u_psram_init_n255 : std_logic ;
  signal u_psram_top_u_psram_init_n592 : std_logic ;
  signal u_psram_top_u_psram_init_timer_cnt0_5 : std_logic ;
  signal u_psram_top_u_psram_init_n593 : std_logic ;
  signal u_psram_top_u_psram_init_n1113 : std_logic ;
  signal u_psram_top_u_psram_init_n1165_12 : std_logic ;
  signal u_psram_top_u_psram_init_timer_cnt1_5 : std_logic ;
  signal u_psram_top_u_psram_init_n1168 : std_logic ;
  signal u_psram_top_u_psram_init_n1169 : std_logic ;
  signal u_psram_top_u_psram_init_n1386 : std_logic ;
  signal \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\ : std_logic ;
  signal u_psram_top_u_psram_sync_n36 : std_logic ;
  signal u_psram_top_u_psram_sync_lock_cnt_15 : std_logic ;
  signal u_psram_top_u_psram_sync_n37_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n39_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n47_11 : std_logic ;
  signal u_psram_top_u_psram_sync_n50 : std_logic ;
  signal u_psram_top_u_psram_sync_n51_11 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en\ : std_logic ;
  signal u_psram_top_n797 : std_logic ;
  signal u_psram_top_n804 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\ : std_logic ;
  signal u_psram_top_u_psram_init_calib_0 : std_logic ;
  signal u_psram_top_u_psram_init_calib_1 : std_logic ;
  signal \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n141\ : std_logic ;
  signal GND_0 : std_logic ;
  signal VCC_0 : std_logic ;
  signal \u_psram_top/u_psram_wd/in_dq\ : std_logic_vector(15 downto 0);
  signal \u_psram_top/u_psram_wd/in_rwds\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/dll_step\ : std_logic_vector(7 downto 0);
  signal \u_psram_top/u_psram_wd/in_dq_p\ : std_logic_vector(15 downto 0);
  signal \u_psram_top/u_psram_wd/DF_d\ : std_logic_vector(15 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/out_rwds\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rwds_ts_Z\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_cs\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\ : std_logic_vector(7 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\ : std_logic_vector(7 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_out\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clkn_out\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/out_rwds\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rwds_ts_Z\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_cs\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\ : std_logic_vector(15 downto 8);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\ : std_logic_vector(15 downto 8);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\ : std_logic_vector(63 downto 32);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/clk_out\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/rd_data_d\ : std_logic_vector(63 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\ : std_logic_vector(18 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\ : std_logic_vector(22 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\ : std_logic_vector(63 downto 16);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d\ : std_logic_vector(3 downto 3);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\ : std_logic_vector(3 downto 3);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_Z\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\ : std_logic_vector(19 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\ : std_logic_vector(21 downto 1);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\ : std_logic_vector(3 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0\ : std_logic_vector(2 downto 2);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all\ : std_logic_vector(3 downto 3);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_Z\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_init/phase_cnt\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].add_cnt\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\ : std_logic_vector(7 downto 0);
  signal \u_psram_top/u_psram_init/adjust_over\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].times_reg\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_init/delay_wait_over\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/calib_done\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/calib_Z\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].add_cnt\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\ : std_logic_vector(7 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].times_reg\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_sync/lock_syn\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_sync/cs_memsync\ : std_logic_vector(5 downto 2);
  signal \u_psram_top/u_psram_sync/flag\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_sync/count\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\ : std_logic_vector(0 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\ : std_logic_vector(4 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\ : std_logic_vector(1 downto 1);
  signal \u_psram_top/u_psram_init/tvcs_cnt\ : std_logic_vector(15 downto 0);
  signal \u_psram_top/u_psram_init/timer_cnt\ : std_logic_vector(5 downto 0);
  signal \u_psram_top/u_psram_init/timer_cnt0\ : std_logic_vector(5 downto 0);
  signal \u_psram_top/u_psram_init/wr_data_calib\ : std_logic_vector(63 downto 58);
  signal \u_psram_top/u_psram_init/read_cnt\ : std_logic_vector(8 downto 0);
  signal \u_psram_top/u_psram_init/timer_cnt1\ : std_logic_vector(5 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_init/SDTAP_Z\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/VALUE_Z\ : std_logic_vector(1 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].check_cnt\ : std_logic_vector(5 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[0].id_reg\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\ : std_logic_vector(2 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].check_cnt\ : std_logic_vector(5 downto 0);
  signal \u_psram_top/u_psram_init/read_calibration[1].id_reg\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_sync/lock_cnt\ : std_logic_vector(15 downto 0);
  signal \u_psram_top/wr_data_d\ : std_logic_vector(63 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\ : std_logic_vector(31 downto 0);
  signal \u_psram_top/u_psram_init/out_dq_Z\ : std_logic_vector(62 downto 15);
  signal \u_psram_top/addr_d\ : std_logic_vector(20 downto 0);
  signal NN : std_logic;
  signal NN_0 : std_logic;
  signal NN_1 : std_logic;
begin
\u_psram_top/u_psram_wd/dq_iobuf_gen[0].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(0),
  IO => IO_psram_dq(0),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(0),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(0));
\u_psram_top/u_psram_wd/dq_iobuf_gen[1].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(1),
  IO => IO_psram_dq(1),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(1),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(1));
\u_psram_top/u_psram_wd/dq_iobuf_gen[2].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(2),
  IO => IO_psram_dq(2),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(2),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(2));
\u_psram_top/u_psram_wd/dq_iobuf_gen[3].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(3),
  IO => IO_psram_dq(3),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(3),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(3));
\u_psram_top/u_psram_wd/dq_iobuf_gen[4].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(4),
  IO => IO_psram_dq(4),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(4),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(4));
\u_psram_top/u_psram_wd/dq_iobuf_gen[5].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(5),
  IO => IO_psram_dq(5),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(5),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(5));
\u_psram_top/u_psram_wd/dq_iobuf_gen[6].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(6),
  IO => IO_psram_dq(6),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(6),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(6));
\u_psram_top/u_psram_wd/dq_iobuf_gen[7].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(7),
  IO => IO_psram_dq(7),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(7),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(7));
\u_psram_top/u_psram_wd/dq_iobuf_gen[8].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(8),
  IO => IO_psram_dq(8),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(8),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(8));
\u_psram_top/u_psram_wd/dq_iobuf_gen[9].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(9),
  IO => IO_psram_dq(9),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(9),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(9));
\u_psram_top/u_psram_wd/dq_iobuf_gen[10].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(10),
  IO => IO_psram_dq(10),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(10),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(10));
\u_psram_top/u_psram_wd/dq_iobuf_gen[11].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(11),
  IO => IO_psram_dq(11),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(11),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(11));
\u_psram_top/u_psram_wd/dq_iobuf_gen[12].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(12),
  IO => IO_psram_dq(12),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(12),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(12));
\u_psram_top/u_psram_wd/dq_iobuf_gen[13].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(13),
  IO => IO_psram_dq(13),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(13),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(13));
\u_psram_top/u_psram_wd/dq_iobuf_gen[14].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(14),
  IO => IO_psram_dq(14),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(14),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(14));
\u_psram_top/u_psram_wd/dq_iobuf_gen[15].dq_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_dq\(15),
  IO => IO_psram_dq(15),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(15),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(15));
\u_psram_top/u_psram_wd/u_clk_gen0\: OBUF
port map (
  O => O_psram_ck(0),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_out\(0));
\u_psram_top/u_psram_wd/u_clkn_gen_n0\: OBUF
port map (
  O => O_psram_ck_n(0),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clkn_out\(0));
\u_psram_top/u_psram_wd/u_clk_gen1\: ELVDS_OBUF
port map (
  O => O_psram_ck(1),
  OB => O_psram_ck_n(1),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/clk_out\(1));
\u_psram_top/u_psram_wd/rwds_iobuf_gen[0].rwds_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_rwds\(0),
  IO => IO_psram_rwds(0),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/out_rwds\(0),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rwds_ts_Z\(0));
\u_psram_top/u_psram_wd/rwds_iobuf_gen[1].rwds_iobuf\: IOBUF
port map (
  O => \u_psram_top/u_psram_wd/in_rwds\(1),
  IO => IO_psram_rwds(1),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/out_rwds\(1),
  OEN => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rwds_ts_Z\(1));
\u_psram_top/u_psram_wd/cs_iobuf_gen[0].cs_obuf\: OBUF
port map (
  O => O_psram_cs_n(0),
  I => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_cs\(0));
\u_psram_top/u_psram_wd/cs_iobuf_gen[1].cs_obuf\: OBUF
port map (
  O => O_psram_cs_n(1),
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_cs\(1));
\u_psram_top/u_dll\: DLL
generic map (
  CODESCAL => "101",
  DIV_SEL => '1',
  DLL_FORCE => 0,
  SCAL_EN => "false"
)
port map (
  STEP(7 downto 0) => \u_psram_top/dll_step\(7 downto 0),
  LOCK => u_psram_top_dll_lock,
  UPDNCNTL => u_psram_top_u_psram_sync_uddcntln,
  STOP => u_psram_top_n804,
  CLKIN => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_dll_rsti);
\u_psram_top/u_dqce_clk_x2p\: DHCEN
port map (
  CLKOUT => u_psram_top_clk_x2p,
  CLKIN => memory_clk_p,
  CE => u_psram_top_u_psram_sync_stop);
\u_psram_top/u_dqce_clk_x2\: DHCEN
port map (
  CLKOUT => u_psram_top_clk_x2,
  CLKIN => memory_clk,
  CE => u_psram_top_u_psram_sync_stop);
\u_psram_top/clkdiv\: CLKDIV
generic map (
  DIV_MODE => "2",
  GSREN => "false"
)
port map (
  CLKOUT => NN_0,
  CALIB => GND_0,
  HCLKIN => u_psram_top_clk_x2,
  RESETN => u_psram_top_n492);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[0].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(0),
  DF => \u_psram_top/u_psram_wd/DF_d\(0),
  DI => \u_psram_top/u_psram_wd/in_dq\(0),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[1].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(1),
  DF => \u_psram_top/u_psram_wd/DF_d\(1),
  DI => \u_psram_top/u_psram_wd/in_dq\(1),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[2].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(2),
  DF => \u_psram_top/u_psram_wd/DF_d\(2),
  DI => \u_psram_top/u_psram_wd/in_dq\(2),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[3].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(3),
  DF => \u_psram_top/u_psram_wd/DF_d\(3),
  DI => \u_psram_top/u_psram_wd/in_dq\(3),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[4].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(4),
  DF => \u_psram_top/u_psram_wd/DF_d\(4),
  DI => \u_psram_top/u_psram_wd/in_dq\(4),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[5].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(5),
  DF => \u_psram_top/u_psram_wd/DF_d\(5),
  DI => \u_psram_top/u_psram_wd/in_dq\(5),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[6].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(6),
  DF => \u_psram_top/u_psram_wd/DF_d\(6),
  DI => \u_psram_top/u_psram_wd/in_dq\(6),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[0].[7].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(7),
  DF => \u_psram_top/u_psram_wd/DF_d\(7),
  DI => \u_psram_top/u_psram_wd/in_dq\(7),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(0),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[0].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(8),
  DF => \u_psram_top/u_psram_wd/DF_d\(8),
  DI => \u_psram_top/u_psram_wd/in_dq\(8),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[1].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(9),
  DF => \u_psram_top/u_psram_wd/DF_d\(9),
  DI => \u_psram_top/u_psram_wd/in_dq\(9),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[2].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(10),
  DF => \u_psram_top/u_psram_wd/DF_d\(10),
  DI => \u_psram_top/u_psram_wd/in_dq\(10),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[3].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(11),
  DF => \u_psram_top/u_psram_wd/DF_d\(11),
  DI => \u_psram_top/u_psram_wd/in_dq\(11),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[4].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(12),
  DF => \u_psram_top/u_psram_wd/DF_d\(12),
  DI => \u_psram_top/u_psram_wd/in_dq\(12),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[5].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(13),
  DF => \u_psram_top/u_psram_wd/DF_d\(13),
  DI => \u_psram_top/u_psram_wd/in_dq\(13),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[6].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(14),
  DF => \u_psram_top/u_psram_wd/DF_d\(14),
  DI => \u_psram_top/u_psram_wd/in_dq\(14),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/dq_iodelay_gen0[1].[7].iodelay\: IODELAY
generic map (
  C_STATIC_DLY => 0
)
port map (
  DO => \u_psram_top/u_psram_wd/in_dq_p\(15),
  DF => \u_psram_top/u_psram_wd/DF_d\(15),
  DI => \u_psram_top/u_psram_wd/in_dq\(15),
  SDTAP => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  VALUE => \u_psram_top/u_psram_init/VALUE_Z\(1),
  SETN => GND_0);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/out_rwds\(0),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rwds_ts_Z\(0),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(0),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(1),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(2),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(3),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_cs\(0),
  Q1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_oser4\,
  D3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n920\,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(0),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(0),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(0),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(1),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(2),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(3),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(1),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(1),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(4),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(5),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(6),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(7),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(2),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(2),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(8),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(9),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(10),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(11),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(3),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(3),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(12),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(13),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(14),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(15),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(4),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(4),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(16),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(17),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(18),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(19),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(5),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(5),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(20),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(21),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(22),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(23),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(6),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(6),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(24),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(25),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(26),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(27),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dq\(7),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oser4_dqts\(7),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(28),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(29),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(30),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(31),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(24),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(16),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(8),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(0),
  D => \u_psram_top/u_psram_wd/in_dq_p\(0),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(25),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(17),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(9),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(1),
  D => \u_psram_top/u_psram_wd/in_dq_p\(1),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(26),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(18),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(10),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(2),
  D => \u_psram_top/u_psram_wd/in_dq_p\(2),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(27),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(19),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(11),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(3),
  D => \u_psram_top/u_psram_wd/in_dq_p\(3),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(28),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(20),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(12),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(4),
  D => \u_psram_top/u_psram_wd/in_dq_p\(4),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(29),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(21),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(13),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(5),
  D => \u_psram_top/u_psram_wd/in_dq_p\(5),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(30),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(22),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(14),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(6),
  D => \u_psram_top/u_psram_wd/in_dq_p\(6),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(31),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(23),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(15),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(7),
  D => \u_psram_top/u_psram_wd/in_dq_p\(7),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(0),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_out\(0),
  Q1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_genclkpos.u_ck_gen\,
  D3 => GND_0,
  D2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544\,
  D1 => GND_0,
  D0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544\,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2p,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ckn_gen\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clkn_out\(0),
  Q1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_genclkpos.u_ckn_gen\,
  D3 => VCC_0,
  D2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\,
  D1 => VCC_0,
  D0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2p,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mask_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/out_rwds\(1),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rwds_ts_Z\(1),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(0),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(1),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(2),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(3),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/cs_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_cs\(1),
  Q1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_cs_oser4\,
  D3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  D0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n920\,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[0].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(8),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(8),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(0),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(1),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(2),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(3),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[1].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(9),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(9),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(4),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(5),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(6),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(7),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[2].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(10),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(10),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(8),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(9),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(10),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(11),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[3].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(11),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(11),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(12),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(13),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(14),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(15),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[4].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(12),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(12),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(16),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(17),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(18),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(19),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[5].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(13),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(13),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(20),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(21),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(22),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(23),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[6].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(14),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(14),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(24),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(25),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(26),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(27),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oserdes_data_gen[7].dq_oser4\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dq\(15),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/oser4_dqts\(15),
  D3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(28),
  D2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(29),
  D1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(30),
  D0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(31),
  TX1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  TX0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(56),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(48),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(40),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(32),
  D => \u_psram_top/u_psram_wd/in_dq_p\(8),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(57),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(49),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(41),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(33),
  D => \u_psram_top/u_psram_wd/in_dq_p\(9),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(58),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(50),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(42),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(34),
  D => \u_psram_top/u_psram_wd/in_dq_p\(10),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(59),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(51),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(43),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(35),
  D => \u_psram_top/u_psram_wd/in_dq_p\(11),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(60),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(52),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(44),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(36),
  D => \u_psram_top/u_psram_wd/in_dq_p\(12),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(61),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(53),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(45),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(37),
  D => \u_psram_top/u_psram_wd/in_dq_p\(13),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(62),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(54),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(46),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(38),
  D => \u_psram_top/u_psram_wd/in_dq_p\(14),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4\: IDES4
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(63),
  Q1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(55),
  Q2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(47),
  Q3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(39),
  D => \u_psram_top/u_psram_wd/in_dq_p\(15),
  CALIB => \u_psram_top/u_psram_init/calib_Z\(1),
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen\: OSER4
generic map (
  HWL => "true",
  TXCLK_POL => '0'
)
port map (
  Q0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/clk_out\(1),
  Q1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_genclkneg.u_ck_gen\,
  D3 => VCC_0,
  D2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\,
  D1 => VCC_0,
  D0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\,
  TX1 => GND_0,
  TX0 => GND_0,
  PCLK => NN_0,
  FCLK => u_psram_top_clk_x2p,
  RESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_63_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(63),
  D => u_psram_top_n235,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_62_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(62),
  D => u_psram_top_n236,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_61_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(61),
  D => u_psram_top_n237,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_60_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(60),
  D => u_psram_top_n238,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_59_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(59),
  D => u_psram_top_n239,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_58_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(58),
  D => u_psram_top_n240,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_57_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(57),
  D => u_psram_top_n241,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_56_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(56),
  D => u_psram_top_n242,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_55_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(55),
  D => u_psram_top_n243,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_54_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(54),
  D => u_psram_top_n244,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_53_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(53),
  D => u_psram_top_n245,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_52_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(52),
  D => u_psram_top_n246,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_51_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(51),
  D => u_psram_top_n247,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_50_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(50),
  D => u_psram_top_n248,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_49_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(49),
  D => u_psram_top_n249,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_48_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(48),
  D => u_psram_top_n250,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_47_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(47),
  D => u_psram_top_n251,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_46_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(46),
  D => u_psram_top_n252,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_45_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(45),
  D => u_psram_top_n253,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_44_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(44),
  D => u_psram_top_n254,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_43_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(43),
  D => u_psram_top_n255,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_42_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(42),
  D => u_psram_top_n256,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_41_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(41),
  D => u_psram_top_n257,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_40_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(40),
  D => u_psram_top_n258,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_39_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(39),
  D => u_psram_top_n259,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_38_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(38),
  D => u_psram_top_n260,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_37_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(37),
  D => u_psram_top_n261,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_36_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(36),
  D => u_psram_top_n262,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_35_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(35),
  D => u_psram_top_n263,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_34_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(34),
  D => u_psram_top_n264,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_33_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(33),
  D => u_psram_top_n265,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_32_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(32),
  D => u_psram_top_n266,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_31_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(31),
  D => u_psram_top_n267,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_30_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(30),
  D => u_psram_top_n268,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_29_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(29),
  D => u_psram_top_n269,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_28_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(28),
  D => u_psram_top_n270,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_27_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(27),
  D => u_psram_top_n271,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_26_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(26),
  D => u_psram_top_n272,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_25_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(25),
  D => u_psram_top_n273,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_24_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(24),
  D => u_psram_top_n274,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_23_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(23),
  D => u_psram_top_n275,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_22_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(22),
  D => u_psram_top_n276,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_21_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(21),
  D => u_psram_top_n277,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_20_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(20),
  D => u_psram_top_n278,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_19_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(19),
  D => u_psram_top_n279,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_18_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(18),
  D => u_psram_top_n280,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_17_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(17),
  D => u_psram_top_n281,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_16_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(16),
  D => u_psram_top_n282,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_15_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(15),
  D => u_psram_top_n283,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_14_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(14),
  D => u_psram_top_n284,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_13_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(13),
  D => u_psram_top_n285,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_12_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(12),
  D => u_psram_top_n286,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_11_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(11),
  D => u_psram_top_n287,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_10_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(10),
  D => u_psram_top_n288,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_9_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(9),
  D => u_psram_top_n289,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_8_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(8),
  D => u_psram_top_n290,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_7_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(7),
  D => u_psram_top_n291,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_6_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(6),
  D => u_psram_top_n292,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_5_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(5),
  D => u_psram_top_n293,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_4_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(4),
  D => u_psram_top_n294,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(3),
  D => u_psram_top_n295,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(2),
  D => u_psram_top_n296,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_1_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(1),
  D => u_psram_top_n297,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/rd_data_d\(0),
  D => u_psram_top_n298,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/rd_data_valid_d_s0\: DFFC
port map (
  Q => u_psram_top_rd_data_valid_d,
  D => u_psram_top_u_psram_wd_rd_data_valid_d0,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_18_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(18),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(17),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_16_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(16),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(15),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_14_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(14),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(13),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_12_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(12),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(11),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_10_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(10),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(9),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_8_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(8),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(7),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_6_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(6),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(5),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_4_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(4),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(3),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_22_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(22),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(21),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_20_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(20),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(19),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_18_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(18),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(17),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_16_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(16),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(15),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_14_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(14),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(13),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_12_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(12),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(11),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(10),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(9),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(8),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(7),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_6_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(6),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(5),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_4_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(4),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(3),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_en\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_31_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(31),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n224\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_30_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(30),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n225\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_29_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(29),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n226\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_28_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(28),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n227\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_27_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(27),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n228\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_26_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(26),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n229\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_25_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(25),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n230\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_24_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(24),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n231\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_23_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(23),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n232\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_22_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(22),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n233\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_21_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(21),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n234\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_20_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(20),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n235\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_19_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(19),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n236\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_18_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(18),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n237\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_17_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(17),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n238\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_16_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(16),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n239\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_15_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(15),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n240\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_14_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(14),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n241\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_13_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(13),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n242\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_12_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(12),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n243\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_11_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(11),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n244\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_10_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(10),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n245\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_9_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(9),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n246\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_8_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(8),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n247\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_7_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(7),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n248\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_6_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(6),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n249\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_5_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(5),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n250\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_4_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n251\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n252\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n253\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n254\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n255\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n256\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n257\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n258\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n259\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_60_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(60),
  D => VCC_0,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(49),
  D => \u_psram_top/addr_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(48),
  D => \u_psram_top/addr_d\(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_47_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(47),
  D => \u_psram_top/addr_d\(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(46),
  D => \u_psram_top/addr_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(45),
  D => \u_psram_top/addr_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_44_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(44),
  D => \u_psram_top/addr_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(43),
  D => \u_psram_top/addr_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(42),
  D => \u_psram_top/addr_d\(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(41),
  D => \u_psram_top/addr_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(40),
  D => \u_psram_top/addr_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(39),
  D => \u_psram_top/addr_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_38_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(38),
  D => \u_psram_top/addr_d\(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_37_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(37),
  D => \u_psram_top/addr_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_36_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(36),
  D => \u_psram_top/addr_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_35_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(35),
  D => \u_psram_top/addr_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_34_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(34),
  D => \u_psram_top/addr_d\(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_33_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(33),
  D => \u_psram_top/addr_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_32_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(32),
  D => \u_psram_top/addr_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(18),
  D => \u_psram_top/addr_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(17),
  D => \u_psram_top/addr_d\(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(16),
  D => \u_psram_top/addr_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  D => \u_psram_top/u_psram_init/out_dq_Z\(62),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n792\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n765\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n766\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n768\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n769\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n770\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n772\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n773\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n774\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n777\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n778\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n781\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n782\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n787\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n785\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n786\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n789\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n790\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791_6\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n793\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n794\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7\(1),
  D => \u_psram_top/u_psram_init/out_dq_Z\(15),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6\(0),
  D => \u_psram_top/u_psram_init/out_dq_Z\(16),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1217\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1192\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1193\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_Z\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1324\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_19_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(19),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(18),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_17_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(17),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(16),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_15_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(15),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(14),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_13_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(13),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(12),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_11_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(11),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(10),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_9_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(9),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(8),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_7_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(7),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(6),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_5_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(5),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(4),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_21_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(21),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(20),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_19_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(19),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(18),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_17_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(17),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(16),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_15_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(15),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(14),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_13_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(13),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(12),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_11_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(11),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(10),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_9_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(9),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(8),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_7_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(7),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(6),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_5_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(5),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(4),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(0),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_31_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(31),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n224\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_30_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(30),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n225\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_29_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(29),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n226\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_28_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(28),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n227\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_27_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(27),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n228\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_26_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(26),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n229\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_25_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(25),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n230\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_24_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(24),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n231\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_23_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(23),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n232\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_22_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(22),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n233\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_21_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(21),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n234\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_20_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(20),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n235\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_19_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(19),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n236\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_18_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(18),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n237\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_17_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(17),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n238\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_16_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(16),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n239\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_15_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(15),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n240\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_14_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(14),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n241\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_13_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(13),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n242\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_12_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(12),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n243\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_11_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(11),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n244\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_10_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(10),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n245\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_9_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(9),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n246\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_8_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(8),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n247\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_7_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(7),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n248\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_6_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(6),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n249\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_5_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(5),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n250\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_4_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n251\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n252\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n253\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n254\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n255\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n256\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n257\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n258\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/data_mask_d\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n259\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(63),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(47),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(39),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(46),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(38),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(45),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(37),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(44),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(36),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(43),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(35),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(42),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(34),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(49),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(41),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(33),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(48),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(1),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(40),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(32),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(60),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q2\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(18),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q1\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(17),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q0\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(16),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all\(3),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\(2),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\(2),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6\(0),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\(0),
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/qi7\(1),
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_Z\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1324\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_datats_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_datats\,
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.TVCS_WAITE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  D => \u_psram_top_u_psram_init_n_state.TVCS_WAITE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.CONFIG_CR_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.CONFIG_CR\,
  D => \u_psram_top_u_psram_init_n_state.CONFIG_CR\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.WRITE_DATA_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.WRITE_DATA\,
  D => \u_psram_top_u_psram_init_n_state.WRITE_DATA\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.READ_CHECK_DATA_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  D => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_WAITE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\,
  D => \u_psram_top_u_psram_init_n_state.ADJUST_PHASE_WAITE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.ADJUST_PHASE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\,
  D => \u_psram_top_u_psram_init_n_state.ADJUST_PHASE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.INIT_CALIB_WAITE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.INIT_CALIB_WAITE\,
  D => \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_WAITE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  D => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.ADJUST_DELAY_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  D => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0\: DFFC
port map (
  Q => \u_psram_top_u_psram_init_c_state.INIT_CALIB_DONE\,
  D => \u_psram_top_u_psram_init_n_state.INIT_CALIB_DONE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/Tvcs_done_s0\: DFFCE
port map (
  Q => u_psram_top_u_psram_init_Tvcs_done,
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n162,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/config_done_s0\: DFFCE
port map (
  Q => u_psram_top_u_psram_init_config_done_Z,
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n245,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/write_done_s0\: DFFCE
port map (
  Q => u_psram_top_u_psram_init_write_done,
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n583,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/cmd_s0\: DFFC
port map (
  Q => u_psram_top_u_psram_init_cmd_calib,
  D => u_psram_top_u_psram_init_n628,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/cmd_en_s0\: DFFC
port map (
  Q => u_psram_top_u_psram_init_cmd_en_calib,
  D => u_psram_top_u_psram_init_n906,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/rd_data_valid_d_s0\: DFFC
port map (
  Q => u_psram_top_u_psram_init_rd_data_valid_d,
  D => u_psram_top_rd_data_valid_calib,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_clr_s0\: DFFC
port map (
  Q => u_psram_top_u_psram_init_timer_cnt1_clr,
  D => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/phase_cnt_4_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/phase_cnt\(4),
  D => u_psram_top_u_psram_init_n1127,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1125,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/phase_cnt_3_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/phase_cnt\(3),
  D => u_psram_top_u_psram_init_n1128,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1125,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/phase_cnt_2_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/phase_cnt\(2),
  D => u_psram_top_u_psram_init_n1129,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1125,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/phase_cnt_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/phase_cnt\(1),
  D => u_psram_top_u_psram_init_n1130,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1125,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/phase_over_s0\: DFFCE
port map (
  Q => u_psram_top_u_psram_init_phase_over,
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1150_12,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(2),
  D => u_psram_top_u_psram_init_n1248,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(1),
  D => u_psram_top_u_psram_init_n1249,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(0),
  D => u_psram_top_u_psram_init_n1250,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_7_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(7),
  D => u_psram_top_u_psram_init_n1268,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_6_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(6),
  D => u_psram_top_u_psram_init_n1269,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_5_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(5),
  D => u_psram_top_u_psram_init_n1270,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_4_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(4),
  D => u_psram_top_u_psram_init_n1271,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_3_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(3),
  D => u_psram_top_u_psram_init_n1272,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_2_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(2),
  D => u_psram_top_u_psram_init_n1273,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(1),
  D => u_psram_top_u_psram_init_n1274,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/adjust_over_0_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/adjust_over\(0),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1265,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].times_reg_4_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(4),
  D => u_psram_top_u_psram_init_n1494,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2459_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].times_reg_3_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(3),
  D => u_psram_top_u_psram_init_n1495,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2459_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].times_reg_2_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(2),
  D => u_psram_top_u_psram_init_n1496,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2459_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].times_reg_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(1),
  D => u_psram_top_u_psram_init_n1497,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2459_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/delay_wait_over_0_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/delay_wait_over\(0),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1630,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/calib_done_0_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/calib_done\(0),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1654,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/calib_0_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/calib_Z\(0),
  D => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_calib_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(2),
  D => u_psram_top_u_psram_init_n1730,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(1),
  D => u_psram_top_u_psram_init_n1731,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(0),
  D => u_psram_top_u_psram_init_n1732,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_7_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(7),
  D => u_psram_top_u_psram_init_n1750,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_6_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(6),
  D => u_psram_top_u_psram_init_n1751,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_5_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(5),
  D => u_psram_top_u_psram_init_n1752,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_4_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(4),
  D => u_psram_top_u_psram_init_n1753,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_3_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(3),
  D => u_psram_top_u_psram_init_n1754,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_2_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(2),
  D => u_psram_top_u_psram_init_n1755,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(1),
  D => u_psram_top_u_psram_init_n1756,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/adjust_over_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/adjust_over\(1),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1747,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].times_reg_4_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(4),
  D => u_psram_top_u_psram_init_n1976,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2491_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].times_reg_3_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(3),
  D => u_psram_top_u_psram_init_n1977,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2491_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].times_reg_2_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(2),
  D => u_psram_top_u_psram_init_n1978,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2491_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].times_reg_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(1),
  D => u_psram_top_u_psram_init_n1979,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2491_10,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/delay_wait_over_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/delay_wait_over\(1),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2112,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/calib_done_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/calib_done\(1),
  D => VCC_0,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n2136,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/calib_1_s0\: DFFCE
port map (
  Q => \u_psram_top/u_psram_init/calib_Z\(1),
  D => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_calib_1,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/init_calib_s0\: DFFCE
port map (
  Q => NN_1,
  D => VCC_0,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_c_state.INIT_CALIB_DONE\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/c_state.IDLE_s0\: DFFP
port map (
  Q => \u_psram_top_u_psram_init_c_state.IDLE\,
  D => \u_psram_top_u_psram_init_n_state.IDLE_23\,
  CLK => NN_0,
  PRESET => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_sync/lock_syn_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/lock_syn\(0),
  D => u_psram_top_u_psram_sync_n13,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_d2_s0\: DFFCE
port map (
  Q => u_psram_top_u_psram_sync_lock_d2,
  D => VCC_0,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_n86,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_5_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/cs_memsync\(5),
  D => u_psram_top_u_psram_sync_n282,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_4_s0\: DFFC
port map (
  Q => u_psram_top_u_psram_sync_stop,
  D => u_psram_top_u_psram_sync_n293,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_3_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/cs_memsync\(3),
  D => u_psram_top_u_psram_sync_n304,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/cs_memsync\(2),
  D => u_psram_top_u_psram_sync_n315,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_0_s0\: DFFC
port map (
  Q => NN,
  D => u_psram_top_u_psram_sync_n337,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/dll_rst_s0\: DFFP
port map (
  Q => u_psram_top_u_psram_sync_dll_rsti,
  D => GND_0,
  CLK => clk_d,
  PRESET => u_psram_top_n797);
\u_psram_top/u_psram_sync/flag_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/flag\(1),
  D => u_psram_top_u_psram_sync_n348,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/flag_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/flag\(0),
  D => u_psram_top_u_psram_sync_n359,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/count_2_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/count\(2),
  D => u_psram_top_u_psram_sync_n387,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/count_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/count\(1),
  D => u_psram_top_u_psram_sync_n388,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/count_0_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/count\(0),
  D => u_psram_top_u_psram_sync_n389,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_syn_1_s0\: DFFC
port map (
  Q => \u_psram_top/u_psram_sync/lock_syn\(1),
  D => \u_psram_top/u_psram_sync/lock_syn\(0),
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/cs_memsync_1_s0\: DFFP
port map (
  Q => u_psram_top_u_psram_sync_uddcntln,
  D => u_psram_top_u_psram_sync_n326,
  CLK => clk_d,
  PRESET => u_psram_top_n797);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg\,
  D => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg_8\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  D => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg_8\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n137\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_16\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n138\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_16\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n139\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_16\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n172\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_ptr_4\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_63_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA\(63),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg\,
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n882\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg_10\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg\,
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n882\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg_12\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n906\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg_10\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1305\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1306\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1333\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_valid_d\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n139\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n140\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n141\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1305\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(2),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1306\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4_14\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1333\,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_rd_data_valid_d\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(15),
  D => u_psram_top_u_psram_init_n181,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(14),
  D => u_psram_top_u_psram_init_n182_9,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(13),
  D => u_psram_top_u_psram_init_n183,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(11),
  D => u_psram_top_u_psram_init_n185,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(10),
  D => u_psram_top_u_psram_init_n186,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(9),
  D => u_psram_top_u_psram_init_n187,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(8),
  D => u_psram_top_u_psram_init_n188,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(6),
  D => u_psram_top_u_psram_init_n190,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(5),
  D => u_psram_top_u_psram_init_n191,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(3),
  D => u_psram_top_u_psram_init_n193,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(2),
  D => u_psram_top_u_psram_init_n194,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_tvcs_cnt_15,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(3),
  D => u_psram_top_u_psram_init_n256,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(2),
  D => u_psram_top_u_psram_init_n257,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(1),
  D => u_psram_top_u_psram_init_n258,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(0),
  D => u_psram_top_u_psram_init_n259,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(3),
  D => u_psram_top_u_psram_init_n594,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt0_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(2),
  D => u_psram_top_u_psram_init_n595,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt0_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(1),
  D => u_psram_top_u_psram_init_n596,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt0_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(0),
  D => u_psram_top_u_psram_init_n597,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt0_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/wr_data_63_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/wr_data_calib\(63),
  D => u_psram_top_u_psram_init_n904,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_wr_data_63,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/wr_data_62_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/wr_data_calib\(62),
  D => u_psram_top_u_psram_init_n902,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_wr_data_63,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/wr_data_58_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/wr_data_calib\(58),
  D => u_psram_top_u_psram_init_n901,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_wr_data_63,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(8),
  D => u_psram_top_u_psram_init_n1077,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(7),
  D => u_psram_top_u_psram_init_n1078,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(6),
  D => u_psram_top_u_psram_init_n1079,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(5),
  D => u_psram_top_u_psram_init_n1080,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(4),
  D => u_psram_top_u_psram_init_n1081,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(3),
  D => u_psram_top_u_psram_init_n1082,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(2),
  D => u_psram_top_u_psram_init_n1083,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(1),
  D => u_psram_top_u_psram_init_n1084,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_cnt\(0),
  D => u_psram_top_u_psram_init_n1085,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_read_cnt_8,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(5),
  D => u_psram_top_u_psram_init_n1164,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt1_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(3),
  D => u_psram_top_u_psram_init_n1166,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt1_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(2),
  D => u_psram_top_u_psram_init_n1167_9,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_timer_cnt1_5,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  D => u_psram_top_u_psram_init_n1198,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  D => u_psram_top_u_psram_init_n1199,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  D => u_psram_top_u_psram_init_n1200,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/SDTAP_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/SDTAP_Z\(0),
  D => u_psram_top_u_psram_init_n1212,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_SDTAP_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/VALUE_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/VALUE_Z\(0),
  D => u_psram_top_u_psram_init_n1229,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_VALUE_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(5),
  D => u_psram_top_u_psram_init_n1381,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(4),
  D => u_psram_top_u_psram_init_n1382,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(3),
  D => u_psram_top_u_psram_init_n1383,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(2),
  D => u_psram_top_u_psram_init_n1384_9,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1),
  D => u_psram_top_u_psram_init_n1385,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_31_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(31),
  D => u_psram_top_u_psram_init_n1410,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1443,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_30_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(30),
  D => u_psram_top_u_psram_init_n1537,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1444,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_29_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(29),
  D => u_psram_top_u_psram_init_n1538,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1445,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_28_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(28),
  D => u_psram_top_u_psram_init_n1539,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1446,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_27_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(27),
  D => u_psram_top_u_psram_init_n1540,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1447,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_26_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(26),
  D => u_psram_top_u_psram_init_n1541,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1448,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_25_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(25),
  D => u_psram_top_u_psram_init_n1542,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1449,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_24_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(24),
  D => u_psram_top_u_psram_init_n1543,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1450,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_23_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(23),
  D => u_psram_top_u_psram_init_n1544,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1451,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_22_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(22),
  D => u_psram_top_u_psram_init_n1545,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1452,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_21_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(21),
  D => u_psram_top_u_psram_init_n1546,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1453,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_20_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(20),
  D => u_psram_top_u_psram_init_n1547,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1454,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(19),
  D => u_psram_top_u_psram_init_n1548,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1455,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(18),
  D => u_psram_top_u_psram_init_n1549,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1456,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(17),
  D => u_psram_top_u_psram_init_n1550,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1457,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(16),
  D => u_psram_top_u_psram_init_n1551,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1458,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(15),
  D => u_psram_top_u_psram_init_n1552,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1459,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(14),
  D => u_psram_top_u_psram_init_n1553,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1460,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(13),
  D => u_psram_top_u_psram_init_n1554,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1461,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(12),
  D => u_psram_top_u_psram_init_n1555,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1462,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(11),
  D => u_psram_top_u_psram_init_n1556,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1463,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(10),
  D => u_psram_top_u_psram_init_n1557,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1464,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(9),
  D => u_psram_top_u_psram_init_n1558,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1465,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(8),
  D => u_psram_top_u_psram_init_n1559,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1466,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(7),
  D => u_psram_top_u_psram_init_n1560,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1467,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(6),
  D => u_psram_top_u_psram_init_n1561,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1468,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(5),
  D => u_psram_top_u_psram_init_n1562,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1469,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(4),
  D => u_psram_top_u_psram_init_n1563,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1470,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(3),
  D => u_psram_top_u_psram_init_n1564,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1471,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(2),
  D => u_psram_top_u_psram_init_n1565,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1472,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(1),
  D => u_psram_top_u_psram_init_n1566,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1473,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].id_reg_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(0),
  D => u_psram_top_u_psram_init_n1567,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1474,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  D => u_psram_top_u_psram_init_n1680,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  D => u_psram_top_u_psram_init_n1681,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  D => u_psram_top_u_psram_init_n1682,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].wr_ptr_2\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/SDTAP_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/SDTAP_Z\(1),
  D => u_psram_top_u_psram_init_n1212,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_SDTAP_1,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/VALUE_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/VALUE_Z\(1),
  D => u_psram_top_u_psram_init_n1711,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_VALUE_1,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(5),
  D => u_psram_top_u_psram_init_n1863,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(4),
  D => u_psram_top_u_psram_init_n1864,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(3),
  D => u_psram_top_u_psram_init_n1865,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(2),
  D => u_psram_top_u_psram_init_n1866_9,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1),
  D => u_psram_top_u_psram_init_n1867,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  D => u_psram_top_u_psram_init_n1868,
  CLK => NN_0,
  CE => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_31_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(31),
  D => u_psram_top_u_psram_init_n1892,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1925,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_30_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(30),
  D => u_psram_top_u_psram_init_n2019,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1926,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_29_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(29),
  D => u_psram_top_u_psram_init_n2020,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1927,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_28_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(28),
  D => u_psram_top_u_psram_init_n2021,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1928,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_27_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(27),
  D => u_psram_top_u_psram_init_n2022,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1929,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_26_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(26),
  D => u_psram_top_u_psram_init_n2023,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1930,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_25_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(25),
  D => u_psram_top_u_psram_init_n2024,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1931,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_24_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(24),
  D => u_psram_top_u_psram_init_n2025,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1932,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_23_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(23),
  D => u_psram_top_u_psram_init_n2026,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1933,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_22_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(22),
  D => u_psram_top_u_psram_init_n2027,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1934,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(21),
  D => u_psram_top_u_psram_init_n2028,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1935,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_20_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(20),
  D => u_psram_top_u_psram_init_n2029,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1936,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_19_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(19),
  D => u_psram_top_u_psram_init_n2030,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1937,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_18_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(18),
  D => u_psram_top_u_psram_init_n2031,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1938,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_17_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(17),
  D => u_psram_top_u_psram_init_n2032,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1939,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_16_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(16),
  D => u_psram_top_u_psram_init_n2033,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1940,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_15_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(15),
  D => u_psram_top_u_psram_init_n2034,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1941,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_14_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(14),
  D => u_psram_top_u_psram_init_n2035,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1942,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(13),
  D => u_psram_top_u_psram_init_n2036,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1943,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_12_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(12),
  D => u_psram_top_u_psram_init_n2037,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1944,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(11),
  D => u_psram_top_u_psram_init_n2038,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1945,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(10),
  D => u_psram_top_u_psram_init_n2039,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1946,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(9),
  D => u_psram_top_u_psram_init_n2040,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1947,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(8),
  D => u_psram_top_u_psram_init_n2041,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1948,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(7),
  D => u_psram_top_u_psram_init_n2042,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1949,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(6),
  D => u_psram_top_u_psram_init_n2043,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1950,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(5),
  D => u_psram_top_u_psram_init_n2044,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1951,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_4_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(4),
  D => u_psram_top_u_psram_init_n2045,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1952,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(3),
  D => u_psram_top_u_psram_init_n2046,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1953,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(2),
  D => u_psram_top_u_psram_init_n2047,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1954,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_1_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(1),
  D => u_psram_top_u_psram_init_n2048,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1955,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].id_reg_0_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(0),
  D => u_psram_top_u_psram_init_n2049,
  CLK => NN_0,
  CE => u_psram_top_u_psram_init_n1956,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_sync/lock_cnt_13_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(13),
  D => u_psram_top_u_psram_sync_n38,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_11_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(11),
  D => u_psram_top_u_psram_sync_n40,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_10_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(10),
  D => u_psram_top_u_psram_sync_n41,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_9_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(9),
  D => u_psram_top_u_psram_sync_n42,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_8_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(8),
  D => u_psram_top_u_psram_sync_n43_9,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_7_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(7),
  D => u_psram_top_u_psram_sync_n44,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_6_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(6),
  D => u_psram_top_u_psram_sync_n45,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_5_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(5),
  D => u_psram_top_u_psram_sync_n46,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_3_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(3),
  D => u_psram_top_u_psram_sync_n48,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_2_s1\: DFFCE
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(2),
  D => u_psram_top_u_psram_sync_n49_8,
  CLK => clk_d,
  CE => u_psram_top_u_psram_sync_lock_cnt_15,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_init/n1130_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1130,
  COUT => u_psram_top_u_psram_init_n1130_2,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_psram_top/u_psram_init/n1129_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1129,
  COUT => u_psram_top_u_psram_init_n1129_2,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1130_2);
\u_psram_top/u_psram_init/n1128_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1128,
  COUT => u_psram_top_u_psram_init_n1128_2,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1129_2);
\u_psram_top/u_psram_init/n1127_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1127,
  COUT => u_psram_top_u_psram_init_n1127_2,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1128_2);
\u_psram_top/u_psram_init/n1274_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1274,
  COUT => u_psram_top_u_psram_init_n1274_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_psram_top/u_psram_init/n1273_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1273,
  COUT => u_psram_top_u_psram_init_n1273_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1274_2);
\u_psram_top/u_psram_init/n1272_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1272,
  COUT => u_psram_top_u_psram_init_n1272_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1273_2);
\u_psram_top/u_psram_init/n1271_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1271,
  COUT => u_psram_top_u_psram_init_n1271_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1272_2);
\u_psram_top/u_psram_init/n1270_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1270,
  COUT => u_psram_top_u_psram_init_n1270_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1271_2);
\u_psram_top/u_psram_init/n1269_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1269,
  COUT => u_psram_top_u_psram_init_n1269_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1270_2);
\u_psram_top/u_psram_init/n1268_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1268,
  COUT => u_psram_top_u_psram_init_n1268_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1269_2);
\u_psram_top/u_psram_init/n1497_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1497,
  COUT => u_psram_top_u_psram_init_n1497_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_psram_top/u_psram_init/n1496_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1496,
  COUT => u_psram_top_u_psram_init_n1496_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1497_2);
\u_psram_top/u_psram_init/n1495_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1495,
  COUT => u_psram_top_u_psram_init_n1495_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1496_2);
\u_psram_top/u_psram_init/n1494_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1494,
  COUT => u_psram_top_u_psram_init_n1494_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1495_2);
\u_psram_top/u_psram_init/n1756_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1756,
  COUT => u_psram_top_u_psram_init_n1756_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_psram_top/u_psram_init/n1755_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1755,
  COUT => u_psram_top_u_psram_init_n1755_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1756_2);
\u_psram_top/u_psram_init/n1754_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1754,
  COUT => u_psram_top_u_psram_init_n1754_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1755_2);
\u_psram_top/u_psram_init/n1753_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1753,
  COUT => u_psram_top_u_psram_init_n1753_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1754_2);
\u_psram_top/u_psram_init/n1752_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1752,
  COUT => u_psram_top_u_psram_init_n1752_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(5),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1753_2);
\u_psram_top/u_psram_init/n1751_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1751,
  COUT => u_psram_top_u_psram_init_n1751_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(6),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1752_2);
\u_psram_top/u_psram_init/n1750_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1750,
  COUT => u_psram_top_u_psram_init_n1750_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(7),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1751_2);
\u_psram_top/u_psram_init/n1979_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1979,
  COUT => u_psram_top_u_psram_init_n1979_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(0),
  I3 => GND_0,
  CIN => GND_0);
\u_psram_top/u_psram_init/n1978_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1978,
  COUT => u_psram_top_u_psram_init_n1978_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(2),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1979_2);
\u_psram_top/u_psram_init/n1977_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1977,
  COUT => u_psram_top_u_psram_init_n1977_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(3),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1978_2);
\u_psram_top/u_psram_init/n1976_s\: ALU
generic map (
  ALU_MODE => 0
)
port map (
  SUM => u_psram_top_u_psram_init_n1976,
  COUT => u_psram_top_u_psram_init_n1976_2,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(4),
  I1 => GND_0,
  I3 => GND_0,
  CIN => u_psram_top_u_psram_init_n1977_2);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_32_39);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_32_47);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  RESET => u_psram_top_wr_data_d_32_43);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_32_51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  RESET => u_psram_top_wr_data_d_32);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_32_45);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  RESET => u_psram_top_wr_data_d_32_41);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\,
  D => \u_psram_top/wr_data_d\(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\,
  D => \u_psram_top/wr_data_d\(16),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\,
  D => wr_data(32),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\,
  D => \u_psram_top/wr_data_d\(48),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\,
  D => wr_data(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\,
  D => \u_psram_top/wr_data_d\(17),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\,
  D => \u_psram_top/wr_data_d\(33),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\,
  D => wr_data(49),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\,
  D => \u_psram_top/wr_data_d\(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\,
  D => wr_data(18),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\,
  D => \u_psram_top/wr_data_d\(34),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\,
  D => \u_psram_top/wr_data_d\(50),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\,
  D => \u_psram_top/wr_data_d\(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\,
  D => wr_data(19),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\,
  D => \u_psram_top/wr_data_d\(35),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\,
  D => \u_psram_top/wr_data_d\(51),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\,
  D => \u_psram_top/wr_data_d\(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\,
  D => \u_psram_top/wr_data_d\(20),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\,
  D => \u_psram_top/wr_data_d\(36),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\,
  D => \u_psram_top/wr_data_d\(52),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\,
  D => wr_data(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\,
  D => \u_psram_top/wr_data_d\(21),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\,
  D => \u_psram_top/wr_data_d\(37),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\,
  D => \u_psram_top/wr_data_d\(53),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\,
  D => \u_psram_top/wr_data_d\(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\,
  D => \u_psram_top/wr_data_d\(22),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\,
  D => \u_psram_top/wr_data_d\(38),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\,
  D => \u_psram_top/wr_data_d\(54),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\,
  D => \u_psram_top/wr_data_d\(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\,
  D => \u_psram_top/wr_data_d\(23),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\,
  D => \u_psram_top/wr_data_d\(39),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\,
  D => \u_psram_top/wr_data_d\(55),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\,
  D => data_mask(0),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\,
  D => data_mask(2),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\,
  D => data_mask(4),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\,
  D => data_mask(6),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_32_49);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_0_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  RESET => u_psram_top_wr_data_d_40_41);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_1_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  RESET => u_psram_top_wr_data_d_40_39);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_2_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  RESET => u_psram_top_wr_data_d_40_37);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_3_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  RESET => u_psram_top_wr_data_d_40);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_4_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  RESET => u_psram_top_wr_data_d_40_47);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_5_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  RESET => u_psram_top_wr_data_d_40_45);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_6_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  RESET => u_psram_top_wr_data_d_40_43);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[0]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\,
  D => \u_psram_top/wr_data_d\(8),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[1]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\,
  D => \u_psram_top/wr_data_d\(24),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[2]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\,
  D => wr_data(40),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[3]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\,
  D => \u_psram_top/wr_data_d\(56),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[4]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\,
  D => wr_data(9),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[5]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\,
  D => \u_psram_top/wr_data_d\(25),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[6]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\,
  D => \u_psram_top/wr_data_d\(41),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[7]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\,
  D => wr_data(57),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[8]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\,
  D => \u_psram_top/wr_data_d\(10),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[9]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\,
  D => wr_data(26),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[10]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\,
  D => \u_psram_top/wr_data_d\(42),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[11]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\,
  D => \u_psram_top/wr_data_d\(58),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[12]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\,
  D => \u_psram_top/wr_data_d\(11),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[13]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\,
  D => wr_data(27),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[14]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\,
  D => \u_psram_top/wr_data_d\(43),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[15]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\,
  D => \u_psram_top/wr_data_d\(59),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[16]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\,
  D => \u_psram_top/wr_data_d\(12),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[17]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\,
  D => \u_psram_top/wr_data_d\(28),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[18]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\,
  D => \u_psram_top/wr_data_d\(44),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[19]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\,
  D => \u_psram_top/wr_data_d\(60),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[20]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\,
  D => wr_data(13),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[21]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\,
  D => \u_psram_top/wr_data_d\(29),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[22]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\,
  D => \u_psram_top/wr_data_d\(45),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[23]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\,
  D => \u_psram_top/wr_data_d\(61),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[24]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\,
  D => \u_psram_top/wr_data_d\(14),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[25]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\,
  D => \u_psram_top/wr_data_d\(30),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[26]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\,
  D => \u_psram_top/wr_data_d\(46),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[27]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\,
  D => \u_psram_top/wr_data_d\(62),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[28]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\,
  D => \u_psram_top/wr_data_d\(15),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[29]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\,
  D => \u_psram_top/wr_data_d\(31),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[30]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\,
  D => \u_psram_top/wr_data_d\(47),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[31]_s0\: DFFE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\,
  D => \u_psram_top/wr_data_d\(63),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[32]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\,
  D => data_mask(1),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[33]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\,
  D => data_mask(3),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[34]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\,
  D => data_mask(5),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_mem_data_RAMREG_7_G[35]_s0\: DFFRE
port map (
  Q => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\,
  D => data_mask(7),
  CLK => NN_0,
  CE => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  RESET => u_psram_top_wr_data_d_40_33);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_3_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_4_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_5_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_6_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_10_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_11_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_12_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_13_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_17_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_18_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_19_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_20_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_24_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_25_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_26_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_27_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_31_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_32_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_33_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_34_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_38_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_39_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_40_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_41_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_45_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_46_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_47_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_48_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_52_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_53_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_54_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_55_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_59_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_60_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_61_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_62_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_66_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_67_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_68_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_69_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_73_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_74_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_75_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_76_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_80_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_81_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_82_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_83_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_87_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_88_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_89_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_90_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_94_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_95_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_96_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_97_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_101_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_102_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_103_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_104_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_108_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_109_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_110_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_111_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_115_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_116_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_117_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_118_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_122_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_123_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_124_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_125_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_129_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_130_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_131_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_132_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_136_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_137_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_138_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_139_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_143_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_144_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_145_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_146_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_150_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_151_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_152_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_153_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_157_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_158_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_159_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_160_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_164_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_165_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_166_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_167_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_171_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_172_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_173_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_174_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_178_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_179_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_180_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_181_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_185_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_186_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_187_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_188_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_192_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_193_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_194_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_195_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_199_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_200_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_201_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_202_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_206_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_207_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_208_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_209_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_213_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_214_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_215_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_216_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_220_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_221_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_222_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_223_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_227_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_228_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_229_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_230_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_234_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_235_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_236_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_237_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_241_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_242_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_243_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_244_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_248_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_249_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_250_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_251_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_3_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_4_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_5_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_6_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[0]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[0]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_10_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_11_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_12_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_13_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[1]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[1]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_17_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_18_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_19_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_20_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[2]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_24_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_25_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_26_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_27_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[3]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[3]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_31_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_32_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_33_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_34_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[4]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[4]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_38_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_39_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_40_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_41_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[5]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[5]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_45_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_46_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_47_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_48_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[6]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[6]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_52_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_53_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_54_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_55_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[7]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[7]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_59_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_60_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_61_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_62_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[8]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[8]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_66_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_67_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_68_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_69_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[9]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[9]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_73_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_74_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_75_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_76_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[10]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[10]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_80_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_81_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_82_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_83_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[11]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[11]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_87_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_88_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_89_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_90_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[12]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[12]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_94_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_95_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_96_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_97_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[13]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[13]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_101_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_102_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_103_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_104_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[14]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[14]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_108_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_109_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_110_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_111_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[15]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[15]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_115_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_116_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_117_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_118_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[16]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[16]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_122_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_123_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_124_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_125_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[17]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[17]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_129_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_130_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_131_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_132_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[18]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[18]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_136_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_137_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_138_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_139_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[19]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[19]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_143_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_144_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_145_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_146_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[20]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[20]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_150_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_151_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_152_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_153_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[21]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[21]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_157_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_158_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_159_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_160_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[22]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[22]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_164_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_165_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_166_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_167_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[23]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[23]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_171_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_172_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_173_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_174_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[24]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[24]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_178_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_179_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_180_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_181_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[25]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[25]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_185_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_186_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_187_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_188_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[26]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[26]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_192_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_193_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_194_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_195_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[27]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[27]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_199_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_200_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_201_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_202_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[28]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[28]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_206_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_207_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_208_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_209_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[29]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[29]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_213_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_214_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_215_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_216_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[30]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[30]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_220_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_221_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_222_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_223_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[31]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[31]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_227_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_228_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_229_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_230_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[32]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[32]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_234_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_235_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_236_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_237_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[33]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[33]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_241_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_242_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_243_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_244_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[34]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[34]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_248_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_0_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_4_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_249_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_2_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_6_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s1\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_250_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_1_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_5_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s2\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_251_G[2]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_3_G[35]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_mem_data_RAMREG_7_G[35]\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_1_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_1_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_3_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_4_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_2_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_2_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_5_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_6_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_8_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_8_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_10_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_11_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_9_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_9_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_12_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_13_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_15_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_15_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_17_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_18_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_16_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_16_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_19_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_20_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_22_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_22_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_24_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_25_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_23_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_23_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_26_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_27_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_29_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_29_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_31_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_32_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_30_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_30_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_33_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_34_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_36_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_36_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_38_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_39_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_37_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_37_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_40_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_41_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_43_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_43_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_45_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_46_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_44_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_44_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_47_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_48_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_50_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_50_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_52_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_53_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_51_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_51_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_54_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_55_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_57_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_57_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_59_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_60_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_58_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_58_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_61_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_62_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_64_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_64_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_66_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_67_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_65_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_65_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_68_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_69_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_71_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_71_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_73_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_74_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_72_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_72_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_75_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_76_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_78_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_78_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_80_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_81_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_79_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_79_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_82_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_83_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_85_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_85_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_87_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_88_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_86_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_86_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_89_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_90_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_92_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_92_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_94_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_95_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_93_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_93_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_96_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_97_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_99_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_99_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_101_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_102_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_100_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_100_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_103_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_104_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_106_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_106_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_108_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_109_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_107_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_107_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_110_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_111_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_113_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_113_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_115_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_116_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_114_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_114_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_117_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_118_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_120_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_120_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_122_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_123_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_121_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_121_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_124_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_125_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_127_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_127_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_129_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_130_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_128_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_128_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_131_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_132_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_134_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_134_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_136_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_137_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_135_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_135_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_138_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_139_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_141_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_141_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_143_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_144_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_142_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_142_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_145_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_146_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_148_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_148_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_150_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_151_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_149_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_149_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_152_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_153_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_155_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_155_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_157_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_158_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_156_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_156_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_159_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_160_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_162_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_162_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_164_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_165_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_163_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_163_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_166_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_167_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_169_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_169_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_171_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_172_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_170_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_170_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_173_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_174_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_176_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_176_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_178_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_179_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_177_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_177_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_180_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_181_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_183_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_183_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_185_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_186_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_184_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_184_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_187_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_188_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_190_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_190_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_192_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_193_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_191_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_191_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_194_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_195_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_197_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_197_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_199_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_200_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_198_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_198_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_201_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_202_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_204_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_204_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_206_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_207_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_205_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_205_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_208_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_209_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_211_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_211_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_213_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_214_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_212_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_212_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_215_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_216_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_218_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_218_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_220_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_221_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_219_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_219_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_222_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_223_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_225_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_225_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_227_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_228_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_226_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_226_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_229_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_230_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_232_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_232_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_234_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_235_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_233_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_233_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_236_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_237_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_239_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_239_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_241_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_242_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_240_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_240_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_243_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_244_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_246_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_246_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_248_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_249_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_RAMOUT_247_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_247_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_250_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_251_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_1_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_1_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_3_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_4_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_2_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_2_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_5_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_6_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_8_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_8_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_10_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_11_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_9_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_9_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_12_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_13_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_15_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_15_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_17_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_18_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_16_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_16_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_19_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_20_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_22_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_22_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_24_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_25_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_23_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_23_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_26_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_27_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_29_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_29_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_31_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_32_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_30_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_30_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_33_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_34_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_36_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_36_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_38_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_39_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_37_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_37_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_40_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_41_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_43_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_43_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_45_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_46_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_44_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_44_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_47_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_48_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_50_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_50_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_52_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_53_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_51_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_51_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_54_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_55_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_57_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_57_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_59_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_60_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_58_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_58_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_61_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_62_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_64_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_64_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_66_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_67_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_65_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_65_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_68_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_69_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_71_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_71_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_73_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_74_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_72_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_72_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_75_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_76_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_78_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_78_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_80_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_81_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_79_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_79_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_82_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_83_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_85_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_85_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_87_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_88_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_86_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_86_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_89_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_90_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_92_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_92_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_94_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_95_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_93_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_93_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_96_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_97_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_99_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_99_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_101_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_102_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_100_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_100_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_103_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_104_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_106_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_106_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_108_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_109_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_107_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_107_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_110_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_111_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_113_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_113_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_115_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_116_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_114_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_114_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_117_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_118_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_120_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_120_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_122_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_123_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_121_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_121_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_124_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_125_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_127_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_127_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_129_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_130_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_128_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_128_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_131_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_132_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_134_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_134_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_136_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_137_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_135_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_135_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_138_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_139_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_141_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_141_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_143_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_144_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_142_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_142_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_145_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_146_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_148_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_148_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_150_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_151_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_149_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_149_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_152_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_153_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_155_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_155_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_157_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_158_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_156_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_156_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_159_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_160_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_162_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_162_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_164_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_165_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_163_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_163_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_166_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_167_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_169_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_169_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_171_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_172_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_170_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_170_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_173_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_174_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_176_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_176_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_178_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_179_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_177_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_177_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_180_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_181_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_183_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_183_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_185_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_186_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_184_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_184_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_187_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_188_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_190_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_190_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_192_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_193_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_191_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_191_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_194_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_195_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_197_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_197_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_199_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_200_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_198_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_198_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_201_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_202_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_204_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_204_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_206_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_207_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_205_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_205_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_208_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_209_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_211_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_211_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_213_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_214_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_212_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_212_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_215_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_216_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_218_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_218_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_220_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_221_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_219_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_219_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_222_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_223_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_225_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_225_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_227_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_228_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_226_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_226_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_229_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_230_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_232_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_232_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_234_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_235_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_233_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_233_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_236_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_237_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_239_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_239_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_241_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_242_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_240_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_240_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_243_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_244_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_246_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_246_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_248_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_249_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_RAMOUT_247_G[1]_s0\: MUX2_LUT5
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_247_G[1]\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_250_G[2]\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_251_G[2]\,
  S0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1));
\u_psram_top/wr_data_d_63_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(63),
  I0 => wr_data(63),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_62_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(62),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(62),
  I2 => NN_1);
\u_psram_top/wr_data_d_61_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(61),
  I0 => wr_data(61),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_60_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(60),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(60),
  I2 => NN_1);
\u_psram_top/wr_data_d_59_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(59),
  I0 => wr_data(59),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_58_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(58),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(58),
  I2 => NN_1);
\u_psram_top/wr_data_d_56_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(56),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(56),
  I2 => NN_1);
\u_psram_top/wr_data_d_55_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(55),
  I0 => wr_data(55),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_54_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(54),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(54),
  I2 => NN_1);
\u_psram_top/wr_data_d_53_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(53),
  I0 => wr_data(53),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_52_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(52),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(52),
  I2 => NN_1);
\u_psram_top/wr_data_d_51_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(51),
  I0 => wr_data(51),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_50_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(50),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(50),
  I2 => NN_1);
\u_psram_top/wr_data_d_48_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(48),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(48),
  I2 => NN_1);
\u_psram_top/wr_data_d_47_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(47),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(47),
  I2 => NN_1);
\u_psram_top/wr_data_d_46_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(46),
  I0 => wr_data(46),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_45_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(45),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(45),
  I2 => NN_1);
\u_psram_top/wr_data_d_44_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(44),
  I0 => wr_data(44),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_43_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(43),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(43),
  I2 => NN_1);
\u_psram_top/wr_data_d_42_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(42),
  I0 => wr_data(42),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_41_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(41),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(41),
  I2 => NN_1);
\u_psram_top/wr_data_d_39_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(39),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(39),
  I2 => NN_1);
\u_psram_top/wr_data_d_38_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(38),
  I0 => wr_data(38),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_37_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(37),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(37),
  I2 => NN_1);
\u_psram_top/wr_data_d_36_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(36),
  I0 => wr_data(36),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_35_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(35),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(35),
  I2 => NN_1);
\u_psram_top/wr_data_d_34_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(34),
  I0 => wr_data(34),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_33_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(33),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(33),
  I2 => NN_1);
\u_psram_top/wr_data_d_31_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(31),
  I0 => wr_data(31),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_30_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(30),
  I0 => wr_data(30),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_29_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(29),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(29),
  I2 => NN_1);
\u_psram_top/wr_data_d_28_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(28),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(28),
  I2 => NN_1);
\u_psram_top/wr_data_d_25_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(25),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(25),
  I2 => NN_1);
\u_psram_top/wr_data_d_24_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(24),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(24),
  I2 => NN_1);
\u_psram_top/wr_data_d_23_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(23),
  I0 => wr_data(23),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_22_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(22),
  I0 => wr_data(22),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_21_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(21),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(21),
  I2 => NN_1);
\u_psram_top/wr_data_d_20_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(20),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(20),
  I2 => NN_1);
\u_psram_top/wr_data_d_17_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(17),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(17),
  I2 => NN_1);
\u_psram_top/wr_data_d_16_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(16),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(16),
  I2 => NN_1);
\u_psram_top/wr_data_d_15_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(15),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(15),
  I2 => NN_1);
\u_psram_top/wr_data_d_14_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(14),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(14),
  I2 => NN_1);
\u_psram_top/wr_data_d_12_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(12),
  I0 => wr_data(12),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_11_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(11),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(11),
  I2 => NN_1);
\u_psram_top/wr_data_d_10_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(10),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(10),
  I2 => NN_1);
\u_psram_top/wr_data_d_8_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(8),
  I0 => wr_data(8),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_7_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(7),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(7),
  I2 => NN_1);
\u_psram_top/wr_data_d_6_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(6),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(6),
  I2 => NN_1);
\u_psram_top/wr_data_d_4_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(4),
  I0 => wr_data(4),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/wr_data_d_3_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(3),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(58),
  I1 => wr_data(3),
  I2 => NN_1);
\u_psram_top/wr_data_d_2_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top/wr_data_d\(2),
  I0 => \u_psram_top/u_psram_init/wr_data_calib\(62),
  I1 => wr_data(2),
  I2 => NN_1);
\u_psram_top/wr_data_d_0_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top/wr_data_d\(0),
  I0 => wr_data(0),
  I1 => \u_psram_top/u_psram_init/wr_data_calib\(63),
  I2 => NN_1);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_en_s0\: LUT4
generic map (
  INIT => X"3500"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_en\,
  I0 => u_psram_top_u_psram_init_cmd_calib,
  I1 => cmd,
  I2 => NN_1,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n2032_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_CA_63\,
  I0 => u_psram_top_u_psram_init_cmd_en_calib,
  I1 => cmd_en,
  I2 => NN_1);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n882_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n882\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n906_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n906\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(6),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(6));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1324_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1324\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(4));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1333_s0\: LUT3
generic map (
  INIT => X"CA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1333\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(13),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(14),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(29),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(29),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(27),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(27),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(24),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(24),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(23),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(23),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(16),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(16),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_16\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(13),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(13),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_13\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(12),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(12),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_12\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(9),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(9),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_9\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(8),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(8),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_8\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(5),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(5),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_5\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(4),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(4),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_4\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(2),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_2\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(1),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1_5\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(0),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_0\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n768_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n768\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_d\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n772_s0\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n772\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1324_s0\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1324\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(4));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1333_s0\: LUT3
generic map (
  INIT => X"AC"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1333\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(14),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(13),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_29_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(29),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(29),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_27_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(27),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(27),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_24_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(24),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(24),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_23_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(23),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(23),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_16_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(16),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(16),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_16\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_13_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(13),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(13),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_13\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_12_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(12),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(12),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_12\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_9_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(9),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(9),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_9\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_8_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(8),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(8),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_8\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_5_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(5),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(5),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_5\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_4_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(4),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(4),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_4\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_2_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(2),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_2\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_1_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(1),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1_5\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_0_s0\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(0),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_0\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\);
\u_psram_top/u_psram_init/n162_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n162,
  I0 => u_psram_top_u_psram_init_n162_4,
  I1 => u_psram_top_u_psram_init_n162_5,
  I2 => u_psram_top_u_psram_init_n162_6,
  I3 => u_psram_top_u_psram_init_n162_7);
\u_psram_top/u_psram_init/n245_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n245,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I2 => u_psram_top_u_psram_init_n245_11);
\u_psram_top/u_psram_init/out_dq_Z_15_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top/u_psram_init/out_dq_Z\(15),
  I0 => \u_psram_top/u_psram_init/timer_cnt\(3),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(2),
  I2 => u_psram_top_u_psram_init_out_dq_Z_15);
\u_psram_top/u_psram_init/n583_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n583,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I2 => u_psram_top_u_psram_init_n583_10);
\u_psram_top/u_psram_init/n628_s3\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_init_n628,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I2 => u_psram_top_u_psram_init_n628_7,
  I3 => u_psram_top_u_psram_init_n628_8);
\u_psram_top/u_psram_init/n1212_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_init_n1212,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\);
\u_psram_top/u_psram_init/n1229_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_u_psram_init_n1229,
  I0 => \u_psram_top/u_psram_init/adjust_over\(0),
  I1 => u_psram_top_u_psram_init_n1229_6);
\u_psram_top/u_psram_init/n1250_s0\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => u_psram_top_u_psram_init_n1250,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_Z\(0),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(0));
\u_psram_top/u_psram_init/n1265_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_psram_top_u_psram_init_n1265,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(0),
  I1 => u_psram_top_u_psram_init_n1265_4,
  I2 => u_psram_top_u_psram_init_n1265_5,
  I3 => u_psram_top_u_psram_init_n1265_6);
\u_psram_top/u_psram_init/n1410_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1410,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I1 => u_psram_top_u_psram_init_n1410_4,
  I2 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1443_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1443,
  I0 => u_psram_top_u_psram_init_n1410,
  I1 => u_psram_top_u_psram_init_n1150_12,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1444_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1444,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1444_7,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1445_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1445,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1445_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1446_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1446,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1446_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1447_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1447,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1447_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1448_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1448,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1448_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1449_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1449,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1449_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1450_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1450,
  I0 => u_psram_top_u_psram_init_n1444_7,
  I1 => u_psram_top_u_psram_init_n1450_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1451_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1451,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1452_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1452,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1453_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1453,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1454_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1454,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1455_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1455,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1456_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1456,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1457_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1457,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1458_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1458,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1451_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1459_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1459,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1460_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1460,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1461_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1461,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1462_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1462,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1463_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1463,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1464_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1464,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1465_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1465,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1466_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1466,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1459_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1467_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1467,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1468_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1468,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1469_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1469,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1470_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1470,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1471_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1471,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1472_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1472,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1473_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1473,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1474_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1474,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1467_4,
  I2 => u_psram_top_u_psram_init_n2459_10);
\u_psram_top/u_psram_init/n1630_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n1630,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I1 => u_psram_top_u_psram_init_n2459);
\u_psram_top/u_psram_init/n1654_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1654,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I1 => \u_psram_top/u_psram_init/adjust_over\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1711_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_u_psram_init_n1711,
  I0 => \u_psram_top/u_psram_init/adjust_over\(1),
  I1 => u_psram_top_u_psram_init_n1711_6);
\u_psram_top/u_psram_init/n1732_s0\: LUT4
generic map (
  INIT => X"00FE"
)
port map (
  F => u_psram_top_u_psram_init_n1732,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_Z\(1),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(0));
\u_psram_top/u_psram_init/n1747_s0\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_psram_top_u_psram_init_n1747,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(0),
  I1 => u_psram_top_u_psram_init_n1747_4,
  I2 => u_psram_top_u_psram_init_n1747_5,
  I3 => u_psram_top_u_psram_init_n1747_6);
\u_psram_top/u_psram_init/n1892_s0\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1892,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I1 => u_psram_top_u_psram_init_n1892_4,
  I2 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n1925_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1925,
  I0 => u_psram_top_u_psram_init_n1892,
  I1 => u_psram_top_u_psram_init_n1150_12,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1926_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1926,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1927_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1927,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1928_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1928,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1929_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1929,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1930_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1930,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1931_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1931,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1932_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1932,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1926_6,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1933_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1933,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1934_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1934,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1935_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1935,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1936_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1936,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1937_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1937,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1938_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1938,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1939_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1939,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1940_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1940,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1933_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1941_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1941,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1942_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1942,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1943_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1943,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1944_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1944,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1945_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1945,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1946_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1946,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1947_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1947,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1948_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1948,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1941_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1949_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1949,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1950_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1950,
  I0 => u_psram_top_u_psram_init_n1444_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1951_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1951,
  I0 => u_psram_top_u_psram_init_n1445_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1952_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1952,
  I0 => u_psram_top_u_psram_init_n1446_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1953_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1953,
  I0 => u_psram_top_u_psram_init_n1447_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1954_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1954,
  I0 => u_psram_top_u_psram_init_n1448_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1955_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1955,
  I0 => u_psram_top_u_psram_init_n1449_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n1956_s0\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_init_n1956,
  I0 => u_psram_top_u_psram_init_n1450_4,
  I1 => u_psram_top_u_psram_init_n1949_4,
  I2 => u_psram_top_u_psram_init_n2491_10);
\u_psram_top/u_psram_init/n2112_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n2112,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I1 => u_psram_top_u_psram_init_n2491);
\u_psram_top/u_psram_init/n2136_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2136,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I1 => \u_psram_top/u_psram_init/adjust_over\(1),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_sync/n13_s0\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n13,
  I0 => pll_lock,
  I1 => u_psram_top_dll_lock);
\u_psram_top/u_psram_sync/n86_s0\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n86,
  I0 => u_psram_top_u_psram_sync_n86_4,
  I1 => u_psram_top_u_psram_sync_n86_5,
  I2 => u_psram_top_u_psram_sync_n86_6,
  I3 => u_psram_top_u_psram_sync_n86_7);
\u_psram_top/n492_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_n492,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => u_psram_top_u_psram_sync_dll_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s1\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n920\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\(2),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n920\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n921_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n921\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\(2),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422_6\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s1\: LUT4
generic map (
  INIT => X"0F11"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_init_delay_all\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423_6\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s1\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_init/out_dq_Z\(62),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544_6\);
\u_psram_top/u_psram_wd/rd_data_valid_d0_s\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_wd_rd_data_valid_d0,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_reg_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg_8\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(6));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_ctrl_reg_s3\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg_8\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(15),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(7));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d_s3\: LUT4
generic map (
  INIT => X"FCFA"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_valid_d\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(21),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(22),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1333\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d_s3\: LUT4
generic map (
  INIT => X"FAFC"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_rd_data_valid_d\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(22),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(21),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1333\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3));
\u_psram_top/u_psram_init/wr_data_63_s3\: LUT2
generic map (
  INIT => X"B"
)
port map (
  F => u_psram_top_u_psram_init_wr_data_63,
  I0 => u_psram_top_u_psram_init_n628,
  I1 => u_psram_top_u_psram_init_wr_data_63_6);
\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2\,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I3 => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2_11\);
\u_psram_top/u_psram_init/VALUE_0_s3\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => u_psram_top_u_psram_init_VALUE_0,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I2 => \u_psram_top/u_psram_init/adjust_over\(0));
\u_psram_top/u_psram_init/read_calibration[1].wr_ptr_2_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].wr_ptr_2\,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I3 => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2_11\);
\u_psram_top/u_psram_init/VALUE_1_s3\: LUT3
generic map (
  INIT => X"FE"
)
port map (
  F => u_psram_top_u_psram_init_VALUE_1,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I2 => \u_psram_top/u_psram_init/adjust_over\(1));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s3\: LUT4
generic map (
  INIT => X"FFE0"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5\,
  I0 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_9\,
  I1 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_10\,
  I2 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_11\,
  I3 => u_psram_top_u_psram_init_read_over_12);
\u_psram_top/u_psram_init/n_state.CONFIG_CR_s14\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.CONFIG_CR\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE\,
  I1 => u_psram_top_u_psram_init_Tvcs_done,
  I2 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I3 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\);
\u_psram_top/u_psram_init/n_state.WRITE_DATA_s14\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.WRITE_DATA\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE\,
  I1 => u_psram_top_u_psram_init_config_done_Z,
  I2 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\,
  I3 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s15\: LUT4
generic map (
  INIT => X"FF07"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA\,
  I0 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\,
  I1 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_21\,
  I2 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_22\,
  I3 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_29\);
\u_psram_top/u_psram_init/n_state.ADJUST_PHASE_WAITE_s14\: LUT4
generic map (
  INIT => X"F5C0"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_PHASE_WAITE\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE\,
  I1 => u_psram_top_u_psram_init_read_over_12,
  I2 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\);
\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s15\: LUT4
generic map (
  INIT => X"8F88"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE\,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\,
  I1 => \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE_20\,
  I2 => \u_psram_top_u_psram_init_n_state.IDLE\,
  I3 => \u_psram_top_u_psram_init_c_state.INIT_CALIB_WAITE\);
\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s15\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE\,
  I0 => \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE_20\,
  I1 => u_psram_top_u_psram_init_phase_over,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\,
  I3 => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE_20\);
\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s14\: LUT4
generic map (
  INIT => X"FA30"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY\,
  I0 => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_19\,
  I1 => \u_psram_top_u_psram_init_n_state.IDLE\,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\);
\u_psram_top/u_psram_init/n_state.INIT_CALIB_DONE_s15\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.INIT_CALIB_DONE\,
  I0 => \u_psram_top_u_psram_init_c_state.INIT_CALIB_WAITE\,
  I1 => \u_psram_top_u_psram_init_c_state.INIT_CALIB_DONE\);
\u_psram_top/u_psram_sync/n348_s5\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => u_psram_top_u_psram_sync_n348,
  I0 => u_psram_top_u_psram_sync_n348_16,
  I1 => u_psram_top_u_psram_sync_n348_11,
  I2 => \u_psram_top/u_psram_sync/flag\(1),
  I3 => u_psram_top_u_psram_sync_n348_12);
\u_psram_top/u_psram_sync/n359_s6\: LUT3
generic map (
  INIT => X"4F"
)
port map (
  F => u_psram_top_u_psram_sync_n359,
  I0 => u_psram_top_u_psram_sync_n348_11,
  I1 => \u_psram_top/u_psram_sync/flag\(0),
  I2 => u_psram_top_u_psram_sync_n359_11);
\u_psram_top/u_psram_sync/n282_s12\: LUT4
generic map (
  INIT => X"3FA0"
)
port map (
  F => u_psram_top_u_psram_sync_n282,
  I0 => u_psram_top_u_psram_sync_n282_17,
  I1 => u_psram_top_u_psram_sync_n348_16,
  I2 => u_psram_top_u_psram_sync_n282_18,
  I3 => \u_psram_top/u_psram_sync/cs_memsync\(5));
\u_psram_top/u_psram_sync/n293_s12\: LUT4
generic map (
  INIT => X"5CCC"
)
port map (
  F => u_psram_top_u_psram_sync_n293,
  I0 => \u_psram_top/u_psram_sync/flag\(0),
  I1 => u_psram_top_u_psram_sync_stop,
  I2 => u_psram_top_u_psram_sync_n293_20,
  I3 => u_psram_top_u_psram_sync_n293_18);
\u_psram_top/u_psram_sync/n304_s12\: LUT4
generic map (
  INIT => X"3F40"
)
port map (
  F => u_psram_top_u_psram_sync_n304,
  I0 => \u_psram_top/u_psram_sync/flag\(0),
  I1 => u_psram_top_u_psram_sync_n304_17,
  I2 => u_psram_top_u_psram_sync_n293_20,
  I3 => \u_psram_top/u_psram_sync/cs_memsync\(3));
\u_psram_top/u_psram_sync/n315_s12\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_psram_top_u_psram_sync_n315,
  I0 => u_psram_top_u_psram_sync_n315_17,
  I1 => u_psram_top_u_psram_sync_n315_18,
  I2 => u_psram_top_u_psram_sync_lock_d2,
  I3 => u_psram_top_u_psram_sync_n315_19);
\u_psram_top/u_psram_sync/n326_s12\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => u_psram_top_u_psram_sync_n326,
  I0 => u_psram_top_u_psram_sync_n359_11,
  I1 => u_psram_top_u_psram_sync_n326_17,
  I2 => u_psram_top_u_psram_sync_n326_18);
\u_psram_top/u_psram_sync/n337_s12\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => u_psram_top_u_psram_sync_n337,
  I0 => u_psram_top_u_psram_sync_n315_17,
  I1 => u_psram_top_u_psram_sync_n337_17,
  I2 => u_psram_top_u_psram_sync_n337_18);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1192_s1\: LUT3
generic map (
  INIT => X"F8"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1192\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s363\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s365\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_369\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s367\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_373\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s369\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_377\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s366\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_384\);
\u_psram_top/wr_data_d_40_s19\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_wr_data_d_40,
  I0 => NN_1,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_384\);
\u_psram_top/wr_data_d_40_s23\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_wr_data_d_40_33,
  I0 => NN_1,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n787_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n787\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/q7_d\(3),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\);
\u_psram_top/u_psram_init/n1868_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_u_psram_init_n1868,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I1 => u_psram_top_u_psram_init_read_over_12);
\u_psram_top/u_psram_init/n1867_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1867,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1));
\u_psram_top/u_psram_init/n1865_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1865,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(2),
  I1 => u_psram_top_u_psram_init_n1866,
  I2 => u_psram_top_u_psram_init_read_over_12,
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(3));
\u_psram_top/u_psram_init/n1864_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1864,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1864_9);
\u_psram_top/u_psram_init/n1863_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1863,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(4),
  I1 => u_psram_top_u_psram_init_n1864_9,
  I2 => u_psram_top_u_psram_init_read_over_12,
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(5));
\u_psram_top/u_psram_init/n1682_s3\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => u_psram_top_u_psram_init_n1682,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I3 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/n1681_s3\: LUT4
generic map (
  INIT => X"0B0C"
)
port map (
  F => u_psram_top_u_psram_init_n1681,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_cmd_en_calib,
  I3 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1));
\u_psram_top/u_psram_init/n1680_s4\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => u_psram_top_u_psram_init_n1680,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I3 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/n1385_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1385,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1));
\u_psram_top/u_psram_init/n1383_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1383,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(2),
  I1 => u_psram_top_u_psram_init_n1384,
  I2 => u_psram_top_u_psram_init_read_over_12,
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(3));
\u_psram_top/u_psram_init/n1382_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1382,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1382_9);
\u_psram_top/u_psram_init/n1381_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1381,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(4),
  I1 => u_psram_top_u_psram_init_n1382_9,
  I2 => u_psram_top_u_psram_init_read_over_12,
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(5));
\u_psram_top/u_psram_init/n1200_s3\: LUT4
generic map (
  INIT => X"008F"
)
port map (
  F => u_psram_top_u_psram_init_n1200,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I3 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/n1199_s3\: LUT4
generic map (
  INIT => X"0B0C"
)
port map (
  F => u_psram_top_u_psram_init_n1199,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_cmd_en_calib,
  I3 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1));
\u_psram_top/u_psram_init/n1198_s4\: LUT4
generic map (
  INIT => X"00F8"
)
port map (
  F => u_psram_top_u_psram_init_n1198,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I3 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/n1166_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1166,
  I0 => \u_psram_top/u_psram_init/timer_cnt1\(2),
  I1 => u_psram_top_u_psram_init_n1167,
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/timer_cnt1\(3));
\u_psram_top/u_psram_init/n1164_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1164,
  I0 => \u_psram_top/u_psram_init/timer_cnt1\(4),
  I1 => u_psram_top_u_psram_init_n1165,
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/timer_cnt1\(5));
\u_psram_top/u_psram_init/n1085_s3\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_u_psram_init_n1085,
  I0 => \u_psram_top/u_psram_init/read_cnt\(0),
  I1 => u_psram_top_u_psram_init_timer_cnt1_clr);
\u_psram_top/u_psram_init/n1084_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1084,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/read_cnt\(0),
  I2 => \u_psram_top/u_psram_init/read_cnt\(1));
\u_psram_top/u_psram_init/n1083_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1083,
  I0 => \u_psram_top/u_psram_init/read_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_cnt\(1),
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/read_cnt\(2));
\u_psram_top/u_psram_init/n1082_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1082,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/read_cnt\(3),
  I2 => u_psram_top_u_psram_init_n1082_7);
\u_psram_top/u_psram_init/n1081_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1081,
  I0 => \u_psram_top/u_psram_init/read_cnt\(3),
  I1 => u_psram_top_u_psram_init_n1082_7,
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/read_cnt\(4));
\u_psram_top/u_psram_init/n1080_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1080,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/read_cnt\(5),
  I2 => u_psram_top_u_psram_init_read_over);
\u_psram_top/u_psram_init/n1079_s2\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1079,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/read_cnt\(6),
  I2 => u_psram_top_u_psram_init_n1079_7);
\u_psram_top/u_psram_init/n1078_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1078,
  I0 => \u_psram_top/u_psram_init/read_cnt\(6),
  I1 => u_psram_top_u_psram_init_n1079_7,
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/read_cnt\(7));
\u_psram_top/u_psram_init/n1077_s2\: LUT4
generic map (
  INIT => X"0708"
)
port map (
  F => u_psram_top_u_psram_init_n1077,
  I0 => u_psram_top_u_psram_init_n1079_7,
  I1 => u_psram_top_u_psram_init_n1077_7,
  I2 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I3 => \u_psram_top/u_psram_init/read_cnt\(8));
\u_psram_top/u_psram_init/n901_s3\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_init_n901,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I1 => u_psram_top_u_psram_init_n901_8);
\u_psram_top/u_psram_init/n194_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n194,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(0),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(2));
\u_psram_top/u_psram_init/n193_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n193,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(0),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(2),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(3));
\u_psram_top/u_psram_init/n191_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n191,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  I1 => u_psram_top_u_psram_init_n192,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(5));
\u_psram_top/u_psram_init/n190_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n190,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(5),
  I2 => u_psram_top_u_psram_init_n192,
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(6));
\u_psram_top/u_psram_init/n188_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n188,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(7),
  I1 => u_psram_top_u_psram_init_n189,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(8));
\u_psram_top/u_psram_init/n187_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n187,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(7),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(8),
  I2 => u_psram_top_u_psram_init_n189,
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(9));
\u_psram_top/u_psram_init/n186_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n186,
  I0 => u_psram_top_u_psram_init_n189,
  I1 => u_psram_top_u_psram_init_n186_7,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(10));
\u_psram_top/u_psram_init/n185_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n185,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(10),
  I1 => u_psram_top_u_psram_init_n189,
  I2 => u_psram_top_u_psram_init_n186_7,
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(11));
\u_psram_top/u_psram_init/n183_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n183,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  I1 => u_psram_top_u_psram_init_n184,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(13));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1306_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1306\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1305_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1305\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(2),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s2\: LUT4
generic map (
  INIT => X"35C0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304_7\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(4));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n172_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n172\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(2),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n140_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n140\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n139_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n139\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1306_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1306\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1305_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1305\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(2),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s2\: LUT4
generic map (
  INIT => X"35C0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304_7\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(4));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s2\: LUT4
generic map (
  INIT => X"3F80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n138\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_10\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s2\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n137\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_10\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(17),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(17),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(21),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(21),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(20),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(20),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(25),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(25),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(28),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(28),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_17_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(17),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(17),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_21_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(21),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(21),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_20_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(20),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(20),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_25_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(25),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(25),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_28_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(28),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(28),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(3),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(7),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(7),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(6),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(6),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(11),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(11),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(10),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(10),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(15),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(15),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(14),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(14),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(19),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(19),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(18),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(18),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(22),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(22),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(26),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(26),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(31),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(31),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq\(30),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d\(30),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_3_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(3),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_7_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(7),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(7),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_6_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(6),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(6),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_11_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(11),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(11),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_10_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(10),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(10),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_15_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(15),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(15),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_14_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(14),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(14),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_19_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(19),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(19),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_18_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(18),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(18),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_22_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(22),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(22),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_26_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(26),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(26),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_31_s1\: LUT4
generic map (
  INIT => X"AC00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(31),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(31),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq_30_s1\: LUT4
generic map (
  INIT => X"CA00"
)
port map (
  F => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_dq\(30),
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_data_d\(30),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1193_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1193\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1217_s2\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1217\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/qi0_d\(2));
\u_psram_top/addr_d_20_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(20),
  I0 => NN_1,
  I1 => addr(20));
\u_psram_top/addr_d_19_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(19),
  I0 => NN_1,
  I1 => addr(19));
\u_psram_top/addr_d_18_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(18),
  I0 => NN_1,
  I1 => addr(18));
\u_psram_top/addr_d_17_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(17),
  I0 => NN_1,
  I1 => addr(17));
\u_psram_top/addr_d_16_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(16),
  I0 => NN_1,
  I1 => addr(16));
\u_psram_top/addr_d_15_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(15),
  I0 => NN_1,
  I1 => addr(15));
\u_psram_top/addr_d_14_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(14),
  I0 => NN_1,
  I1 => addr(14));
\u_psram_top/addr_d_13_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(13),
  I0 => NN_1,
  I1 => addr(13));
\u_psram_top/addr_d_12_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(12),
  I0 => NN_1,
  I1 => addr(12));
\u_psram_top/addr_d_11_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(11),
  I0 => NN_1,
  I1 => addr(11));
\u_psram_top/addr_d_10_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(10),
  I0 => NN_1,
  I1 => addr(10));
\u_psram_top/addr_d_9_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(9),
  I0 => NN_1,
  I1 => addr(9));
\u_psram_top/addr_d_8_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(8),
  I0 => NN_1,
  I1 => addr(8));
\u_psram_top/addr_d_7_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(7),
  I0 => NN_1,
  I1 => addr(7));
\u_psram_top/addr_d_6_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(6),
  I0 => NN_1,
  I1 => addr(6));
\u_psram_top/addr_d_5_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(5),
  I0 => NN_1,
  I1 => addr(5));
\u_psram_top/addr_d_4_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(4),
  I0 => NN_1,
  I1 => addr(4));
\u_psram_top/addr_d_3_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(3),
  I0 => NN_1,
  I1 => addr(3));
\u_psram_top/addr_d_2_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(2),
  I0 => NN_1,
  I1 => addr(2));
\u_psram_top/addr_d_1_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(1),
  I0 => NN_1,
  I1 => addr(1));
\u_psram_top/addr_d_0_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top/addr_d\(0),
  I0 => NN_1,
  I1 => addr(0));
\u_psram_top/u_psram_sync/n389_s3\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => u_psram_top_u_psram_sync_n389,
  I0 => \u_psram_top/u_psram_sync/count\(0),
  I1 => u_psram_top_u_psram_sync_n389_8);
\u_psram_top/u_psram_sync/n388_s2\: LUT3
generic map (
  INIT => X"60"
)
port map (
  F => u_psram_top_u_psram_sync_n388,
  I0 => \u_psram_top/u_psram_sync/count\(0),
  I1 => \u_psram_top/u_psram_sync/count\(1),
  I2 => u_psram_top_u_psram_sync_n388_7);
\u_psram_top/u_psram_sync/n387_s2\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n387,
  I0 => \u_psram_top/u_psram_sync/count\(0),
  I1 => \u_psram_top/u_psram_sync/count\(1),
  I2 => \u_psram_top/u_psram_sync/count\(2),
  I3 => u_psram_top_u_psram_sync_n388_7);
\u_psram_top/u_psram_sync/n48_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n48,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(2),
  I1 => u_psram_top_u_psram_sync_n49,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(3),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n46_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n46,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I1 => u_psram_top_u_psram_sync_n47,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(5),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n45_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n45,
  I0 => u_psram_top_u_psram_sync_n47,
  I1 => u_psram_top_u_psram_sync_n45_6,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(6),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n44_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n44,
  I0 => u_psram_top_u_psram_sync_n47,
  I1 => u_psram_top_u_psram_sync_n44_8,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(7),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n42_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n42,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(8),
  I1 => u_psram_top_u_psram_sync_n43,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(9),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n41_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n41,
  I0 => u_psram_top_u_psram_sync_n43,
  I1 => u_psram_top_u_psram_sync_n41_6,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(10),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n40_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n40,
  I0 => u_psram_top_u_psram_sync_n43,
  I1 => u_psram_top_u_psram_sync_n40_6,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(11),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_sync/n38_s1\: LUT4
generic map (
  INIT => X"7800"
)
port map (
  F => u_psram_top_u_psram_sync_n38,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(12),
  I1 => u_psram_top_u_psram_sync_n39,
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(13),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_init/n1731_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_psram_top_u_psram_init_n1731,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(1));
\u_psram_top/u_psram_init/n1730_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n1730,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(2));
\u_psram_top/u_psram_init/n1249_s2\: LUT2
generic map (
  INIT => X"6"
)
port map (
  F => u_psram_top_u_psram_init_n1249,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(1));
\u_psram_top/u_psram_init/n1248_s2\: LUT3
generic map (
  INIT => X"78"
)
port map (
  F => u_psram_top_u_psram_init_n1248,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(2));
\u_psram_top/u_psram_init/out_dq_Z_16_s\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top/u_psram_init/out_dq_Z\(16),
  I0 => \u_psram_top/u_psram_init/timer_cnt\(2),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(3),
  I2 => u_psram_top_u_psram_init_out_dq_Z_16);
\u_psram_top/rd_data_e_63_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(63),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(63));
\u_psram_top/rd_data_e_62_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(62),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(62));
\u_psram_top/rd_data_e_61_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(61),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(61));
\u_psram_top/rd_data_e_60_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(60),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(60));
\u_psram_top/rd_data_e_59_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(59),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(59));
\u_psram_top/rd_data_e_58_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(58),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(58));
\u_psram_top/rd_data_e_57_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(57),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(57));
\u_psram_top/rd_data_e_56_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(56),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(56));
\u_psram_top/rd_data_e_55_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(55),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(55));
\u_psram_top/rd_data_e_54_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(54),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(54));
\u_psram_top/rd_data_e_53_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(53),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(53));
\u_psram_top/rd_data_e_52_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(52),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(52));
\u_psram_top/rd_data_e_51_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(51),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(51));
\u_psram_top/rd_data_e_50_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(50),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(50));
\u_psram_top/rd_data_e_49_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(49),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(49));
\u_psram_top/rd_data_e_48_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(48),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(48));
\u_psram_top/rd_data_e_47_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(47),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(47));
\u_psram_top/rd_data_e_46_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(46),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(46));
\u_psram_top/rd_data_e_45_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(45),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(45));
\u_psram_top/rd_data_e_44_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(44),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(44));
\u_psram_top/rd_data_e_43_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(43),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(43));
\u_psram_top/rd_data_e_42_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(42),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(42));
\u_psram_top/rd_data_e_41_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(41),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(41));
\u_psram_top/rd_data_e_40_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(40),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(40));
\u_psram_top/rd_data_e_39_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(39),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(39));
\u_psram_top/rd_data_e_38_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(38),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(38));
\u_psram_top/rd_data_e_37_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(37),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(37));
\u_psram_top/rd_data_e_36_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(36),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(36));
\u_psram_top/rd_data_e_35_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(35),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(35));
\u_psram_top/rd_data_e_34_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(34),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(34));
\u_psram_top/rd_data_e_33_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(33),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(33));
\u_psram_top/rd_data_e_32_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(32),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(32));
\u_psram_top/rd_data_e_31_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(31),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(31));
\u_psram_top/rd_data_e_30_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(30),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(30));
\u_psram_top/rd_data_e_29_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(29),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(29));
\u_psram_top/rd_data_e_28_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(28),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(28));
\u_psram_top/rd_data_e_27_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(27),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(27));
\u_psram_top/rd_data_e_26_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(26),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(26));
\u_psram_top/rd_data_e_25_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(25),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(25));
\u_psram_top/rd_data_e_24_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(24),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(24));
\u_psram_top/rd_data_e_23_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(23),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(23));
\u_psram_top/rd_data_e_22_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(22),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(22));
\u_psram_top/rd_data_e_21_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(21),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(21));
\u_psram_top/rd_data_e_20_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(20),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(20));
\u_psram_top/rd_data_e_19_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(19),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(19));
\u_psram_top/rd_data_e_18_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(18),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(18));
\u_psram_top/rd_data_e_17_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(17),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(17));
\u_psram_top/rd_data_e_16_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(16),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(16));
\u_psram_top/rd_data_e_15_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(15),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(15));
\u_psram_top/rd_data_e_14_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(14),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(14));
\u_psram_top/rd_data_e_13_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(13),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(13));
\u_psram_top/rd_data_e_12_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(12),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(12));
\u_psram_top/rd_data_e_11_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(11),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(11));
\u_psram_top/rd_data_e_10_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(10),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(10));
\u_psram_top/rd_data_e_9_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(9),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(9));
\u_psram_top/rd_data_e_8_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(8),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(8));
\u_psram_top/rd_data_e_7_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(7),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(7));
\u_psram_top/rd_data_e_6_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(6),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(6));
\u_psram_top/rd_data_e_5_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(5),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(5));
\u_psram_top/rd_data_e_4_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(4),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(4));
\u_psram_top/rd_data_e_3_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(3),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(3));
\u_psram_top/rd_data_e_2_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(2),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(2));
\u_psram_top/rd_data_e_1_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(1),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(1));
\u_psram_top/rd_data_e_0_s\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data(0),
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(0));
\u_psram_top/rd_data_valid_d_s1\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => rd_data_valid,
  I0 => NN_1,
  I1 => u_psram_top_rd_data_valid_d);
\u_psram_top/rd_data_valid_calib_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_rd_data_valid_calib,
  I0 => NN_1,
  I1 => u_psram_top_rd_data_valid_d);
\u_psram_top/u_psram_init/n596_s1\: LUT3
generic map (
  INIT => X"BE"
)
port map (
  F => u_psram_top_u_psram_init_n596,
  I0 => u_psram_top_u_psram_init_n583,
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(1),
  I2 => \u_psram_top/u_psram_init/timer_cnt0\(0));
\u_psram_top/u_psram_init/n594_s1\: LUT4
generic map (
  INIT => X"F7F8"
)
port map (
  F => u_psram_top_u_psram_init_n594,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(2),
  I1 => u_psram_top_u_psram_init_n628_7,
  I2 => u_psram_top_u_psram_init_n583,
  I3 => \u_psram_top/u_psram_init/timer_cnt0\(3));
\u_psram_top/u_psram_init/n258_s1\: LUT3
generic map (
  INIT => X"BE"
)
port map (
  F => u_psram_top_u_psram_init_n258,
  I0 => u_psram_top_u_psram_init_n245,
  I1 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I2 => \u_psram_top/u_psram_init/timer_cnt\(0));
\u_psram_top/u_psram_init/n257_s1\: LUT4
generic map (
  INIT => X"F7F8"
)
port map (
  F => u_psram_top_u_psram_init_n257,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I2 => u_psram_top_u_psram_init_n245,
  I3 => \u_psram_top/u_psram_init/timer_cnt\(2));
\u_psram_top/u_psram_init/n256_s1\: LUT3
generic map (
  INIT => X"BE"
)
port map (
  F => u_psram_top_u_psram_init_n256,
  I0 => u_psram_top_u_psram_init_n245,
  I1 => u_psram_top_u_psram_init_n256_6,
  I2 => \u_psram_top/u_psram_init/timer_cnt\(3));
\u_psram_top/u_psram_init/n181_s1\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n181,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(14),
  I1 => u_psram_top_u_psram_init_n184,
  I2 => u_psram_top_u_psram_init_n182,
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(15));
\u_psram_top/u_psram_init/n906_s1\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_init_n906,
  I0 => u_psram_top_u_psram_init_n628,
  I1 => u_psram_top_u_psram_init_wr_data_63_6);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d7\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_29_5\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(0),
  I1 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d5\(3),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_27_5\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di5\(3),
  I1 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d6\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_24_5\,
  I0 => u_psram_top_u_psram_init_config_done_Z,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_16\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d4\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_13\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_12\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d3\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_9\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_8\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_5\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_4\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d1\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_2\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(1),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_1_5\,
  I0 => u_psram_top_u_psram_init_config_done_Z,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s1\: LUT3
generic map (
  INIT => X"D0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_dq_0\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d0\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I2 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_init/n2459_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2459,
  I0 => u_psram_top_u_psram_init_n2459_5,
  I1 => u_psram_top_u_psram_init_n2459_6,
  I2 => u_psram_top_u_psram_init_n2459_7,
  I3 => u_psram_top_u_psram_init_n2459_8);
\u_psram_top/u_psram_init/n162_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_init_n162_4,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(0),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(2),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(3));
\u_psram_top/u_psram_init/n162_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_init_n162_5,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(8),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(9),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(10),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(11));
\u_psram_top/u_psram_init/n162_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_init_n162_6,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(13),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(14),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(15));
\u_psram_top/u_psram_init/n162_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_init_n162_7,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(5),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(6),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(7));
\u_psram_top/u_psram_init/out_dq_Z_15_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_init_out_dq_Z_15,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I2 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I3 => \u_psram_top/u_psram_init/timer_cnt\(4));
\u_psram_top/u_psram_init/n628_s4\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n628_7,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(1));
\u_psram_top/u_psram_init/n628_s5\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_init_n628_8,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(2),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(3));
\u_psram_top/u_psram_init/n1150_s6\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n1150,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(2));
\u_psram_top/u_psram_init/n1229_s3\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_psram_top_u_psram_init_n1229_6,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt\(0),
  I3 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\);
\u_psram_top/u_psram_init/n1265_s1\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => u_psram_top_u_psram_init_n1265_4,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(3),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(4),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(1));
\u_psram_top/u_psram_init/n1265_s2\: LUT4
generic map (
  INIT => X"1001"
)
port map (
  F => u_psram_top_u_psram_init_n1265_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(7),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(4));
\u_psram_top/u_psram_init/n1265_s3\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => u_psram_top_u_psram_init_n1265_6,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(5),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(6),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(3));
\u_psram_top/u_psram_init/n1410_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1410_4,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(3),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(4),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(5));
\u_psram_top/u_psram_init/n1410_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_init_n1410_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1));
\u_psram_top/u_psram_init/n1444_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1444_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(2));
\u_psram_top/u_psram_init/n1445_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1445_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(2));
\u_psram_top/u_psram_init/n1446_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n1446_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(2));
\u_psram_top/u_psram_init/n1447_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1447_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(2),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(0));
\u_psram_top/u_psram_init/n1448_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n1448_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(2),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(1));
\u_psram_top/u_psram_init/n1449_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n1449_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(2),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(0));
\u_psram_top/u_psram_init/n1450_s1\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_psram_top_u_psram_init_n1450_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(1),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(2));
\u_psram_top/u_psram_init/n1451_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1451_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1410);
\u_psram_top/u_psram_init/n1459_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1459_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I2 => u_psram_top_u_psram_init_n1410);
\u_psram_top/u_psram_init/n1467_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n1467_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1410);
\u_psram_top/u_psram_init/n1711_s3\: LUT4
generic map (
  INIT => X"0F77"
)
port map (
  F => u_psram_top_u_psram_init_n1711_6,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt\(0),
  I3 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\);
\u_psram_top/u_psram_init/n1747_s1\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => u_psram_top_u_psram_init_n1747_4,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(3),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(4),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(1));
\u_psram_top/u_psram_init/n1747_s2\: LUT4
generic map (
  INIT => X"1001"
)
port map (
  F => u_psram_top_u_psram_init_n1747_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(7),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(4));
\u_psram_top/u_psram_init/n1747_s3\: LUT4
generic map (
  INIT => X"9009"
)
port map (
  F => u_psram_top_u_psram_init_n1747_6,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(5),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(6),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(3));
\u_psram_top/u_psram_init/n2491_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2491,
  I0 => u_psram_top_u_psram_init_n2491_5,
  I1 => u_psram_top_u_psram_init_n2491_6,
  I2 => u_psram_top_u_psram_init_n2491_7,
  I3 => u_psram_top_u_psram_init_n2491_8);
\u_psram_top/u_psram_init/n1892_s1\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1892_4,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(3),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(4),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(5));
\u_psram_top/u_psram_init/n1892_s2\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_init_n1892_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1));
\u_psram_top/u_psram_init/n1933_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1933_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1892);
\u_psram_top/u_psram_init/n1941_s1\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_init_n1941_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I2 => u_psram_top_u_psram_init_n1892);
\u_psram_top/u_psram_init/n1949_s1\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n1949_4,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1892);
\u_psram_top/u_psram_sync/n86_s1\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_sync_n86_4,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(0),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(1),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(2));
\u_psram_top/u_psram_sync/n86_s2\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_sync_n86_5,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(7),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(8),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(9),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(10));
\u_psram_top/u_psram_sync/n86_s3\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_sync_n86_6,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(11),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(12),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(13),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(14));
\u_psram_top/u_psram_sync/n86_s4\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_sync_n86_7,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(3),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(5),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(6));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n920_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n920\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_init_delay_all\(3),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1422_s2\: LUT4
generic map (
  INIT => X"0E00"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1422_6\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(3),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\,
  I3 => u_psram_top_u_psram_init_config_done_Z);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1423_s2\: LUT4
generic map (
  INIT => X"F0EE"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1423_6\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(2),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_datats\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1544_s2\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544_6\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(17),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(17));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s4\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_10\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_data_ctrl_reg\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_8\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/u_psram_init/wr_data_63_s4\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_init_wr_data_63_6,
  I0 => \u_psram_top/u_psram_init/timer_cnt1\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt1\(5),
  I2 => u_psram_top_u_psram_init_wr_data_63_9,
  I3 => u_psram_top_u_psram_init_n1165);
\u_psram_top/u_psram_init/read_over_s4\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_read_over,
  I0 => \u_psram_top/u_psram_init/read_cnt\(3),
  I1 => \u_psram_top/u_psram_init/read_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1082_7);
\u_psram_top/u_psram_init/read_over_s5\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => u_psram_top_u_psram_init_read_over_10,
  I0 => \u_psram_top/u_psram_init/read_cnt\(5),
  I1 => \u_psram_top/u_psram_init/read_cnt\(6),
  I2 => \u_psram_top/u_psram_init/read_cnt\(7),
  I3 => \u_psram_top/u_psram_init/read_cnt\(8));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s4\: LUT4
generic map (
  INIT => X"0777"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5\,
  I0 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_11\,
  I1 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_12\,
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_13\,
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_14\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s5\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_10\,
  I0 => NN_1,
  I1 => \u_psram_top/rd_data_d\(50),
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_15\,
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_16\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_9\,
  I0 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_12\,
  I1 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_13\,
  I2 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_14\,
  I3 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_15\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s5\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_10\,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I1 => \u_psram_top/rd_data_d\(8),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I3 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_16\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s6\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_11\,
  I0 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_17\,
  I1 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_18\);
\u_psram_top/u_psram_init/n_state.IDLE_s15\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.IDLE\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I1 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s17\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_21\,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\,
  I2 => u_psram_top_u_psram_init_read_over_12);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s18\: LUT4
generic map (
  INIT => X"0007"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_22\,
  I0 => u_psram_top_u_psram_init_write_done,
  I1 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\,
  I2 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I3 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_25\);
\u_psram_top/u_psram_init/n_state.INIT_CALIB_WAITE_s16\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.INIT_CALIB_WAITE_20\,
  I0 => \u_psram_top/u_psram_init/calib_done\(0),
  I1 => \u_psram_top/u_psram_init/calib_done\(1));
\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_WAITE_s16\: LUT4
generic map (
  INIT => X"7F00"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_WAITE_20\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I1 => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_19\,
  I2 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_24\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\);
\u_psram_top/u_psram_init/n_state.ADJUST_DELAY_s15\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_DELAY_19\,
  I0 => \u_psram_top/u_psram_init/delay_wait_over\(0),
  I1 => \u_psram_top/u_psram_init/delay_wait_over\(1));
\u_psram_top/u_psram_sync/n348_s7\: LUT4
generic map (
  INIT => X"2C00"
)
port map (
  F => u_psram_top_u_psram_sync_n348_11,
  I0 => u_psram_top_u_psram_sync_n326_17,
  I1 => NN,
  I2 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I3 => u_psram_top_u_psram_sync_n348_13);
\u_psram_top/u_psram_sync/n348_s8\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => u_psram_top_u_psram_sync_n348_12,
  I0 => u_psram_top_u_psram_sync_n348_14,
  I1 => u_psram_top_u_psram_sync_n359_11,
  I2 => u_psram_top_u_psram_sync_n282_17,
  I3 => u_psram_top_u_psram_sync_n315_17);
\u_psram_top/u_psram_sync/n359_s7\: LUT4
generic map (
  INIT => X"7077"
)
port map (
  F => u_psram_top_u_psram_sync_n359_11,
  I0 => u_psram_top_u_psram_sync_n359_12,
  I1 => u_psram_top_u_psram_sync_n359_13,
  I2 => u_psram_top_u_psram_sync_uddcntln,
  I3 => u_psram_top_u_psram_sync_n359_14);
\u_psram_top/u_psram_sync/n282_s13\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n282_17,
  I0 => \u_psram_top/u_psram_sync/count\(0),
  I1 => \u_psram_top/u_psram_sync/count\(1),
  I2 => \u_psram_top/u_psram_sync/flag\(1),
  I3 => u_psram_top_u_psram_sync_n282_19);
\u_psram_top/u_psram_sync/n282_s14\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_sync_n282_18,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => u_psram_top_u_psram_sync_stop,
  I2 => u_psram_top_u_psram_sync_n359_12);
\u_psram_top/u_psram_sync/n293_s14\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_sync_n293_18,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => \u_psram_top/u_psram_sync/cs_memsync\(5));
\u_psram_top/u_psram_sync/n304_s13\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n304_17,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(5),
  I1 => u_psram_top_u_psram_sync_stop);
\u_psram_top/u_psram_sync/n315_s13\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_sync_n315_17,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I1 => NN,
  I2 => u_psram_top_u_psram_sync_n348_13);
\u_psram_top/u_psram_sync/n315_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_sync_n315_18,
  I0 => \u_psram_top/u_psram_sync/count\(1),
  I1 => \u_psram_top/u_psram_sync/flag\(1),
  I2 => \u_psram_top/u_psram_sync/count\(0),
  I3 => u_psram_top_u_psram_sync_n282_19);
\u_psram_top/u_psram_sync/n315_s15\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => u_psram_top_u_psram_sync_n315_19,
  I0 => u_psram_top_u_psram_sync_n348_16,
  I1 => u_psram_top_u_psram_sync_n348_13,
  I2 => \u_psram_top/u_psram_sync/cs_memsync\(2));
\u_psram_top/u_psram_sync/n326_s13\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => u_psram_top_u_psram_sync_n326_17,
  I0 => \u_psram_top/u_psram_sync/count\(2),
  I1 => \u_psram_top/u_psram_sync/count\(1),
  I2 => \u_psram_top/u_psram_sync/count\(0));
\u_psram_top/u_psram_sync/n326_s14\: LUT4
generic map (
  INIT => X"BF00"
)
port map (
  F => u_psram_top_u_psram_sync_n326_18,
  I0 => \u_psram_top/u_psram_sync/flag\(0),
  I1 => u_psram_top_u_psram_sync_n359_14,
  I2 => u_psram_top_u_psram_sync_n326_17,
  I3 => u_psram_top_u_psram_sync_uddcntln);
\u_psram_top/u_psram_sync/n337_s13\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n337_17,
  I0 => \u_psram_top/u_psram_sync/count\(0),
  I1 => \u_psram_top/u_psram_sync/count\(1),
  I2 => \u_psram_top/u_psram_sync/count\(2),
  I3 => \u_psram_top/u_psram_sync/flag\(0));
\u_psram_top/u_psram_sync/n337_s14\: LUT4
generic map (
  INIT => X"EF00"
)
port map (
  F => u_psram_top_u_psram_sync_n337_18,
  I0 => u_psram_top_u_psram_sync_lock_d2,
  I1 => u_psram_top_u_psram_sync_n359_14,
  I2 => u_psram_top_u_psram_sync_n348_13,
  I3 => NN);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s371\: LUT4
generic map (
  INIT => X"0001"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s371\: LUT2
generic map (
  INIT => X"1"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_380\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s372\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s373\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_382\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s374\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_383\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s375\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_384\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_init/n1866_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n1866,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1));
\u_psram_top/u_psram_init/n1384_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n1384,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1));
\u_psram_top/u_psram_init/n1167_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n1167,
  I0 => \u_psram_top/u_psram_init/timer_cnt1\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt1\(1));
\u_psram_top/u_psram_init/n1082_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n1082_7,
  I0 => \u_psram_top/u_psram_init/read_cnt\(0),
  I1 => \u_psram_top/u_psram_init/read_cnt\(1),
  I2 => \u_psram_top/u_psram_init/read_cnt\(2));
\u_psram_top/u_psram_init/n1079_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1079_7,
  I0 => \u_psram_top/u_psram_init/read_cnt\(3),
  I1 => \u_psram_top/u_psram_init/read_cnt\(4),
  I2 => \u_psram_top/u_psram_init/read_cnt\(5),
  I3 => u_psram_top_u_psram_init_n1082_7);
\u_psram_top/u_psram_init/n1077_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n1077_7,
  I0 => \u_psram_top/u_psram_init/read_cnt\(6),
  I1 => \u_psram_top/u_psram_init/read_cnt\(7));
\u_psram_top/u_psram_init/n901_s4\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_init_n901_8,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I2 => \u_psram_top/u_psram_init/timer_cnt0\(2),
  I3 => \u_psram_top/u_psram_init/timer_cnt0\(3));
\u_psram_top/u_psram_init/n192_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n192,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(0),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(2),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(3));
\u_psram_top/u_psram_init/n189_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n189,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(5),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(6),
  I3 => u_psram_top_u_psram_init_n192);
\u_psram_top/u_psram_init/n186_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n186_7,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(7),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(8),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(9));
\u_psram_top/u_psram_init/n184_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n184,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(10),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(11),
  I2 => u_psram_top_u_psram_init_n189,
  I3 => u_psram_top_u_psram_init_n186_7);
\u_psram_top/u_psram_init/n182_s3\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_init_n182,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(13));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1304_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1304_7\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1304_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1304_7\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3));
\u_psram_top/u_psram_sync/n389_s4\: LUT4
generic map (
  INIT => X"0B00"
)
port map (
  F => u_psram_top_u_psram_sync_n389_8,
  I0 => NN,
  I1 => u_psram_top_u_psram_sync_lock_d2,
  I2 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I3 => u_psram_top_u_psram_sync_n348_13);
\u_psram_top/u_psram_sync/n388_s3\: LUT3
generic map (
  INIT => X"01"
)
port map (
  F => u_psram_top_u_psram_sync_n388_7,
  I0 => u_psram_top_u_psram_sync_n315_18,
  I1 => u_psram_top_u_psram_sync_n389_8,
  I2 => u_psram_top_u_psram_sync_n388_8);
\u_psram_top/u_psram_sync/n51_s2\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_sync_n51,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1));
\u_psram_top/u_psram_sync/n49_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n49,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(0),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(1));
\u_psram_top/u_psram_sync/n47_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n47,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(0),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(1),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(2),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(3));
\u_psram_top/u_psram_sync/n45_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n45_6,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(5));
\u_psram_top/u_psram_sync/n43_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n43,
  I0 => u_psram_top_u_psram_sync_n47,
  I1 => u_psram_top_u_psram_sync_n43_7);
\u_psram_top/u_psram_sync/n41_s2\: LUT2
generic map (
  INIT => X"8"
)
port map (
  F => u_psram_top_u_psram_sync_n41_6,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(8),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(9));
\u_psram_top/u_psram_sync/n40_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_sync_n40_6,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(8),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(9),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(10));
\u_psram_top/u_psram_sync/n39_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n39,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(11),
  I1 => u_psram_top_u_psram_sync_n47,
  I2 => u_psram_top_u_psram_sync_n43_7,
  I3 => u_psram_top_u_psram_sync_n40_6);
\u_psram_top/u_psram_sync/n37_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_sync_n37,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(12),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(13),
  I2 => u_psram_top_u_psram_sync_n39);
\u_psram_top/u_psram_init/out_dq_Z_16_s0\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_init_out_dq_Z_16,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I2 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I3 => \u_psram_top/u_psram_init/timer_cnt\(5));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299\,
  I0 => NN_1,
  I1 => cmd,
  I2 => cmd_en);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s4\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_8\,
  I0 => NN_1,
  I1 => u_psram_top_u_psram_init_cmd_calib,
  I2 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/n256_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n256_6,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I2 => \u_psram_top/u_psram_init/timer_cnt\(2));
\u_psram_top/u_psram_init/n2459_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2459_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(2),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(3));
\u_psram_top/u_psram_init/n2459_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2459_6,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(8),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(9),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(10),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(11));
\u_psram_top/u_psram_init/n2459_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2459_7,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(4),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(5),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(6),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(7));
\u_psram_top/u_psram_init/n2459_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n2459_8,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(12),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(13),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(14));
\u_psram_top/u_psram_init/n2491_s2\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2491_5,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(0),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(2),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(3));
\u_psram_top/u_psram_init/n2491_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2491_6,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(8),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(9),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(10),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(11));
\u_psram_top/u_psram_init/n2491_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n2491_7,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(4),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(5),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(6),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(7));
\u_psram_top/u_psram_init/n2491_s5\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n2491_8,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(12),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(13),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(14));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_11\,
  I0 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_17\,
  I1 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_18\,
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_19\,
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_20\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s7\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_12\,
  I0 => \u_psram_top/rd_data_d\(4),
  I1 => \u_psram_top/rd_data_d\(0),
  I2 => \u_psram_top/rd_data_d\(2),
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_21\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s8\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_13\,
  I0 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_22\,
  I1 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_23\,
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_24\,
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_25\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s9\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_14\,
  I0 => \u_psram_top/rd_data_d\(2),
  I1 => \u_psram_top/rd_data_d\(4),
  I2 => \u_psram_top/rd_data_d\(0),
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_17\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s10\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_15\,
  I0 => \u_psram_top/rd_data_d\(49),
  I1 => \u_psram_top/rd_data_d\(39),
  I2 => \u_psram_top/rd_data_d\(33),
  I3 => \u_psram_top/rd_data_d\(21));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s11\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_16\,
  I0 => \u_psram_top/rd_data_d\(5),
  I1 => \u_psram_top/rd_data_d\(6),
  I2 => \u_psram_top/rd_data_d\(7),
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_26\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s7\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_12\,
  I0 => \u_psram_top/rd_data_d\(56),
  I1 => \u_psram_top/rd_data_d\(45),
  I2 => \u_psram_top/rd_data_d\(46),
  I3 => \u_psram_top/rd_data_d\(59));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s8\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_13\,
  I0 => \u_psram_top/rd_data_d\(62),
  I1 => \u_psram_top/rd_data_d\(60),
  I2 => \u_psram_top/rd_data_d\(61),
  I3 => \u_psram_top/rd_data_d\(63));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s9\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_14\,
  I0 => \u_psram_top/rd_data_d\(43),
  I1 => \u_psram_top/rd_data_d\(44),
  I2 => \u_psram_top/rd_data_d\(42),
  I3 => \u_psram_top/rd_data_d\(31));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s10\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_15\,
  I0 => \u_psram_top/rd_data_d\(28),
  I1 => \u_psram_top/rd_data_d\(30),
  I2 => \u_psram_top/rd_data_d\(12),
  I3 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_19\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s11\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_16\,
  I0 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_20\,
  I1 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_21\,
  I2 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_22\,
  I3 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_23\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s12\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_17\,
  I0 => \u_psram_top/rd_data_d\(47),
  I1 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_24\,
  I2 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_25\,
  I3 => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_26\);
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s13\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_18\,
  I0 => \u_psram_top/rd_data_d\(27),
  I1 => \u_psram_top/rd_data_d\(26),
  I2 => \u_psram_top/rd_data_d\(25),
  I3 => \u_psram_top/rd_data_d\(24));
\u_psram_top/u_psram_init/n_state.IDLE_s16\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I0 => \u_psram_top/u_psram_init/adjust_over\(0),
  I1 => \u_psram_top/u_psram_init/adjust_over\(1),
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I3 => \u_psram_top_u_psram_init_n_state.IDLE_21\);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s20\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_24\,
  I0 => u_psram_top_u_psram_init_Tvcs_done,
  I1 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I2 => u_psram_top_u_psram_init_config_done_Z,
  I3 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s21\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_25\,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top/u_psram_init/adjust_over\(0),
  I2 => \u_psram_top/u_psram_init/adjust_over\(1));
\u_psram_top/u_psram_sync/n348_s9\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_sync_n348_13,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => \u_psram_top/u_psram_sync/cs_memsync\(5),
  I2 => u_psram_top_u_psram_sync_stop,
  I3 => u_psram_top_u_psram_sync_uddcntln);
\u_psram_top/u_psram_sync/n348_s10\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_sync_n348_14,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I1 => u_psram_top_u_psram_sync_n348_13);
\u_psram_top/u_psram_sync/n359_s8\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_sync_n359_12,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I1 => NN,
  I2 => u_psram_top_u_psram_sync_uddcntln);
\u_psram_top/u_psram_sync/n359_s9\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_sync_n359_13,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => \u_psram_top/u_psram_sync/cs_memsync\(5),
  I2 => u_psram_top_u_psram_sync_stop);
\u_psram_top/u_psram_sync/n359_s10\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => u_psram_top_u_psram_sync_n359_14,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => \u_psram_top/u_psram_sync/cs_memsync\(5),
  I2 => u_psram_top_u_psram_sync_stop,
  I3 => \u_psram_top/u_psram_sync/cs_memsync\(2));
\u_psram_top/u_psram_sync/n282_s15\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_sync_n282_19,
  I0 => \u_psram_top/u_psram_sync/flag\(0),
  I1 => \u_psram_top/u_psram_sync/count\(2));
\u_psram_top/u_psram_sync/n388_s4\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => u_psram_top_u_psram_sync_n388_8,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I1 => \u_psram_top/u_psram_sync/cs_memsync\(5),
  I2 => u_psram_top_u_psram_sync_n326_17);
\u_psram_top/u_psram_sync/n43_s3\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_sync_n43_7,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(5),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(6),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(7));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s12\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_17\,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(2),
  I1 => \u_psram_top/rd_data_d\(32),
  I2 => \u_psram_top/rd_data_d\(1),
  I3 => \u_psram_top/rd_data_d\(3));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s13\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_18\,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I1 => \u_psram_top/rd_data_d\(55),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I3 => \u_psram_top/rd_data_d\(54));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s14\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_19\,
  I0 => \u_psram_top/rd_data_d\(38),
  I1 => \u_psram_top/rd_data_d\(36),
  I2 => \u_psram_top/rd_data_d\(37),
  I3 => \u_psram_top/rd_data_d\(35));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_20\,
  I0 => \u_psram_top/rd_data_d\(53),
  I1 => \u_psram_top/rd_data_d\(51),
  I2 => \u_psram_top/rd_data_d\(52),
  I3 => \u_psram_top/rd_data_d\(48));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s16\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_21\,
  I0 => \u_psram_top/rd_data_d\(34),
  I1 => \u_psram_top/rd_data_d\(23),
  I2 => \u_psram_top/rd_data_d\(22),
  I3 => \u_psram_top/rd_data_d\(20));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_22\,
  I0 => \u_psram_top/rd_data_d\(52),
  I1 => \u_psram_top/rd_data_d\(48),
  I2 => \u_psram_top/rd_data_d\(51),
  I3 => \u_psram_top/rd_data_d\(53));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s18\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_23\,
  I0 => \u_psram_top/rd_data_d\(20),
  I1 => \u_psram_top/rd_data_d\(23),
  I2 => \u_psram_top/rd_data_d\(22),
  I3 => \u_psram_top/rd_data_d\(34));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s19\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_24\,
  I0 => \u_psram_top/rd_data_d\(37),
  I1 => \u_psram_top/rd_data_d\(35),
  I2 => \u_psram_top/rd_data_d\(36),
  I3 => \u_psram_top/rd_data_d\(38));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s20\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_25\,
  I0 => \u_psram_top/rd_data_d\(54),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(1),
  I2 => \u_psram_top/rd_data_d\(55),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0));
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_26\,
  I0 => \u_psram_top/rd_data_d\(19),
  I1 => \u_psram_top/rd_data_d\(18),
  I2 => \u_psram_top/rd_data_d\(17),
  I3 => \u_psram_top/rd_data_d\(16));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s14\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_19\,
  I0 => \u_psram_top/rd_data_d\(10),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(1),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I3 => \u_psram_top/rd_data_d\(8));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_20\,
  I0 => \u_psram_top/rd_data_d\(30),
  I1 => \u_psram_top/rd_data_d\(12),
  I2 => \u_psram_top/rd_data_d\(28),
  I3 => \u_psram_top/rd_data_d\(10));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s16\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_21\,
  I0 => \u_psram_top/rd_data_d\(59),
  I1 => \u_psram_top/rd_data_d\(46),
  I2 => \u_psram_top/rd_data_d\(56),
  I3 => \u_psram_top/rd_data_d\(45));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s17\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_22\,
  I0 => \u_psram_top/rd_data_d\(63),
  I1 => \u_psram_top/rd_data_d\(61),
  I2 => \u_psram_top/rd_data_d\(62),
  I3 => \u_psram_top/rd_data_d\(60));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s18\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_23\,
  I0 => \u_psram_top/rd_data_d\(44),
  I1 => \u_psram_top/rd_data_d\(42),
  I2 => \u_psram_top/rd_data_d\(31),
  I3 => \u_psram_top/rd_data_d\(43));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s19\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_24\,
  I0 => \u_psram_top/rd_data_d\(40),
  I1 => \u_psram_top/rd_data_d\(41),
  I2 => \u_psram_top/rd_data_d\(29),
  I3 => \u_psram_top/rd_data_d\(15));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s20\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_25\,
  I0 => NN_1,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(2),
  I2 => \u_psram_top/rd_data_d\(57),
  I3 => \u_psram_top/rd_data_d\(58));
\u_psram_top/u_psram_init/read_calibration[1].check_cnt_5_s21\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[1].check_cnt_5_26\,
  I0 => \u_psram_top/rd_data_d\(13),
  I1 => \u_psram_top/rd_data_d\(9),
  I2 => \u_psram_top/rd_data_d\(11),
  I3 => \u_psram_top/rd_data_d\(14));
\u_psram_top/u_psram_init/n_state.IDLE_s17\: LUT4
generic map (
  INIT => X"B0BB"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.IDLE_21\,
  I0 => u_psram_top_u_psram_init_write_done,
  I1 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\,
  I2 => u_psram_top_u_psram_init_read_over_12,
  I3 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\);
\u_psram_top/u_psram_sync/ddr_rsti_s0\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_sync_ddr_rsti,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(3),
  I1 => u_psram_top_u_psram_sync_dll_rsti);
\u_psram_top/u_psram_init/n182_s4\: LUT4
generic map (
  INIT => X"7F80"
)
port map (
  F => u_psram_top_u_psram_init_n182_9,
  I0 => u_psram_top_u_psram_init_n184,
  I1 => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(13),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(14));
\u_psram_top/u_psram_init/n245_s7\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n245_11,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(3),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(0),
  I2 => \u_psram_top/u_psram_init/timer_cnt\(1),
  I3 => \u_psram_top/u_psram_init/timer_cnt\(2));
\u_psram_top/u_psram_init/out_dq_Z_62_s0\: LUT4
generic map (
  INIT => X"FF40"
)
port map (
  F => \u_psram_top/u_psram_init/out_dq_Z\(62),
  I0 => \u_psram_top/u_psram_init/timer_cnt\(3),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(2),
  I2 => u_psram_top_u_psram_init_out_dq_Z_15,
  I3 => \u_psram_top/u_psram_init/out_dq_Z\(16));
\u_psram_top/u_psram_sync/n44_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_sync_n44_8,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(6),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(5));
\u_psram_top/u_psram_sync/n49_s3\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_psram_top_u_psram_sync_n49_8,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(2),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(0),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(1),
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(3),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(4));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n299_s5\: LUT4
generic map (
  INIT => X"007F"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\,
  I0 => NN_1,
  I1 => cmd,
  I2 => cmd_en,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_8\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_delay_reg_s4\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en_delay_reg_10\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(19),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(19),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(6),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(6));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s374\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(3),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(4),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s5\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(3),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(4));
\u_psram_top/wr_data_d_32_s26\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => u_psram_top_wr_data_d_32,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\,
  I1 => NN_1,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/wr_data_d_32_s27\: LUT4
generic map (
  INIT => X"0002"
)
port map (
  F => u_psram_top_wr_data_d_32_39,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\,
  I1 => NN_1,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/wr_data_d_32_s28\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => u_psram_top_wr_data_d_32_41,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\,
  I1 => NN_1,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/wr_data_d_32_s29\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => u_psram_top_wr_data_d_32_43,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\,
  I1 => NN_1,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_init/read_calibration[0].wr_ptr_2_s5\: LUT4
generic map (
  INIT => X"00BF"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].wr_ptr_2_11\,
  I0 => NN_1,
  I1 => u_psram_top_rd_data_valid_d,
  I2 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I3 => u_psram_top_u_psram_init_cmd_en_calib);
\u_psram_top/u_psram_init/read_cnt_8_s4\: LUT4
generic map (
  INIT => X"FFB0"
)
port map (
  F => u_psram_top_u_psram_init_read_cnt_8,
  I0 => NN_1,
  I1 => u_psram_top_rd_data_valid_d,
  I2 => u_psram_top_u_psram_init_rd_data_valid_d,
  I3 => u_psram_top_u_psram_init_timer_cnt1_clr);
\u_psram_top/u_psram_init/n1926_s2\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n1926_6,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I1 => \u_psram_top/u_psram_init/phase_cnt\(4),
  I2 => u_psram_top_u_psram_init_n1892);
\u_psram_top/u_psram_init/n1444_s3\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n1444_7,
  I0 => u_psram_top_u_psram_init_n1410,
  I1 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(4));
\u_psram_top/u_psram_init/n1150_s8\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => u_psram_top_u_psram_init_n1150_12,
  I0 => u_psram_top_u_psram_init_n1150,
  I1 => \u_psram_top/u_psram_init/phase_cnt\(3),
  I2 => \u_psram_top/u_psram_init/phase_cnt\(4));
\u_psram_top/u_psram_init/n1165_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1165,
  I0 => \u_psram_top/u_psram_init/timer_cnt1\(2),
  I1 => \u_psram_top/u_psram_init/timer_cnt1\(3),
  I2 => \u_psram_top/u_psram_init/timer_cnt1\(0),
  I3 => \u_psram_top/u_psram_init/timer_cnt1\(1));
\u_psram_top/u_psram_init/n1167_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_psram_top_u_psram_init_n1167_9,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/timer_cnt1\(2),
  I2 => \u_psram_top/u_psram_init/timer_cnt1\(0),
  I3 => \u_psram_top/u_psram_init/timer_cnt1\(1));
\u_psram_top/u_psram_init/n1382_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1382_9,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(3),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1));
\u_psram_top/u_psram_init/n1384_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_psram_top_u_psram_init_n1384_9,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I3 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(1));
\u_psram_top/u_psram_init/n1864_s4\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n1864_9,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(3),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1));
\u_psram_top/u_psram_init/n1866_s4\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_psram_top_u_psram_init_n1866_9,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(2),
  I2 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(0),
  I3 => \u_psram_top/u_psram_init/read_calibration[1].check_cnt\(1));
\u_psram_top/u_psram_init/n902_s4\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n902,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I2 => u_psram_top_u_psram_init_n901_8);
\u_psram_top/u_psram_init/n904_s4\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => u_psram_top_u_psram_init_n904,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(1),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I2 => u_psram_top_u_psram_init_n901_8);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s22\: LUT4
generic map (
  INIT => X"8F00"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\,
  I0 => \u_psram_top/u_psram_init/delay_wait_over\(0),
  I1 => \u_psram_top/u_psram_init/delay_wait_over\(1),
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I3 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_24\);
\u_psram_top/u_psram_init/n_state.READ_CHECK_DATA_s23\: LUT4
generic map (
  INIT => X"1500"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_29\,
  I0 => u_psram_top_u_psram_init_phase_over,
  I1 => \u_psram_top/u_psram_init/calib_done\(0),
  I2 => \u_psram_top/u_psram_init/calib_done\(1),
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\);
\u_psram_top/u_psram_sync/n293_s15\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_u_psram_sync_n293_20,
  I0 => \u_psram_top/u_psram_sync/cs_memsync\(2),
  I1 => NN,
  I2 => u_psram_top_u_psram_sync_uddcntln,
  I3 => u_psram_top_u_psram_sync_n326_17);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/clk_d0_s1\: LUT4
generic map (
  INIT => X"EFFF"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_clk_d0\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/reg_wren\(0),
  I1 => \u_psram_top/u_psram_init/out_dq_Z\(62),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1544_6\);
\u_psram_top/wr_data_d_40_s26\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_psram_top_wr_data_d_40_37,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_383\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/wr_data_d_40_s27\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_psram_top_wr_data_d_40_39,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_382\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/wr_data_d_40_s28\: LUT4
generic map (
  INIT => X"0008"
)
port map (
  F => u_psram_top_wr_data_d_40_41,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_380\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/wr_data_d_40_s29\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => u_psram_top_wr_data_d_40_43,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_383\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/wr_data_d_40_s30\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => u_psram_top_wr_data_d_40_45,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_382\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/wr_data_d_40_s31\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => u_psram_top_wr_data_d_40_47,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_380\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => NN_1,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2));
\u_psram_top/u_psram_init/SDTAP_1_s4\: LUT4
generic map (
  INIT => X"FFF4"
)
port map (
  F => u_psram_top_u_psram_init_SDTAP_1,
  I0 => \u_psram_top/u_psram_init/adjust_over\(1),
  I1 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\);
\u_psram_top/u_psram_init/SDTAP_0_s4\: LUT4
generic map (
  INIT => X"FFF4"
)
port map (
  F => u_psram_top_u_psram_init_SDTAP_0,
  I0 => \u_psram_top/u_psram_init/adjust_over\(0),
  I1 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\);
\u_psram_top/u_psram_sync/n43_s4\: LUT4
generic map (
  INIT => X"6A00"
)
port map (
  F => u_psram_top_u_psram_sync_n43_9,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(8),
  I1 => u_psram_top_u_psram_sync_n47,
  I2 => u_psram_top_u_psram_sync_n43_7,
  I3 => u_psram_top_u_psram_sync_n51);
\u_psram_top/wr_data_d_32_s30\: LUT4
generic map (
  INIT => X"1000"
)
port map (
  F => u_psram_top_wr_data_d_32_45,
  I0 => NN_1,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/wr_data_d_32_s31\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => u_psram_top_wr_data_d_32_47,
  I0 => NN_1,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s375\: LUT3
generic map (
  INIT => X"40"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_386\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s376\: LUT3
generic map (
  INIT => X"20"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_388\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_reg_s5\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d1_reg_12\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(17),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(17));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_reg_s4\: LUT4
generic map (
  INIT => X"FFFE"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_cs_d0_reg_10\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(16),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(16),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s376\: LUT4
generic map (
  INIT => X"0200"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_386\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s377\: LUT4
generic map (
  INIT => X"0100"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_388\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s378\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_390\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s379\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_392\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s380\: LUT4
generic map (
  INIT => X"0800"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_394\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s381\: LUT4
generic map (
  INIT => X"0400"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_396\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\,
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1));
\u_psram_top/u_psram_init/wr_data_63_s6\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => u_psram_top_u_psram_init_wr_data_63_9,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(1),
  I2 => u_psram_top_u_psram_init_n901_8);
\u_psram_top/u_psram_init/n583_s6\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => u_psram_top_u_psram_init_n583_10,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(2),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(3),
  I2 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I3 => \u_psram_top/u_psram_init/timer_cnt0\(1));
\u_psram_top/u_psram_init/n595_s2\: LUT4
generic map (
  INIT => X"BFEA"
)
port map (
  F => u_psram_top_u_psram_init_n595,
  I0 => u_psram_top_u_psram_init_n583,
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(0),
  I2 => \u_psram_top/u_psram_init/timer_cnt0\(1),
  I3 => \u_psram_top/u_psram_init/timer_cnt0\(2));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/mem_data_s382\: LUT4
generic map (
  INIT => X"8000"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_398\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(2),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_381\);
\u_psram_top/u_psram_init/n259_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_psram_top_u_psram_init_n259,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I2 => u_psram_top_u_psram_init_n245_11,
  I3 => \u_psram_top/u_psram_init/timer_cnt\(0));
\u_psram_top/u_psram_init/n597_s3\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => u_psram_top_u_psram_init_n597,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I2 => u_psram_top_u_psram_init_n583_10,
  I3 => \u_psram_top/u_psram_init/timer_cnt0\(0));
\u_psram_top/u_psram_sync/n348_s11\: LUT4
generic map (
  INIT => X"2000"
)
port map (
  F => u_psram_top_u_psram_sync_n348_16,
  I0 => \u_psram_top/u_psram_sync/flag\(0),
  I1 => \u_psram_top/u_psram_sync/count\(2),
  I2 => \u_psram_top/u_psram_sync/count\(1),
  I3 => \u_psram_top/u_psram_sync/count\(0));
\u_psram_top/u_psram_init/n_state.ADJUST_PHASE_s16\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.ADJUST_PHASE\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I1 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE\,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_PHASE_WAITE\);
\u_psram_top/u_psram_init/n_state.TVCS_WAITE_s16\: LUT4
generic map (
  INIT => X"FF70"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.TVCS_WAITE\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I1 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\,
  I2 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I3 => \u_psram_top_u_psram_init_c_state.IDLE\);
\u_psram_top/u_psram_init/n_state.IDLE_s18\: LUT3
generic map (
  INIT => X"70"
)
port map (
  F => \u_psram_top_u_psram_init_n_state.IDLE_23\,
  I0 => \u_psram_top_u_psram_init_n_state.IDLE_20\,
  I1 => \u_psram_top_u_psram_init_n_state.READ_CHECK_DATA_27\,
  I2 => \u_psram_top_u_psram_init_c_state.IDLE\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n139\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1));
\u_psram_top/wr_data_d_32_s32\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_psram_top_wr_data_d_32_49,
  I0 => NN_1,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/wr_data_d_32_s33\: LUT4
generic map (
  INIT => X"4000"
)
port map (
  F => u_psram_top_wr_data_d_32_51,
  I0 => NN_1,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s377\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_390\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_384\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_s378\: LUT3
generic map (
  INIT => X"80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_392\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_380\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n764_s2\: LUT4
generic map (
  INIT => X"000E"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n764_6\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_w\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r\(2),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n765_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n765\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n766_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n766\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q8\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n769_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n769\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n770_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n770\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q9\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n773_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n773\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n774_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n774\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q10\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n777_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n777\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n778_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n778\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q11\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n781_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n781\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n782_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n782\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q12\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n785\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n786_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n786\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q13\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n789_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n789\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n790_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n790\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q14\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n793_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n793\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n794_s2\: LUT3
generic map (
  INIT => X"E0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n794\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n792_s1\: LUT4
generic map (
  INIT => X"FFE0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n792\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q3\(2),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n787\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s2\: LUT4
generic map (
  INIT => X"FFE0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n791_6\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_r\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w\(1),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/q15\(3),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n787\);
\u_psram_top/u_psram_init/n1537_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1537,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(31),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1538_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1538,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(30),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1539_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1539,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(29),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1540_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1540,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(28),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1541_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1541,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(27),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1542_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1542,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(26),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1543_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1543,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(25),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1544_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1544,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(24),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1545_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1545,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(23),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1546_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1546,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(22),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1547_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1547,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(21),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1548_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1548,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(20),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1549_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1549,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(19),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1550_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1550,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(18),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1551_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1551,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(17),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1552_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1552,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(16),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1553_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1553,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(15),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1554_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1554,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(14),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1555_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1555,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(13),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1556_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1556,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(12),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1557_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1557,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(11),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1558_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1558,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(10),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1559_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1559,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(9),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1560_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1560,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(8),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1561_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1561,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(7),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1562_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1562,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(6),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1563_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1563,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(5),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1564_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1564,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(4),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1565_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1565,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(3),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1566_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1566,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n1567_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n1567,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].id_reg\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[0].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1410_4,
  I3 => u_psram_top_u_psram_init_n1410_5);
\u_psram_top/u_psram_init/n2019_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2019,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(31),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2020_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2020,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(30),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2021_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2021,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(29),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2022_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2022,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(28),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2023_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2023,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(27),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2024_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2024,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(26),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2025_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2025,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(25),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2026_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2026,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(24),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2027_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2027,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(23),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2028_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2028,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(22),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2029_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2029,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(21),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2030_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2030,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(20),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2031_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2031,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(19),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2032_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2032,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(18),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2033_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2033,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(17),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2034_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2034,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(16),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2035_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2035,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(15),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2036_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2036,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(14),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2037_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2037,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(13),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2038_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2038,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(12),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2039_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2039,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(11),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2040_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2040,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(10),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2041_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2041,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(9),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2042_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2042,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(8),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2043_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2043,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(7),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2044_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2044,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(6),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2045_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2045,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(5),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2046_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2046,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(4),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2047_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2047,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(3),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2048_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2048,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(2),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/u_psram_init/n2049_s2\: LUT4
generic map (
  INIT => X"BAAA"
)
port map (
  F => u_psram_top_u_psram_init_n2049,
  I0 => \u_psram_top/u_psram_init/read_calibration[1].id_reg\(1),
  I1 => \u_psram_top/u_psram_init/read_calibration[1].wr_ptr\(0),
  I2 => u_psram_top_u_psram_init_n1892_4,
  I3 => u_psram_top_u_psram_init_n1892_5);
\u_psram_top/n298_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n298,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n297_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n297,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n296_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n296,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(2),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n295_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n295,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(3),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n294_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n294,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(4),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n293_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n293,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(5),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n292_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n292,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(6),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n291_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n291,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(7),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n290_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n290,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(32),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n289_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n289,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(33),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n288_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n288,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(34),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n287_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n287,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(35),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n286_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n286,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(36),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n285_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n285,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(37),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n284_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n284,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(38),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n283_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n283,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(39),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n282_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n282,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(8),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n281_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n281,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(9),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n280_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n280,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(10),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n279_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n279,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(11),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n278_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n278,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(12),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n277_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n277,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(13),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n276_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n276,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(14),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n275_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n275,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(15),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n274_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n274,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(40),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n273_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n273,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(41),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n272_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n272,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(42),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n271_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n271,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(43),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n270_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n270,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(44),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n269_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n269,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(45),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n268_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n268,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(46),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n267_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n267,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(47),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n266_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n266,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(16),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n265_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n265,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(17),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n264_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n264,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(18),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n263_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n263,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(19),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n262_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n262,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(20),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n261_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n261,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(21),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n260_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n260,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(22),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n259_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n259,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(23),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n258_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n258,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(48),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n257_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n257,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(49),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n256_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n256,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(50),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n255_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n255,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(51),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n254_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n254,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(52),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n253_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n253,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(53),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n252_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n252,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(54),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n251_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n251,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(55),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n250_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n250,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(24),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n249_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n249,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(25),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n248_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n248,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(26),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n247_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n247,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(27),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n246_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n246,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(28),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n245_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n245,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(29),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n244_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n244,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(30),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n243_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n243,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rdbk_data_d0\(31),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n242_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n242,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(56),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n241_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n241,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(57),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n240_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n240,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(58),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n239_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n239,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(59),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n238_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n238,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(60),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n237_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n237,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(61),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n236_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n236,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(62),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/n235_s2\: LUT3
generic map (
  INIT => X"A8"
)
port map (
  F => u_psram_top_n235,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rdbk_data_d0\(63),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/rd_data_valid_d1\(1));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n255_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n255\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_1_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_2_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n254_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n254\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_8_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_9_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n253_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n253\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_15_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_16_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n252_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n252\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_22_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_23_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n251_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n251\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_29_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_30_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n250_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n250\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_36_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_37_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n249_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n249\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_43_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_44_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n248_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n248\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_50_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_51_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n247_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n247\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_57_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_58_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n246_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n246\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_64_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_65_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n245_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n245\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_71_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_72_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n244_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n244\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_78_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_79_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n243_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n243\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_85_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_86_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n242_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n242\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_92_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_93_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n241_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n241\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_99_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_100_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n240_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n240\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_106_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_107_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n239_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n239\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_113_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_114_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n238_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n238\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_120_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_121_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n237_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n237\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_127_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_128_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n236_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n236\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_134_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_135_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n235_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n235\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_141_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_142_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n234_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n234\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_148_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_149_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n233_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n233\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_155_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_156_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n232_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n232\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_162_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_163_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n231_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n231\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_169_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_170_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n230_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n230\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_176_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_177_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n229_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n229\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_183_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_184_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n228_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n228\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_190_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_191_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n227_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n227\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_197_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_198_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n226_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n226\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_204_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_205_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n225_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n225\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_211_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_212_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n224_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n224\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_218_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_219_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n259_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n259\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_225_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_226_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n258_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n258\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_232_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_233_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n257_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n257\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_239_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_240_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n256_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n256\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_246_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_mem_data_RAMOUT_247_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n255_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n255\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_1_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_2_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n254_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n254\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_8_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_9_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n253_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n253\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_15_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_16_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n252_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n252\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_22_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_23_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n251_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n251\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_29_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_30_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n250_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n250\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_36_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_37_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n249_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n249\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_43_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_44_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n248_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n248\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_50_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_51_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n247_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n247\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_57_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_58_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n246_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n246\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_64_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_65_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n245_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n245\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_71_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_72_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n244_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n244\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_78_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_79_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n243_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n243\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_85_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_86_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n242_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n242\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_92_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_93_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n241_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n241\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_99_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_100_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n240_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n240\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_106_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_107_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n239_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n239\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_113_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_114_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n238_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n238\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_120_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_121_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n237_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n237\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_127_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_128_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n236_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n236\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_134_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_135_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n235_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n235\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_141_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_142_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n234_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n234\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_148_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_149_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n233_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n233\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_155_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_156_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n232_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n232\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_162_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_163_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n231_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n231\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_169_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_170_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n230_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n230\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_176_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_177_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n229_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n229\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_183_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_184_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n228_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n228\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_190_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_191_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n227_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n227\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_197_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_198_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n226_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n226\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_204_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_205_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n225_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n225\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_211_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_212_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n224_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n224\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_218_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_219_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n259_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n259\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_225_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_226_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n258_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n258\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_232_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_233_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n257_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n257\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_239_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_240_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n256_s2\: LUT4
generic map (
  INIT => X"A088"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n256\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_246_G[1]\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_mem_data_RAMOUT_247_G[1]\,
  I3 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0));
\u_psram_top/u_psram_init/phase_cnt_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/phase_cnt\(0),
  D => u_psram_top_u_psram_init_n1131,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].add_cnt0_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(0),
  D => u_psram_top_u_psram_init_n1275,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(0),
  D => u_psram_top_u_psram_init_n1498,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].add_cnt0_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(0),
  D => u_psram_top_u_psram_init_n1757,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[1].times_reg_0_s1\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(0),
  D => u_psram_top_u_psram_init_n1980,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n140\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n141\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n173\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n174\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1307\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1308\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n137\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n138\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1307\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  D => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1308\,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_12_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  D => u_psram_top_u_psram_init_n184_10,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_7_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(7),
  D => u_psram_top_u_psram_init_n189_10,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  D => u_psram_top_u_psram_init_n192_10,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  D => u_psram_top_u_psram_init_n195,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/tvcs_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/tvcs_cnt\(0),
  D => u_psram_top_u_psram_init_n196,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_5_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(5),
  D => u_psram_top_u_psram_init_n254,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt\(4),
  D => u_psram_top_u_psram_init_n255,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_5_s5\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(5),
  D => u_psram_top_u_psram_init_n592,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt0_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt0\(4),
  D => u_psram_top_u_psram_init_n593,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_over_s6\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => u_psram_top_u_psram_init_read_over_12,
  D => u_psram_top_u_psram_init_n1113,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(4),
  D => u_psram_top_u_psram_init_n1165_12,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(1),
  D => u_psram_top_u_psram_init_n1168,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/timer_cnt1_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/timer_cnt1\(0),
  D => u_psram_top_u_psram_init_n1169,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  D => u_psram_top_u_psram_init_n1386,
  CLK => NN_0,
  CLEAR => u_psram_top_u_psram_sync_ddr_rsti);
\u_psram_top/u_psram_sync/lock_cnt_15_s4\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(15),
  D => u_psram_top_u_psram_sync_n36,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_14_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(14),
  D => u_psram_top_u_psram_sync_n37_11,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_12_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(12),
  D => u_psram_top_u_psram_sync_n39_11,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_4_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(4),
  D => u_psram_top_u_psram_sync_n47_11,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_1_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(1),
  D => u_psram_top_u_psram_sync_n50,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_sync/lock_cnt_0_s3\: DFFC
generic map (
  INIT => '0'
)
port map (
  Q => \u_psram_top/u_psram_sync/lock_cnt\(0),
  D => u_psram_top_u_psram_sync_n51_11,
  CLK => clk_d,
  CLEAR => u_psram_top_n797);
\u_psram_top/u_psram_init/n1131_s3\: LUT3
generic map (
  INIT => X"56"
)
port map (
  F => u_psram_top_u_psram_init_n1131,
  I0 => \u_psram_top/u_psram_init/phase_cnt\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_Z\(0),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_Z\(1));
\u_psram_top/u_psram_init/n1125_s2\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_init_n1125,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/readd_Z\(0),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/readd_Z\(1));
\u_psram_top/u_psram_init/n1275_s3\: LUT3
generic map (
  INIT => X"9A"
)
port map (
  F => u_psram_top_u_psram_init_n1275,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].add_cnt0\(0),
  I1 => u_psram_top_u_psram_init_n1265,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\);
\u_psram_top/u_psram_init/n2453_s1\: LUT2
generic map (
  INIT => X"4"
)
port map (
  F => u_psram_top_u_psram_init_n2453,
  I0 => u_psram_top_u_psram_init_n1265,
  I1 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\);
\u_psram_top/u_psram_init/n1498_s3\: LUT4
generic map (
  INIT => X"A9AA"
)
port map (
  F => u_psram_top_u_psram_init_n1498,
  I0 => \u_psram_top/u_psram_init/read_calibration[0].times_reg\(0),
  I1 => u_psram_top_u_psram_init_n1410,
  I2 => u_psram_top_u_psram_init_n2459,
  I3 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\);
\u_psram_top/u_psram_init/n2459_s6\: LUT3
generic map (
  INIT => X"10"
)
port map (
  F => u_psram_top_u_psram_init_n2459_10,
  I0 => u_psram_top_u_psram_init_n1410,
  I1 => u_psram_top_u_psram_init_n2459,
  I2 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\);
\u_psram_top/u_psram_init/n1757_s3\: LUT3
generic map (
  INIT => X"C6"
)
port map (
  F => u_psram_top_u_psram_init_n1757,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].add_cnt0\(0),
  I2 => u_psram_top_u_psram_init_n1747);
\u_psram_top/u_psram_init/n2467_s1\: LUT2
generic map (
  INIT => X"2"
)
port map (
  F => u_psram_top_u_psram_init_n2467,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY\,
  I1 => u_psram_top_u_psram_init_n1747);
\u_psram_top/u_psram_init/n1980_s3\: LUT4
generic map (
  INIT => X"CCC6"
)
port map (
  F => u_psram_top_u_psram_init_n1980,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I1 => \u_psram_top/u_psram_init/read_calibration[1].times_reg\(0),
  I2 => u_psram_top_u_psram_init_n1892,
  I3 => u_psram_top_u_psram_init_n2491);
\u_psram_top/u_psram_init/n2491_s6\: LUT3
generic map (
  INIT => X"02"
)
port map (
  F => u_psram_top_u_psram_init_n2491_10,
  I0 => \u_psram_top_u_psram_init_c_state.ADJUST_DELAY_WAITE\,
  I1 => u_psram_top_u_psram_init_n1892,
  I2 => u_psram_top_u_psram_init_n2491);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s4\: LUT4
generic map (
  INIT => X"2A66"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n140\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s8\: LUT4
generic map (
  INIT => X"80FF"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_16\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s5\: LUT4
generic map (
  INIT => X"4C33"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n141\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n173_s4\: LUT4
generic map (
  INIT => X"60A0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n173\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0),
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr_4_s4\: LUT2
generic map (
  INIT => X"D"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_ptr_4\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\,
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n174_s4\: LUT3
generic map (
  INIT => X"48"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n174\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/rd_ptr\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_10\,
  I2 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_rd_data_ctrl_reg\);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1307_s4\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1307\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I2 => \u_psram_top/u_psram_init/calib_Z\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4_14\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4\,
  I2 => \u_psram_top/u_psram_init/calib_Z\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1308_s4\: LUT3
generic map (
  INIT => X"1A"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n1308\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/ss\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_ss_4\,
  I2 => \u_psram_top/u_psram_init/calib_Z\(0));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n137_s4\: LUT4
generic map (
  INIT => X"9CCC"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n137\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6\: LUT4
generic map (
  INIT => X"5755"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4_14\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n138_s4\: LUT4
generic map (
  INIT => X"A4F0"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n138\,
  I0 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_ptr_4_11\,
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(4),
  I2 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(3),
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_ptr_4\);
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1307_s4\: LUT3
generic map (
  INIT => X"6A"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1307\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(1),
  I1 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I2 => \u_psram_top/u_psram_init/calib_Z\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss_4_s6\: LUT3
generic map (
  INIT => X"F4"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4_14\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4\,
  I2 => \u_psram_top/u_psram_init/calib_Z\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n1308_s4\: LUT3
generic map (
  INIT => X"1A"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n1308\,
  I0 => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/ss\(0),
  I1 => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_ss_4\,
  I2 => \u_psram_top/u_psram_init/calib_Z\(1));
\u_psram_top/u_psram_init/n184_s5\: LUT4
generic map (
  INIT => X"666A"
)
port map (
  F => u_psram_top_u_psram_init_n184_10,
  I0 => \u_psram_top/u_psram_init/tvcs_cnt\(12),
  I1 => u_psram_top_u_psram_init_n184,
  I2 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I3 => u_psram_top_u_psram_init_n162);
\u_psram_top/u_psram_init/tvcs_cnt_15_s4\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_init_tvcs_cnt_15,
  I0 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I1 => u_psram_top_u_psram_init_n162);
\u_psram_top/u_psram_init/n189_s5\: LUT4
generic map (
  INIT => X"1EF0"
)
port map (
  F => u_psram_top_u_psram_init_n189_10,
  I0 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I1 => u_psram_top_u_psram_init_n162,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(7),
  I3 => u_psram_top_u_psram_init_n189);
\u_psram_top/u_psram_init/n192_s5\: LUT4
generic map (
  INIT => X"1EF0"
)
port map (
  F => u_psram_top_u_psram_init_n192_10,
  I0 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I1 => u_psram_top_u_psram_init_n162,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(4),
  I3 => u_psram_top_u_psram_init_n192);
\u_psram_top/u_psram_init/n195_s4\: LUT4
generic map (
  INIT => X"1EF0"
)
port map (
  F => u_psram_top_u_psram_init_n195,
  I0 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I1 => u_psram_top_u_psram_init_n162,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(1),
  I3 => \u_psram_top/u_psram_init/tvcs_cnt\(0));
\u_psram_top/u_psram_init/n196_s4\: LUT3
generic map (
  INIT => X"12"
)
port map (
  F => u_psram_top_u_psram_init_n196,
  I0 => \u_psram_top_u_psram_init_c_state.TVCS_WAITE\,
  I1 => u_psram_top_u_psram_init_n162,
  I2 => \u_psram_top/u_psram_init/tvcs_cnt\(0));
\u_psram_top/u_psram_init/n254_s3\: LUT4
generic map (
  INIT => X"EAAA"
)
port map (
  F => u_psram_top_u_psram_init_n254,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I2 => u_psram_top_u_psram_init_n245_11,
  I3 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\);
\u_psram_top/u_psram_init/timer_cnt_5_s6\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_psram_top_u_psram_init_timer_cnt_5,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I2 => u_psram_top_u_psram_init_n245_11,
  I3 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\);
\u_psram_top/u_psram_init/n255_s3\: LUT4
generic map (
  INIT => X"BCCC"
)
port map (
  F => u_psram_top_u_psram_init_n255,
  I0 => \u_psram_top/u_psram_init/timer_cnt\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt\(4),
  I2 => u_psram_top_u_psram_init_n245_11,
  I3 => \u_psram_top_u_psram_init_c_state.CONFIG_CR\);
\u_psram_top/u_psram_init/n592_s3\: LUT4
generic map (
  INIT => X"EAAA"
)
port map (
  F => u_psram_top_u_psram_init_n592,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I2 => u_psram_top_u_psram_init_n583_10,
  I3 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\);
\u_psram_top/u_psram_init/timer_cnt0_5_s6\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => u_psram_top_u_psram_init_timer_cnt0_5,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I2 => u_psram_top_u_psram_init_n583_10,
  I3 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\);
\u_psram_top/u_psram_init/n593_s3\: LUT4
generic map (
  INIT => X"BCCC"
)
port map (
  F => u_psram_top_u_psram_init_n593,
  I0 => \u_psram_top/u_psram_init/timer_cnt0\(5),
  I1 => \u_psram_top/u_psram_init/timer_cnt0\(4),
  I2 => u_psram_top_u_psram_init_n583_10,
  I3 => \u_psram_top_u_psram_init_c_state.WRITE_DATA\);
\u_psram_top/u_psram_init/n1113_s4\: LUT4
generic map (
  INIT => X"3222"
)
port map (
  F => u_psram_top_u_psram_init_n1113,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I2 => u_psram_top_u_psram_init_read_over,
  I3 => u_psram_top_u_psram_init_read_over_10);
\u_psram_top/u_psram_init/n1165_s6\: LUT4
generic map (
  INIT => X"1444"
)
port map (
  F => u_psram_top_u_psram_init_n1165_12,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top/u_psram_init/timer_cnt1\(4),
  I2 => u_psram_top_u_psram_init_n1165,
  I3 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\);
\u_psram_top/u_psram_init/timer_cnt1_5_s4\: LUT2
generic map (
  INIT => X"E"
)
port map (
  F => u_psram_top_u_psram_init_timer_cnt1_5,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\);
\u_psram_top/u_psram_init/n1168_s4\: LUT4
generic map (
  INIT => X"1450"
)
port map (
  F => u_psram_top_u_psram_init_n1168,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I2 => \u_psram_top/u_psram_init/timer_cnt1\(1),
  I3 => \u_psram_top/u_psram_init/timer_cnt1\(0));
\u_psram_top/u_psram_init/n1169_s5\: LUT3
generic map (
  INIT => X"14"
)
port map (
  F => u_psram_top_u_psram_init_n1169,
  I0 => u_psram_top_u_psram_init_timer_cnt1_clr,
  I1 => \u_psram_top_u_psram_init_c_state.READ_CHECK_DATA\,
  I2 => \u_psram_top/u_psram_init/timer_cnt1\(0));
\u_psram_top/u_psram_init/n1386_s4\: LUT4
generic map (
  INIT => X"4144"
)
port map (
  F => u_psram_top_u_psram_init_n1386,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top/u_psram_init/read_calibration[0].check_cnt\(0),
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5\,
  I3 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_10\);
\u_psram_top/u_psram_init/read_calibration[0].check_cnt_5_s22\: LUT3
generic map (
  INIT => X"BA"
)
port map (
  F => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_28\,
  I0 => u_psram_top_u_psram_init_read_over_12,
  I1 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5\,
  I2 => \u_psram_top_u_psram_init_read_calibration[0].check_cnt_5_10\);
\u_psram_top/u_psram_sync/n36_s4\: LUT4
generic map (
  INIT => X"E0A0"
)
port map (
  F => u_psram_top_u_psram_sync_n36,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(14),
  I2 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I3 => u_psram_top_u_psram_sync_n37);
\u_psram_top/u_psram_sync/lock_cnt_15_s5\: LUT2
generic map (
  INIT => X"7"
)
port map (
  F => u_psram_top_u_psram_sync_lock_cnt_15,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1));
\u_psram_top/u_psram_sync/n37_s5\: LUT4
generic map (
  INIT => X"90C0"
)
port map (
  F => u_psram_top_u_psram_sync_n37_11,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_cnt\(14),
  I2 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I3 => u_psram_top_u_psram_sync_n37);
\u_psram_top/u_psram_sync/n39_s5\: LUT4
generic map (
  INIT => X"84C0"
)
port map (
  F => u_psram_top_u_psram_sync_n39_11,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(12),
  I3 => u_psram_top_u_psram_sync_n39);
\u_psram_top/u_psram_sync/n47_s5\: LUT4
generic map (
  INIT => X"84C0"
)
port map (
  F => u_psram_top_u_psram_sync_n47_11,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(4),
  I3 => u_psram_top_u_psram_sync_n47);
\u_psram_top/u_psram_sync/n50_s4\: LUT4
generic map (
  INIT => X"84C0"
)
port map (
  F => u_psram_top_u_psram_sync_n50,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(1),
  I3 => \u_psram_top/u_psram_sync/lock_cnt\(0));
\u_psram_top/u_psram_sync/n51_s5\: LUT3
generic map (
  INIT => X"84"
)
port map (
  F => u_psram_top_u_psram_sync_n51_11,
  I0 => \u_psram_top/u_psram_sync/lock_cnt\(15),
  I1 => \u_psram_top/u_psram_sync/lock_syn\(1),
  I2 => \u_psram_top/u_psram_sync/lock_cnt\(0));
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_s1\: LUT4
generic map (
  INIT => X"FF80"
)
port map (
  F => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_wr_en\,
  I0 => NN_1,
  I1 => cmd,
  I2 => cmd_en,
  I3 => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n299_8\);
\u_psram_top/n797_s2\: INV
port map (
  O => u_psram_top_n797,
  I => rst_n);
\u_psram_top/n804_s2\: INV
port map (
  O => u_psram_top_n804,
  I => pll_lock);
\u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n865_s2\: INV
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[0].u_psram_lane_n865\,
  I => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_wr_datats\);
\u_psram_top/u_psram_init/calib_0_s3\: INV
port map (
  O => u_psram_top_u_psram_init_calib_0,
  I => \u_psram_top/u_psram_init/calib_done\(0));
\u_psram_top/u_psram_init/calib_1_s3\: INV
port map (
  O => u_psram_top_u_psram_init_calib_1,
  I => \u_psram_top/u_psram_init/calib_done\(1));
\u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/n141_s4\: INV
port map (
  O => \u_psram_top_u_psram_wd_data_lane_gen[1].u_psram_lane_n141\,
  I => \u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr\(0));
GND_s5: GND
port map (
  G => GND_0);
VCC_s3: VCC
port map (
  V => VCC_0);
GSR_0: GSR
port map (
  GSRI => VCC_0);
  O_psram_reset_n(0) <= NN;
  O_psram_reset_n(1) <= NN;
  clk_out <= NN_0;
  init_calib <= NN_1;
end beh;
