

================================================================
== Synthesis Summary Report of 'cpp_FIR'
================================================================
+ General Information: 
    * Date:           Mon Apr 18 12:06:18 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Tutorial
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: kintex7
    * Target device:  xc7k160ti-ffv676-2L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ cpp_FIR  |     -|  1.81|      173|  1.730e+03|         -|      174|     -|        no|  2 (~0%)|  2 (~0%)|  168 (~0%)|  236 (~0%)|    -|
    | o loop    |    II|  7.30|      171|  1.710e+03|         4|        2|    85|       yes|        -|        -|          -|          -|    -|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| x         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------+---------+
| Argument | HW Name   | HW Type |
+----------+-----------+---------+
| x        | x         | port    |
| return   | ap_return | port    |
+----------+-----------+---------+


================================================================
== M_AXI Burst Information
================================================================

