
*** Running vivado
    with args -log design_1_JpegEnc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_JpegEnc_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_JpegEnc_0_0.tcl -notrace
Command: synth_design -top design_1_JpegEnc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5333 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1277.680 ; gain = 86.996 ; free physical = 57744 ; free virtual = 63031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_JpegEnc_0_0' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_JpegEnc_0_0/synth/design_1_JpegEnc_0_0.vhd:80]
INFO: [Synth 8-3491] module 'JpegEnc' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/top/JpegEnc.vhd:44' bound to instance 'U0' of component 'JpegEnc' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_JpegEnc_0_0/synth/design_1_JpegEnc_0_0.vhd:125]
INFO: [Synth 8-638] synthesizing module 'JpegEnc' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/top/JpegEnc.vhd:81]
INFO: [Synth 8-638] synthesizing module 'HostIF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'HostIF' (1#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:69]
INFO: [Synth 8-638] synthesizing module 'BUF_FIFO' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:71]
INFO: [Synth 8-638] synthesizing module 'SUB_RAMZ' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/SUB_RAMZ.vhd:44]
	Parameter RAMADDR_W bound to: 13 - type: integer 
	Parameter RAMDATA_W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SUB_RAMZ' (2#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/SUB_RAMZ.vhd:44]
INFO: [Synth 8-638] synthesizing module 'multiplier' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/multiplier.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (3#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/multiplier.vhd:52]
INFO: [Synth 8-638] synthesizing module 'SUB_RAMZ_LUT' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/SUB_RAMZ_LUT.vhd:50]
	Parameter RAMADDR_W bound to: 10 - type: integer 
	Parameter RAMDATA_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SUB_RAMZ_LUT' (4#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/SUB_RAMZ_LUT.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'BUF_FIFO' (5#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:71]
INFO: [Synth 8-638] synthesizing module 'CtrlSM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/control/CtrlSM.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SingleSM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/SingleSM.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'SingleSM' (6#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/SingleSM.vhd:47]
WARNING: [Synth 8-5858] RAM Reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'CtrlSM' (7#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/control/CtrlSM.vhd:105]
INFO: [Synth 8-638] synthesizing module 'FDCT' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:77]
INFO: [Synth 8-638] synthesizing module 'RAMZ' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
	Parameter RAMADDR_W bound to: 7 - type: integer 
	Parameter RAMDATA_W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMZ' (8#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MDCT' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/MDCT.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DCT1D' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:57]
	Parameter C_IN_SZ bound to: 22 - type: integer 
	Parameter C_OUT_SZ bound to: 10 - type: integer 
	Parameter C_FRAC_SZ bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'FinitePrecRndNrst' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8' bound to instance 'U_FinitePrecRndNrst' of component 'FinitePrecRndNrst' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:139]
INFO: [Synth 8-638] synthesizing module 'FinitePrecRndNrst' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8]
	Parameter C_IN_SZ bound to: 22 - type: integer 
	Parameter C_OUT_SZ bound to: 10 - type: integer 
	Parameter C_FRAC_SZ bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FinitePrecRndNrst' (9#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8]
WARNING: [Synth 8-6014] Unused sequential element latchbuf_reg_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element wmemsel_d7_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:265]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:324]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'DCT1D' (10#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:57]
INFO: [Synth 8-638] synthesizing module 'DCT2D' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:51]
	Parameter C_IN_SZ bound to: 24 - type: integer 
	Parameter C_OUT_SZ bound to: 12 - type: integer 
	Parameter C_FRAC_SZ bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'FinitePrecRndNrst' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8' bound to instance 'U_FinitePrecRndNrst' of component 'FinitePrecRndNrst' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:332]
INFO: [Synth 8-638] synthesizing module 'FinitePrecRndNrst__parameterized0' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8]
	Parameter C_IN_SZ bound to: 24 - type: integer 
	Parameter C_OUT_SZ bound to: 12 - type: integer 
	Parameter C_FRAC_SZ bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FinitePrecRndNrst__parameterized0' (10#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FinitePrecRndNrst.v:8]
WARNING: [Synth 8-6014] Unused sequential element latchbuf_reg_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element row_reg_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d1_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:272]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d1_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d2_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d2_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d3_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d3_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[7] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romedatao_d4_reg[8] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:314]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[0] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[1] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[2] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[3] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[4] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[5] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[6] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[7] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
WARNING: [Synth 8-6014] Unused sequential element romodatao_d4_reg[8] was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'DCT2D' (11#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:51]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/RAM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'RAM' (12#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/RAM.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DBUFCTL' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DBUFCTL.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DBUFCTL' (13#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DBUFCTL.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ROME' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/ROME.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ROME' (14#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/ROME.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ROMO' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/ROMO.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ROMO' (15#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/ROMO.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MDCT' (16#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/MDCT.vhd:48]
INFO: [Synth 8-638] synthesizing module 'FIFO' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAMD_W bound to: 12 - type: integer 
	Parameter RAMA_W bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'RAMF' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:5' bound to instance 'U_RAMF' of component 'RAMF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RAMF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
	Parameter RAMD_W bound to: 12 - type: integer 
	Parameter RAMA_W bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMF' (17#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (18#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
INFO: [Synth 8-638] synthesizing module 'RAMZ__parameterized0' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
	Parameter RAMADDR_W bound to: 7 - type: integer 
	Parameter RAMDATA_W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMZ__parameterized0' (18#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element rd_en_d1_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'FDCT' (19#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ZZ_TOP' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/zigzag/ZZ_TOP.vhd:72]
INFO: [Synth 8-638] synthesizing module 'zigzag' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/zigzag/ZIGZAG.vhd:51]
	Parameter RAMADDR_W bound to: 6 - type: integer 
	Parameter RAMDATA_W bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized0' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RAMD_W bound to: 12 - type: integer 
	Parameter RAMA_W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RAMF' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:5' bound to instance 'U_RAMF' of component 'RAMF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RAMF__parameterized1' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
	Parameter RAMD_W bound to: 12 - type: integer 
	Parameter RAMA_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMF__parameterized1' (19#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized0' (19#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'zigzag' (20#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/zigzag/ZIGZAG.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ZZ_TOP' (21#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/zigzag/ZZ_TOP.vhd:72]
INFO: [Synth 8-638] synthesizing module 'QUANT_TOP' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/QUANT_TOP.vhd:76]
INFO: [Synth 8-638] synthesizing module 'quantizer' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/QUANTIZER.vhd:50]
	Parameter SIZE_C bound to: 12 - type: integer 
	Parameter RAMQADDR_W bound to: 7 - type: integer 
	Parameter RAMQDATA_W bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMZ__parameterized1' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
	Parameter RAMADDR_W bound to: 7 - type: integer 
	Parameter RAMDATA_W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMZ__parameterized1' (21#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/RAMZ.vhd:44]
INFO: [Synth 8-638] synthesizing module 'r_divider' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/r_divider.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ROMR' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/ROMR.vhd:42]
	Parameter ROMADDR_W bound to: 8 - type: integer 
	Parameter ROMDATA_W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROMR' (22#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/ROMR.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'r_divider' (23#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/r_divider.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element sign_bit_pipe_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/QUANTIZER.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'quantizer' (24#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/QUANTIZER.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'QUANT_TOP' (25#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/QUANT_TOP.vhd:76]
INFO: [Synth 8-638] synthesizing module 'RLE_TOP' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE_TOP.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rle' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE.vhd:55]
	Parameter RAMADDR_W bound to: 6 - type: integer 
	Parameter RAMDATA_W bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_cnt_d1_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE.vhd:95]
WARNING: [Synth 8-6014] Unused sequential element prev_dc_reg_3_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'rle' (26#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE.vhd:55]
INFO: [Synth 8-638] synthesizing module 'RleDoubleFifo' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RleDoubleFifo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized1' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter RAMD_W bound to: 20 - type: integer 
	Parameter RAMA_W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RAMF' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:5' bound to instance 'U_RAMF' of component 'RAMF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RAMF__parameterized3' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
	Parameter RAMD_W bound to: 20 - type: integer 
	Parameter RAMA_W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMF__parameterized3' (26#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized1' (26#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'RleDoubleFifo' (27#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RleDoubleFifo.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element huf_dval_p0_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE_TOP.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'RLE_TOP' (28#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE_TOP.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Huffman' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:81]
INFO: [Synth 8-638] synthesizing module 'DC_ROM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DC_ROM.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'DC_ROM' (29#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DC_ROM.vhd:60]
INFO: [Synth 8-638] synthesizing module 'AC_ROM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_ROM.vhd:61]
INFO: [Synth 8-226] default block is never used [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_ROM.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'AC_ROM' (30#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_ROM.vhd:61]
INFO: [Synth 8-638] synthesizing module 'DC_CR_ROM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DC_CR_ROM.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'DC_CR_ROM' (31#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DC_CR_ROM.vhd:60]
INFO: [Synth 8-638] synthesizing module 'AC_CR_ROM' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_CR_ROM.vhd:61]
INFO: [Synth 8-226] default block is never used [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_CR_ROM.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'AC_CR_ROM' (32#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/AC_CR_ROM.vhd:61]
INFO: [Synth 8-638] synthesizing module 'DoubleFifo' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DoubleFifo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized2' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter RAMD_W bound to: 8 - type: integer 
	Parameter RAMA_W bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'RAMF' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:5' bound to instance 'U_RAMF' of component 'RAMF' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'RAMF__parameterized5' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
	Parameter RAMD_W bound to: 8 - type: integer 
	Parameter RAMA_W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMF__parameterized5' (32#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized2' (32#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'DoubleFifo' (33#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/DoubleFifo.vhd:64]
INFO: [Synth 8-226] default block is never used [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:419]
WARNING: [Synth 8-6014] Unused sequential element VLI_d_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:317]
WARNING: [Synth 8-6014] Unused sequential element VLI_size_d_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element d_val_d2_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:322]
WARNING: [Synth 8-6014] Unused sequential element d_val_d3_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element d_val_d4_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'Huffman' (34#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ByteStuffer' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/bytestuffer/ByteStuffer.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ByteStuffer' (35#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/bytestuffer/ByteStuffer.vhd:76]
INFO: [Synth 8-638] synthesizing module 'JFIFGen' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/JFIFGen.vhd:78]
INFO: [Synth 8-3491] module 'HeaderRam' declared at '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/HeaderRAM.vhd:7' bound to instance 'U_Header_RAM' of component 'HeaderRam' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/JFIFGen.vhd:127]
INFO: [Synth 8-638] synthesizing module 'HeaderRam' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/HeaderRAM.vhd:24]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HeaderRam' (36#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/HeaderRAM.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element rd_cnt_d2_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/JFIFGen.vhd:219]
WARNING: [Synth 8-6014] Unused sequential element eoi_wr_d1_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/JFIFGen.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'JFIFGen' (37#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/jfifgen/JFIFGen.vhd:78]
INFO: [Synth 8-638] synthesizing module 'OutMux' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/outmux/OutMux.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'OutMux' (38#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/outmux/OutMux.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'JpegEnc' (39#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/top/JpegEnc.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_JpegEnc_0_0' (40#1) [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ip/design_1_JpegEnc_0_0/synth/design_1_JpegEnc_0_0.vhd:80]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[9]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[8]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[7]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[6]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[5]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[4]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[3]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[2]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[1]
WARNING: [Synth 8-3331] design ByteStuffer has unconnected port outram_base_addr[0]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][15]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][14]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][13]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][12]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][11]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][10]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][9]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][8]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][7]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][6]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][5]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][4]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][3]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][2]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][1]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[x_cnt][0]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][15]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][14]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][13]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][12]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][11]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][10]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][9]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][8]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][7]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][6]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][5]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][4]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][3]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][2]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][1]
WARNING: [Synth 8-3331] design Huffman has unconnected port huf_sm_settings[y_cnt][0]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][15]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][14]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][13]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][12]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][11]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][10]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][9]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][8]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][7]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][6]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][5]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][4]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][3]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][2]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][1]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[x_cnt][0]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][15]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][14]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][13]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][12]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][11]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][10]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][9]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][8]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][7]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][6]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][5]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][4]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][3]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][2]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][1]
WARNING: [Synth 8-3331] design rle has unconnected port rle_sm_settings[y_cnt][0]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][15]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][14]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][13]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][12]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][11]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][10]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][9]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][8]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][7]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][6]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][5]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][4]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][3]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][2]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][1]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[x_cnt][0]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][15]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][14]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][13]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][12]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][11]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][10]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][9]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][8]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][7]
WARNING: [Synth 8-3331] design QUANT_TOP has unconnected port qua_sm_settings[y_cnt][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.711 ; gain = 176.027 ; free physical = 57716 ; free virtual = 63004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.711 ; gain = 176.027 ; free physical = 57727 ; free virtual = 63016
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1747.742 ; gain = 5.000 ; free physical = 57440 ; free virtual = 62728
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.742 ; gain = 558.059 ; free physical = 57542 ; free virtual = 62831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.742 ; gain = 558.059 ; free physical = 57542 ; free virtual = 62831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.742 ; gain = 558.059 ; free physical = 57545 ; free virtual = 62833
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "write_done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "img_size_wr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enc_start_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "image_ram_access_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cod_data_addr_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:395]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:349]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:349]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:349]
INFO: [Synth 8-5546] ROM "data_temp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_addr2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do2" won't be mapped to RAM because it is too sparse
DSP Debug: swapped A/B pins for adder 0xc2b3d60
WARNING: [Synth 8-6014] Unused sequential element wr_counter_total_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:235]
WARNING: [Synth 8-6014] Unused sequential element wr_mod_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:236]
WARNING: [Synth 8-6014] Unused sequential element rd_counter_total_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:343]
WARNING: [Synth 8-6014] Unused sequential element rd_mod_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/BUF_FIFO.vhd:383]
INFO: [Synth 8-802] inferred FSM for state register 'main_state_reg' in module 'CtrlSM'
INFO: [Synth 8-5546] ROM "jfif_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "jpeg_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage2_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wmemsel_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element stage2_cnt_reg_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:164]
INFO: [Synth 8-5544] ROM "stage2_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rowr_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage1_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element stage2_cnt_reg_reg was removed.  [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT2D.vhd:126]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:220]
INFO: [Synth 8-5544] ROM "x_pixel_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fram1_raddr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fram1_raddr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fram1_line_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mdct_data_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ready_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:220]
INFO: [Synth 8-5546] ROM "ready_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/rle/RLE.vhd:145]
INFO: [Synth 8-5546] ROM "dovalid_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "acc_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_dc_reg_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_dc_reg_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "prev_dc_reg_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "zero_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:220]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/common/FIFO.vhd:220]
INFO: [Synth 8-5544] ROM "fifo_wren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_n_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hr_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   idles |                              000 |                              000
                    jfif |                              001 |                              001
                   horiz |                              010 |                              010
                    comp |                              011 |                              011
                    vert |                              100 |                              100
                     eoi |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'main_state_reg' using encoding 'sequential' in module 'CtrlSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1748.742 ; gain = 558.059 ; free physical = 57522 ; free virtual = 62810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 48    
	   2 Input     24 Bit       Adders := 3     
	   3 Input     24 Bit       Adders := 9     
	   4 Input     24 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 6     
	   4 Input     22 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 23    
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 25    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 5     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 28    
	               14 Bit    Registers := 104   
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 74    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 167   
+---RAMs : 
	             192K Bit         RAMs := 1     
	              16K Bit         RAMs := 2     
	               8K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
	               1K Bit         RAMs := 5     
	             1024 Bit         RAMs := 3     
	              768 Bit         RAMs := 1     
	              640 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 7     
	   4 Input     24 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	1024 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 16    
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 25    
	  11 Input      5 Bit        Muxes := 22    
	  12 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 25    
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 215   
	   7 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HostIF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 6     
Module SUB_RAMZ 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module SUB_RAMZ_LUT 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module BUF_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 7     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 8     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 27    
Module SingleSM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module CtrlSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 14    
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 10    
Module RAMZ 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module FinitePrecRndNrst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module DCT1D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 6     
	   4 Input     22 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               22 Bit    Registers := 4     
	               14 Bit    Registers := 24    
	                9 Bit    Registers := 15    
	                6 Bit    Registers := 26    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module FinitePrecRndNrst__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module DCT2D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 8     
	   4 Input     24 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 5     
	               14 Bit    Registers := 40    
	               11 Bit    Registers := 15    
	                6 Bit    Registers := 23    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module DBUFCTL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ROME 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module ROMO 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module MDCT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module RAMF 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module RAMZ__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FDCT 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 15    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module RAMF__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
Module FIFO__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module zigzag 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ZZ_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module RAMZ__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ROMR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module r_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
Module quantizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module QUANT_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module rle 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 16    
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module RAMF__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FIFO__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module RleDoubleFifo 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RLE_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DC_ROM 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module AC_ROM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	  11 Input      5 Bit        Muxes := 12    
	  12 Input      5 Bit        Muxes := 1     
Module DC_CR_ROM 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module AC_CR_ROM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	  11 Input      5 Bit        Muxes := 10    
	  12 Input      5 Bit        Muxes := 1     
Module RAMF__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module FIFO__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module DoubleFifo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Huffman 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 44    
	   2 Input      6 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	1024 Input     23 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 19    
Module ByteStuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module HeaderRam 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module JFIFGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module OutMux 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "do2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_temp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_addr2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP MULTIPLIER/multOp, operation Mode is: A*B.
DSP Report: operator MULTIPLIER/multOp is absorbed into DSP MULTIPLIER/multOp.
INFO: [Synth 8-4471] merging register 'ramwe_d5_reg' into 'U_FinitePrecRndNrst/dataval_d1_reg' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:251]
INFO: [Synth 8-4471] merging register 'ramwe_d6_reg' into 'U_FinitePrecRndNrst/dval_out_reg' [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/DCT1D.vhd:134]
DSP Report: Generating DSP Cr_reg_20, operation Mode is: (A:0x3fffe534)*B.
DSP Report: operator Cr_reg_20 is absorbed into DSP Cr_reg_20.
DSP Report: Generating DSP Cr_reg_30, operation Mode is: (A:0x3ffffacc)*B.
DSP Report: operator Cr_reg_30 is absorbed into DSP Cr_reg_30.
DSP Report: Generating DSP Cb_reg_20, operation Mode is: (A:0x3fffeacc)*B.
DSP Report: operator Cb_reg_20 is absorbed into DSP Cb_reg_20.
DSP Report: Generating DSP Cb_reg_10, operation Mode is: (A:0x3ffff534)*B.
DSP Report: operator Cb_reg_10 is absorbed into DSP Cb_reg_10.
DSP Report: Generating DSP Y_reg_20, operation Mode is: (A:0x2591)*B.
DSP Report: operator Y_reg_20 is absorbed into DSP Y_reg_20.
DSP Report: Generating DSP Y_reg_30, operation Mode is: (A:0x74c)*B.
DSP Report: operator Y_reg_30 is absorbed into DSP Y_reg_30.
DSP Report: Generating DSP Y_reg_10, operation Mode is: (A:0x1323)*B.
DSP Report: operator Y_reg_10 is absorbed into DSP Y_reg_10.
DSP Report: Generating DSP U_quantizer/r_divider/mult_out0, operation Mode is: A*B.
DSP Report: operator U_quantizer/r_divider/mult_out0 is absorbed into DSP U_quantizer/r_divider/mult_out0.
INFO: [Synth 8-5546] ROM "U_rle/zero_cnt" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP image_area_size0, operation Mode is: A*B.
DSP Report: operator image_area_size0 is absorbed into DSP image_area_size0.
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 6 RAM instances of RAM U_SUB_RAMZ/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_SUB_RAMZ_WR_ADRESS_LUT/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_FIFO1/U_RAMF/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_RAMZ/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_RAMZ/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_quantizer/U_RAMQ/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_RAMZ/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_FIFO_1/U_RAMF/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_FIFO_2/U_RAMF/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM U_Header_RAM/ram_block_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM U_SUB_RAMZ/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_SUB_RAMZ_WR_ADRESS_LUT/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FRAM1/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FIFO1/U_RAMF/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_RAMZ/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_RAMZ/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_quantizer/U_RAMQ/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_RAMZ/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FIFO_1/U_RAMF/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FIFO_2/U_RAMF/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FIFO_1/U_RAMF/mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM U_FIFO_2/U_RAMF/mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Y_reg_3_reg[23]' (FDC) to 'U0/U_FDCT/Y_reg_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Y_reg_3_reg[22]' (FDC) to 'U0/U_FDCT/Y_reg_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Y_reg_3_reg[20]' (FDC) to 'U0/U_FDCT/Y_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[23]' (FDC) to 'U0/U_FDCT/Cr_reg_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[22]' (FDC) to 'U0/U_FDCT/Cr_reg_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[0]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[22]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[23]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[1]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[2]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[3]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[4]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[5]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[6]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[7]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[8]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[9]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[10]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[11]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[12]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_3_reg[23]' (FDC) to 'U0/U_FDCT/Cr_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_3_reg[22]' (FDC) to 'U0/U_FDCT/Cr_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_3_reg[21]' (FDC) to 'U0/U_FDCT/Cr_reg_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cr_reg_1_reg[21]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[0]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[1]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[2]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[3]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[4]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[5]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[6]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[7]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[8]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[9]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[10]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[11]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_3_reg[12]' (FDC) to 'U0/U_FDCT/Cb_reg_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\Cb_reg_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_1_reg[23]' (FDC) to 'U0/U_FDCT/Cb_reg_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/Cb_reg_1_reg[22]' (FDC) to 'U0/U_FDCT/Cb_reg_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/latchbuf_reg_reg[7][7]' (FDCE) to 'U0/U_FDCT/U_MDCT/U_DCT1D/latchbuf_reg_reg[7][8]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[7][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[7][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[8][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[8][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[5][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[5][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[6][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[3][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[3][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[4][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[0][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[0][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[1][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[1][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romoaddro_reg[2][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[7][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[7][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[5][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[5][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[6][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[6][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[3][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[3][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[4][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[4][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[0].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[0][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[0][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[1][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[1][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[2][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[2][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/romeaddro_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[7].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[8].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[7].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[8].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[5].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[5].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[6].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[6].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[3].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[3].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[4].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[4].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[0].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[1].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[1].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[2].U1_ROME/datao_reg[0]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/G_ROM_ST1[2].U1_ROME/datao_reg[1]' (FD) to 'U0/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[16]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[17]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[18]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[19]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[20]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT1D/dcto_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT2D/latchbuf_reg_reg[7][9]' (FDCE) to 'U0/U_FDCT/U_MDCT/U_DCT2D/latchbuf_reg_reg[7][10]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT2D/romoaddro_reg[9][5]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT2D/romoaddro_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'U0/U_FDCT/U_MDCT/U_DCT2D/romoaddro_reg[9][4]' (FDC) to 'U0/U_FDCT/U_MDCT/U_DCT2D/romoaddro_reg[10][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/U_MDCT/\G_ROM_ST2[2].U2_ROME/datao_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_JFIFGen/\hr_waddr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_HostIF/\enc_sts_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_HostIF/\enc_length_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_BUF_FIFO/\MULTIPLIER/threshold_reg[31] )
WARNING: [Synth 8-3332] Sequential element (enc_sts_reg_reg[31]) is unused and will be removed from module HostIF.
WARNING: [Synth 8-3332] Sequential element (enc_length_reg_reg[31]) is unused and will be removed from module HostIF.
WARNING: [Synth 8-3332] Sequential element (MULTIPLIER/threshold_reg[31]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do1_reg[2]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do1_reg[1]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do1_reg[0]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do2_reg[2]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do2_reg[1]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (do2_reg[0]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[31]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[30]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[29]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[28]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[27]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[26]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[25]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[24]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[23]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[22]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[21]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[20]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[19]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[18]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[17]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[16]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[15]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[14]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter_reg[13]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[31]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[30]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[29]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[28]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[27]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[26]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[25]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[24]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[23]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[22]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[21]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[20]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[19]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[18]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[17]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[16]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[15]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[14]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (counter2_reg[13]) is unused and will be removed from module BUF_FIFO.
WARNING: [Synth 8-3332] Sequential element (RSM_reg[y_cnt][1]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (RSM_reg[y_cnt][0]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (RSM_reg[x_cnt][2]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (RSM_reg[x_cnt][1]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (RSM_reg[x_cnt][0]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][15]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][14]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][13]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][12]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][11]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][10]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][9]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][8]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][7]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][6]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][5]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][4]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][3]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][2]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][1]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][x_cnt][0]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][15]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][14]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][13]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][12]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][11]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][10]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][9]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][8]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][7]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][6]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][5]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][4]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][3]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][2]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][1]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[1].Reg_reg[1][y_cnt][0]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][15]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][14]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][13]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][12]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][11]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][10]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][9]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][8]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][7]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][6]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][5]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][4]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][3]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][2]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][1]) is unused and will be removed from module CtrlSM.
WARNING: [Synth 8-3332] Sequential element (G_REG_SM[2].Reg_reg[2][x_cnt][0]) is unused and will be removed from module CtrlSM.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_FDCT/\cur_cmp_idx_d1_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:12 . Memory (MB): peak = 1748.742 ; gain = 558.059 ; free physical = 57428 ; free virtual = 62717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                | Depth x Width | Implemented As | 
+------------+-------------------------------------------+---------------+----------------+
|ROME        | rom[0]                                    | 64x14         | LUT            | 
|ROMO        | rom[0]                                    | 64x14         | LUT            | 
|zigzag      | ZIGZAG_ARRAY[0]                           | 64x6          | LUT            | 
|ROMR        | addr_reg_reg                              | 256x16        | Block RAM      | 
|Huffman     | word_reg0                                 | 1024x23       | LUT            | 
|Huffman     | word_reg0                                 | 1024x23       | LUT            | 
|MDCT        | G_ROM_ST1[0].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[1].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[1].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[2].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[2].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[3].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[3].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[4].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[4].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[5].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[5].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[6].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[6].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[7].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[7].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[8].U1_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST1[8].U1_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[0].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[0].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[1].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[1].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[2].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[2].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[3].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[3].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[4].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[4].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[5].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[5].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[6].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[6].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[7].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[7].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[8].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[8].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[9].U2_ROME/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[9].U2_ROMO/rom[0]               | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[10].U2_ROME/rom[0]              | 64x14         | LUT            | 
|MDCT        | G_ROM_ST2[10].U2_ROMO/rom[0]              | 64x14         | LUT            | 
|ZZ_TOP      | U_zigzag/ZIGZAG_ARRAY[0]                  | 64x6          | LUT            | 
|QUANT_TOP   | U_quantizer/r_divider/U_ROMR/addr_reg_reg | 256x16        | Block RAM      | 
|Huffman     | word_reg0                                 | 1024x23       | LUT            | 
|Huffman     | word_reg0                                 | 1024x23       | LUT            | 
+------------+-------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SUB_RAMZ:             | mem_reg       | 8 K x 24(READ_FIRST)   | W |   | 8 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 
|SUB_RAMZ_LUT:         | mem_reg       | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SUB_RAMZ_LUT:         | mem_reg       | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ:                 | mem_reg       | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMF:                 | mem_reg       | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized1: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized3: | mem_reg       | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized3: | mem_reg       | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized5: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized5: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HeaderRam:            | ram_block_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+--------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+
|U0/U_FDCT/U_MDCT | U1_RAM/mem_reg                 | Implied   | 64 x 10              | RAM64M x 4   | 
|U0/U_FDCT/U_MDCT | U2_RAM/mem_reg                 | Implied   | 64 x 10              | RAM64M x 4   | 
|U0/U_ZZ_TOP      | U_zigzag/U_FIFO/U_RAMF/mem_reg | Implied   | 64 x 12              | RAM64M x 4   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x3fffe534)*B | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x3ffffacc)*B | 9      | 12     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x3fffeacc)*B | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x3ffff534)*B | 9      | 13     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x2591)*B     | 9      | 15     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x74c)*B      | 9      | 12     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FDCT        | (A:0x1323)*B     | 9      | 14     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|r_divider   | A*B              | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Huffman     | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1792.727 ; gain = 602.043 ; free physical = 57270 ; free virtual = 62558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 1797.727 ; gain = 607.043 ; free physical = 57264 ; free virtual = 62553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|SUB_RAMZ:             | mem_reg       | 8 K x 24(READ_FIRST)   | W |   | 8 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 6      | 
|SUB_RAMZ_LUT:         | mem_reg       | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|SUB_RAMZ_LUT:         | mem_reg       | 1 K x 16(READ_FIRST)   | W |   | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ:                 | mem_reg       | 128 x 24(READ_FIRST)   | W |   | 128 x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMF:                 | mem_reg       | 512 x 12(READ_FIRST)   | W |   | 512 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized1: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMZ__parameterized0: | mem_reg       | 128 x 12(READ_FIRST)   | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized3: | mem_reg       | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized3: | mem_reg       | 64 x 20(READ_FIRST)    | W |   | 64 x 20(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized5: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|RAMF__parameterized5: | mem_reg       | 128 x 8(READ_FIRST)    | W |   | 128 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|HeaderRam:            | ram_block_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------+--------------------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object                     | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+
|U0/U_FDCT/U_MDCT | U1_RAM/mem_reg                 | Implied   | 64 x 10              | RAM64M x 4   | 
|U0/U_FDCT/U_MDCT | U2_RAM/mem_reg                 | Implied   | 64 x 10              | RAM64M x 4   | 
|U0/U_ZZ_TOP      | U_zigzag/U_FIFO/U_RAMF/mem_reg | Implied   | 64 x 12              | RAM64M x 4   | 
+-----------------+--------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/buffifo/multiplier.vhd:61]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:565]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:566]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:562]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:561]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:559]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:560]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/mdct/FDCT.vhd:558]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/r_divider.vhd:79]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/huffman/Huffman.vhd:288]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/quantizer/r_divider.vhd:81]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:107]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/a974/hostif/HostIF.vhd:107]
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ_WR_ADRESS_LUT/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_BUF_FIFO/U_SUB_RAMZ_RD_ADRESS_LUT/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_FDCT/U_FRAM1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_FDCT/U_FIFO1/U_RAMF/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_FDCT/U_RAMZ/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_QUANT_TOP/U_quantizer/U_RAMQ/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_QUANT_TOP/U_RAMZ/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_QUANT_TOP/U_quantizer/r_divider/U_ROMR/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U_FIFO_1/U_RAMF/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U_FIFO_2/U_RAMF/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U_FIFO_1/U_RAMF/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U_FIFO_2/U_RAMF/mem_reg__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U_JFIFGen/U_Header_RAM/ram_block_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:22 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57257 ; free virtual = 62546
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57256 ; free virtual = 62544
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57256 ; free virtual = 62544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57254 ; free virtual = 62543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57254 ; free virtual = 62543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57254 ; free virtual = 62543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57254 ; free virtual = 62543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT1D/U_FinitePrecRndNrst/dval_out_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d6_reg[5]              | 6      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d6_reg                   | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_reg[9][13]          | 4      | 28    | YES          | NO                 | YES               | 28     | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_reg[9][13]          | 4      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/U_MDCT/U_DCT2D/U_FinitePrecRndNrst/dval_out_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/cur_cmp_idx_d4_reg[1]                           | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/cur_cmp_idx_d9_reg[0]                           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/fram1_rd_d_reg[8]                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/fram1_rd_d_reg[4]                               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_FDCT/start_int_d_reg[4]                              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_JpegEnc_0_0 | U0/U_QUANT_TOP/U_quantizer/pipeline_reg_reg[4]            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   502|
|2     |DSP48E1    |    10|
|3     |LUT1       |   231|
|4     |LUT2       |  1374|
|5     |LUT3       |   928|
|6     |LUT4       |   644|
|7     |LUT5       |   542|
|8     |LUT6       |  2347|
|9     |MUXF7      |    40|
|10    |MUXF8      |    11|
|11    |RAM64M     |    12|
|12    |RAMB18E1   |     2|
|13    |RAMB18E1_1 |     3|
|14    |RAMB18E1_2 |     7|
|15    |RAMB18E1_3 |     1|
|16    |RAMB18E1_4 |     1|
|17    |RAMB36E1   |     6|
|18    |SRL16E     |    68|
|19    |FDCE       |  2877|
|20    |FDPE       |    13|
|21    |FDRE       |   860|
|22    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------+------+
|      |Instance                           |Module                            |Cells |
+------+-----------------------------------+----------------------------------+------+
|1     |top                                |                                  | 10485|
|2     |  U0                               |JpegEnc                           | 10468|
|3     |    U_BUF_FIFO                     |BUF_FIFO                          |  1055|
|4     |      MULTIPLIER                   |multiplier                        |   163|
|5     |      U_SUB_RAMZ                   |SUB_RAMZ                          |     6|
|6     |      U_SUB_RAMZ_RD_ADRESS_LUT     |SUB_RAMZ_LUT                      |    14|
|7     |      U_SUB_RAMZ_WR_ADRESS_LUT     |SUB_RAMZ_LUT_48                   |    14|
|8     |    U_ByteStuffer                  |ByteStuffer                       |   208|
|9     |    U_CtrlSM                       |CtrlSM                            |   222|
|10    |      \G_S_CTRL_SM[1].U_S_CTRL_SM  |SingleSM                          |    22|
|11    |      \G_S_CTRL_SM[2].U_S_CTRL_SM  |SingleSM_43                       |    16|
|12    |      \G_S_CTRL_SM[3].U_S_CTRL_SM  |SingleSM_44                       |    16|
|13    |      \G_S_CTRL_SM[4].U_S_CTRL_SM  |SingleSM_45                       |    14|
|14    |      \G_S_CTRL_SM[5].U_S_CTRL_SM  |SingleSM_46                       |    12|
|15    |      \G_S_CTRL_SM[6].U_S_CTRL_SM  |SingleSM_47                       |    18|
|16    |    U_FDCT                         |FDCT                              |  4224|
|17    |      U_FIFO1                      |FIFO                              |    94|
|18    |        U_RAMF                     |RAMF                              |     1|
|19    |      U_FRAM1                      |RAMZ                              |     1|
|20    |      U_MDCT                       |MDCT                              |  3661|
|21    |        \G_ROM_ST1[0].U1_ROME      |ROME                              |    26|
|22    |        \G_ROM_ST1[0].U1_ROMO      |ROMO                              |    21|
|23    |        \G_ROM_ST1[1].U1_ROME      |ROME_4                            |    49|
|24    |        \G_ROM_ST1[1].U1_ROMO      |ROMO_5                            |    52|
|25    |        \G_ROM_ST1[2].U1_ROME      |ROME_6                            |    26|
|26    |        \G_ROM_ST1[2].U1_ROMO      |ROMO_7                            |    16|
|27    |        \G_ROM_ST1[3].U1_ROME      |ROME_8                            |    24|
|28    |        \G_ROM_ST1[3].U1_ROMO      |ROMO_9                            |    14|
|29    |        \G_ROM_ST1[4].U1_ROME      |ROME_10                           |    24|
|30    |        \G_ROM_ST1[4].U1_ROMO      |ROMO_11                           |    14|
|31    |        \G_ROM_ST1[5].U1_ROME      |ROME_12                           |    24|
|32    |        \G_ROM_ST1[5].U1_ROMO      |ROMO_13                           |    14|
|33    |        \G_ROM_ST1[6].U1_ROME      |ROME_14                           |    24|
|34    |        \G_ROM_ST1[6].U1_ROMO      |ROMO_15                           |    14|
|35    |        \G_ROM_ST1[7].U1_ROME      |ROME_16                           |    24|
|36    |        \G_ROM_ST1[7].U1_ROMO      |ROMO_17                           |    14|
|37    |        \G_ROM_ST1[8].U1_ROME      |ROME_18                           |    24|
|38    |        \G_ROM_ST1[8].U1_ROMO      |ROMO_19                           |    14|
|39    |        \G_ROM_ST2[0].U2_ROME      |ROME_20                           |    26|
|40    |        \G_ROM_ST2[0].U2_ROMO      |ROMO_21                           |    21|
|41    |        \G_ROM_ST2[10].U2_ROME     |ROME_22                           |    24|
|42    |        \G_ROM_ST2[10].U2_ROMO     |ROMO_23                           |    14|
|43    |        \G_ROM_ST2[1].U2_ROME      |ROME_24                           |    49|
|44    |        \G_ROM_ST2[1].U2_ROMO      |ROMO_25                           |    52|
|45    |        \G_ROM_ST2[2].U2_ROME      |ROME_26                           |    26|
|46    |        \G_ROM_ST2[2].U2_ROMO      |ROMO_27                           |    16|
|47    |        \G_ROM_ST2[3].U2_ROME      |ROME_28                           |    24|
|48    |        \G_ROM_ST2[3].U2_ROMO      |ROMO_29                           |    14|
|49    |        \G_ROM_ST2[4].U2_ROME      |ROME_30                           |    24|
|50    |        \G_ROM_ST2[4].U2_ROMO      |ROMO_31                           |    14|
|51    |        \G_ROM_ST2[5].U2_ROME      |ROME_32                           |    24|
|52    |        \G_ROM_ST2[5].U2_ROMO      |ROMO_33                           |    14|
|53    |        \G_ROM_ST2[6].U2_ROME      |ROME_34                           |    24|
|54    |        \G_ROM_ST2[6].U2_ROMO      |ROMO_35                           |    14|
|55    |        \G_ROM_ST2[7].U2_ROME      |ROME_36                           |    24|
|56    |        \G_ROM_ST2[7].U2_ROMO      |ROMO_37                           |    14|
|57    |        \G_ROM_ST2[8].U2_ROME      |ROME_38                           |    24|
|58    |        \G_ROM_ST2[8].U2_ROMO      |ROMO_39                           |    14|
|59    |        \G_ROM_ST2[9].U2_ROME      |ROME_40                           |    24|
|60    |        \G_ROM_ST2[9].U2_ROMO      |ROMO_41                           |    14|
|61    |        U1_RAM                     |RAM                               |    10|
|62    |        U2_RAM                     |RAM_42                            |     4|
|63    |        U_DBUFCTL                  |DBUFCTL                           |     4|
|64    |        U_DCT1D                    |DCT1D                             |  1162|
|65    |          U_FinitePrecRndNrst      |FinitePrecRndNrst                 |    41|
|66    |        U_DCT2D                    |DCT2D                             |  1558|
|67    |          U_FinitePrecRndNrst      |FinitePrecRndNrst__parameterized0 |    49|
|68    |      U_RAMZ                       |RAMZ__parameterized0_3            |     1|
|69    |    U_HostIF                       |HostIF                            |   883|
|70    |    U_Huffman                      |Huffman                           |  2584|
|71    |      U_AC_CR_ROM                  |AC_CR_ROM                         |   119|
|72    |      U_AC_ROM                     |AC_ROM                            |   111|
|73    |      U_DC_CR_ROM                  |DC_CR_ROM                         |    29|
|74    |      U_DC_ROM                     |DC_ROM                            |    27|
|75    |      U_DoubleFifo                 |DoubleFifo                        |   148|
|76    |        U_FIFO_1                   |FIFO__parameterized2              |    67|
|77    |        U_FIFO_2                   |FIFO__parameterized2_2            |    58|
|78    |    U_JFIFGen                      |JFIFGen                           |   150|
|79    |      U_Header_RAM                 |HeaderRam                         |     9|
|80    |    U_OutMux                       |OutMux                            |    33|
|81    |    U_QUANT_TOP                    |QUANT_TOP                         |   160|
|82    |      U_RAMZ                       |RAMZ__parameterized0_1            |    18|
|83    |      U_quantizer                  |quantizer                         |   116|
|84    |        U_RAMQ                     |RAMZ__parameterized1              |     1|
|85    |        r_divider                  |r_divider                         |    87|
|86    |          U_ROMR                   |ROMR                              |     1|
|87    |    U_RLE_TOP                      |RLE_TOP                           |   811|
|88    |      U_RleDoubleFifo              |RleDoubleFifo                     |   122|
|89    |        U_FIFO_1                   |FIFO__parameterized1              |    48|
|90    |        U_FIFO_2                   |FIFO__parameterized1_0            |    47|
|91    |      U_rle                        |rle                               |   679|
|92    |    U_ZZ_TOP                       |ZZ_TOP                            |   138|
|93    |      U_RAMZ                       |RAMZ__parameterized0              |    28|
|94    |      U_zigzag                     |zigzag                            |    82|
|95    |        U_FIFO                     |FIFO__parameterized0              |    62|
|96    |          U_RAMF                   |RAMF__parameterized1              |    11|
+------+-----------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.336 ; gain = 693.652 ; free physical = 57254 ; free virtual = 62543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 740 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1884.336 ; gain = 311.621 ; free physical = 57322 ; free virtual = 62610
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1884.344 ; gain = 693.652 ; free physical = 57322 ; free virtual = 62610
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
339 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 1916.352 ; gain = 750.496 ; free physical = 57387 ; free virtual = 62676
INFO: [Common 17-1381] The checkpoint '/home/paprika/Desktop/CovaDalamas/Vivado/Interco_APB-2OPBJPEG/Interco_APB-2OPBJPEG.runs/design_1_JpegEnc_0_0_synth_1/design_1_JpegEnc_0_0.dcp' has been generated.
