$date
	Sat Oct 05 11:31:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RightRotate4bit_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % in [3:0] $end
$var wire 1 $ reset $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#10000
1"
#20000
0"
b1011 #
b1011 %
0$
#30000
b1101 !
b1101 &
1"
#40000
0"
b101 #
b101 %
#50000
b1010 !
b1010 &
1"
#60000
0"
b1100 #
b1100 %
#70000
b110 !
b110 &
1"
#80000
0"
b1001 #
b1001 %
#90000
b1100 !
b1100 &
1"
#100000
0"
