============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:02:04 pm
  Module:                 es_ordered_cas_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[0]/CLK                                0             0 R 
    countval_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs192/A                                           +0     115   
    drc_bufs192/Y          BUFX2             3 19.1   25   +50     165 F 
    inc_add_23_27_3/A[0] 
      g159/A                                                +0     165   
      g159/YC              HAX1              1  3.4   20   +55     220 F 
      g158/B                                                +0     220   
      g158/YC              HAX1              1  3.4   20   +50     271 F 
      g157/B                                                +0     271   
      g157/YC              HAX1              1  3.4   20   +50     321 F 
      g156/B                                                +0     321   
      g156/YC              HAX1              1  3.4   20   +50     371 F 
      g155/B                                                +0     371   
      g155/YC              HAX1              1  3.4   20   +50     421 F 
      g154/B                                                +0     421   
      g154/YC              HAX1              1  3.4   20   +50     472 F 
      g153/B                                                +0     472   
      g153/YC              HAX1              1  3.4   20   +50     522 F 
      g152/B                                                +0     522   
      g152/YC              HAX1              1  3.4   20   +50     572 F 
      g151/B                                                +0     572   
      g151/YC              HAX1              1  3.4   20   +50     622 F 
      g150/B                                                +0     622   
      g150/YC              HAX1              1  3.4   20   +50     672 F 
      g149/B                                                +0     672   
      g149/YC              HAX1              1  3.4   20   +50     722 F 
      g148/B                                                +0     722   
      g148/YC              HAX1              1  3.4   20   +50     773 F 
      g147/B                                                +0     773   
      g147/YC              HAX1              1  3.4   20   +50     823 F 
      g146/B                                                +0     823   
      g146/YC              HAX1              1  3.4   20   +50     873 F 
      g145/B                                                +0     873   
      g145/YC              HAX1              1  3.4   20   +50     923 F 
      g144/B                                                +0     923   
      g144/YC              HAX1              1  3.4   20   +50     974 F 
      g143/B                                                +0     974   
      g143/YC              HAX1              1  3.4   20   +50    1024 F 
      g142/B                                                +0    1024   
      g142/YC              HAX1              1  3.4   20   +50    1074 F 
      g141/B                                                +0    1074   
      g141/YC              HAX1              1  5.0   24   +54    1127 F 
      g140/A                                                +0    1127   
      g140/Y               XOR2X1            1  2.8   45   +36    1164 R 
    inc_add_23_27_3/Z[20] 
    g80/A                                                   +0    1164   
    g80/Y                  MUX2X1            1  1.5   64   +28    1192 F 
    g79/A                                                   +0    1192   
    g79/Y                  INVX1             1  2.0    0   +19    1211 R 
    countval_reg[20]/D     DFFSR                            +0    1211   
    countval_reg[20]/CLK   setup                       0   +70    1282 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3668ps 
Start-point  : TOP/stoch2bin/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[20]/D
