{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445247226750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445247226750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 17:33:46 2015 " "Processing started: Mon Oct 19 17:33:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445247226750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445247226750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445247226750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445247227562 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ordelay_counter\";  expecting \")\" FPGA2AR9331.v(40) " "Verilog HDL syntax error at FPGA2AR9331.v(40) near text \"ordelay_counter\";  expecting \")\"" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SEND_START FPGA2AR9331.v(51) " "Verilog HDL Declaration error at FPGA2AR9331.v(51): identifier \"SEND_START\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 51 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SEND_ING_0 FPGA2AR9331.v(55) " "Verilog HDL Declaration error at FPGA2AR9331.v(55): identifier \"SEND_ING_0\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SEND_ING_1 FPGA2AR9331.v(59) " "Verilog HDL Declaration error at FPGA2AR9331.v(59): identifier \"SEND_ING_1\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 59 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SEND_ING_2 FPGA2AR9331.v(66) " "Verilog HDL Declaration error at FPGA2AR9331.v(66): identifier \"SEND_ING_2\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SEND_END FPGA2AR9331.v(73) " "Verilog HDL Declaration error at FPGA2AR9331.v(73): identifier \"SEND_END\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 73 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DELAY_1 FPGA2AR9331.v(79) " "Verilog HDL Declaration error at FPGA2AR9331.v(79): identifier \"DELAY_1\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 79 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DELAY_2 FPGA2AR9331.v(82) " "Verilog HDL Declaration error at FPGA2AR9331.v(82): identifier \"DELAY_2\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 82 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "DELAY_3 FPGA2AR9331.v(88) " "Verilog HDL Declaration error at FPGA2AR9331.v(88): identifier \"DELAY_3\" is already declared in the present scope" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 88 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FPGA2AR9331 FPGA2AR9331.v(7) " "Ignored design unit \"FPGA2AR9331\" at FPGA2AR9331.v(7) due to previous errors" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_control FPGA2AR9331.v(142) " "Ignored design unit \"fifo_control\" at FPGA2AR9331.v(142) due to previous errors" {  } { { "FPGA2AR9331.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/FPGA2AR9331.v" 142 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.v 0 0 " "Found 0 design units, including 0 entities, in source file fpga2ar9331.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445247227640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445247227640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/FPGA2AR9331_GPIO/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445247227656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445247227656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445247227889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 19 17:33:47 2015 " "Processing ended: Mon Oct 19 17:33:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445247227889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445247227889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445247227889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445247227889 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 0 s " "Quartus II Full Compilation was unsuccessful. 13 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445247228545 ""}
