// Seed: 3838254376
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3;
  wor id_4 = id_4, id_5, id_6, id_7;
  assign id_2 = -1;
  wire id_8, id_9;
  always id_2 <= id_3;
  wire id_10, id_11, id_12;
  wire id_13, id_14;
  tri0 id_15 = 1;
  assign module_1.id_1 = 0;
  tri0 id_16, id_17, id_18, id_19, id_20, id_21;
endmodule
module module_1;
  initial id_1 <= 1;
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wire id_3;
  tri1 id_4, id_5, id_6;
  supply0 id_7, id_8, id_9;
  assign id_5 = 1'd0 - 1 - id_1;
  assign id_4 = id_7;
endmodule
