#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 18 19:14:15 2023
# Process ID: 21732
# Current directory: C:/Users/guy/xilinx_project/zipline-decomp-vivado/zipline-decomp-vivado.runs/synth_1
# Command line: vivado.exe -log cr_cddip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cr_cddip.tcl
# Log file: C:/Users/guy/xilinx_project/zipline-decomp-vivado/zipline-decomp-vivado.runs/synth_1/cr_cddip.vds
# Journal file: C:/Users/guy/xilinx_project/zipline-decomp-vivado/zipline-decomp-vivado.runs/synth_1\vivado.jou
# Running On: Xeon-4114, OS: Windows, CPU Frequency: 2200 MHz, CPU Physical cores: 10, Host memory: 24300 MB
#-----------------------------------------------------------
source cr_cddip.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.531 ; gain = 118.840
Command: synth_design -top cr_cddip -part xcvu57p-fsvk2892-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu57p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu57p'
INFO: [Common 17-86] Your Synthesis license expires in 28 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7736
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'N_UF_ENTRIES' becomes localparam in 'cr_crcgc_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv:49]
WARNING: [Synth 8-11065] parameter 'N_UF_AFULL_VAL' becomes localparam in 'cr_crcgc_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv:50]
WARNING: [Synth 8-11065] parameter 'N_UF_AEMPTY_VAL' becomes localparam in 'cr_crcgc_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv:51]
WARNING: [Synth 8-11065] parameter 'N_UF_ENTRIES' becomes localparam in 'cr_prefix_attach_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv:40]
WARNING: [Synth 8-11065] parameter 'N_UF_AFULL_VAL' becomes localparam in 'cr_prefix_attach_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv:41]
WARNING: [Synth 8-11065] parameter 'N_UF_AEMPTY_VAL' becomes localparam in 'cr_prefix_attach_core' with formal parameter declaration list [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv:42]
WARNING: [Synth 8-6716] converting concatenation to assignment pattern [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv:110]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.711 ; gain = 460.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cr_cddip' [C:/git/Project-Zipline/rtl/cr_cddip/cr_cddip.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cr_rst_sync' [C:/git/Project-Zipline/rtl/common/cr_rst_sync.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cr_dual_rank_synchronizer' [C:/git/Project-Zipline/rtl/common/cr_dual_rank_synchronizer.sv:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_dual_rank_synchronizer' (0#1) [C:/git/Project-Zipline/rtl/common/cr_dual_rank_synchronizer.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'cr_rst_sync' (0#1) [C:/git/Project-Zipline/rtl/common/cr_rst_sync.sv:10]
INFO: [Synth 8-6157] synthesizing module 'nx_rbus_apb' [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_apb.sv:33]
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_rbus_apb' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_apb.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cr_cddip_support' [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_cddip_support_core' [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'cr_cddip_support_core' (0#1) [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_cddip_support_regfile' [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regfile.sv:17]
INFO: [Synth 8-6157] synthesizing module 'CR_TIE_CELL' [C:/git/Project-Zipline/rtl/common/CR_TIE_CELL.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'CR_TIE_CELL' (0#1) [C:/git/Project-Zipline/rtl/common/CR_TIE_CELL.sv:8]
INFO: [Synth 8-6157] synthesizing module 'nx_event_interrupt' [C:/git/Project-Zipline/rtl/common/nx_library/nx_event_interrupt.sv:32]
	Parameter N_ADDR_BITS bound to: 2 - type: integer 
	Parameter N_INT_BITS bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_event_interrupt' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_event_interrupt.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cr_cddip_support_regs' [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:24]
INFO: [Synth 8-6157] synthesizing module 'cr_cddip_support_regs_flops' [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'cr_cddip_support_regs_flops' (0#1) [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'cr_cddip_support_regs' (0#1) [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:24]
INFO: [Synth 8-6157] synthesizing module 'nx_rbus_ring' [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_LOCL_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_rbus_ring' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
INFO: [Synth 8-6157] synthesizing module 'bimc_master' [C:/git/Project-Zipline/rtl/mem_wrappers/bimc_master/top/bimc_master.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'bimc_master' (0#1) [C:/git/Project-Zipline/rtl/mem_wrappers/bimc_master/top/bimc_master.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cr_cddip_support_regfile' (0#1) [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regfile.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cr_cddip_support' (0#1) [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_isf' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_core' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_axi4s_slv2' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv2.sv:28]
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap3' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap3.sv:28]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo_ctrl' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_ctrl' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap3' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap3.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'cr_axi4s_slv2' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv2.sv:28]
INFO: [Synth 8-6157] synthesizing module 'nx_fifo_1r1w_indirect_access_debug' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.sv:18]
	Parameter CMND_ADDRESS bound to: 8'b10101100 
	Parameter STAT_ADDRESS bound to: 8'b10011100 
	Parameter FSTAT_ADDRESS bound to: 8'b11000000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 1024 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo_1r1w_indirect_access_debug_cntrl' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv:42]
	Parameter CMND_ADDRESS bound to: 8'b10101100 
	Parameter STAT_ADDRESS bound to: 8'b10011100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 1024 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_ram_1r1w' [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.sv:30]
	Parameter WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_ram_1r1w' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1r1w.sv:30]
INFO: [Synth 8-6157] synthesizing module 'nx_indirect_access_cntrl_v3' [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:23]
	Parameter MEM_TYPE bound to: 4'b0001 
	Parameter CMND_ADDRESS bound to: 8'b10101100 
	Parameter STAT_ADDRESS bound to: 8'b10011100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 1024 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:309]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:327]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:427]
INFO: [Synth 8-6155] done synthesizing module 'nx_indirect_access_cntrl_v3' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_1r1w_indirect_access_debug_cntrl' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug_cntrl.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_1r1w_indirect_access_debug' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_1r1w_indirect_access_debug.sv:18]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_support' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv:36]
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv:307]
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv:774]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_support' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_support.sv:36]
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_tlv_mods' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_axi_out_top' [C:/git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.sv:32]
	Parameter N_PT_ENTRIES bound to: 0 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
	Parameter N_PT_ENTRIES bound to: 0 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_dsm' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv:42]
	Parameter N_PT_ENTRIES bound to: 0 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_id' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_id' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:43]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_spl' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_spl.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_spl' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_spl.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized0' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 0 - type: integer 
	Parameter N_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized1' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 8 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 106 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo_ctrl__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_ctrl__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_dsm' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv:42]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_rsm' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized2' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized2' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized3' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 8 - type: integer 
	Parameter N_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized3' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_rsm' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
INFO: [Synth 8-6157] synthesizing module 'cr_axi4s_mstr' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'axi_channel_reg_slice' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:10]
	Parameter PAYLD_WIDTH bound to: 82 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_channel_reg_slice' (0#1) [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_axi4s_mstr' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_mstr.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_axi_out_top' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp_apps/cr_tlvp_axi_out_top.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_tlv_mods' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_core' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_regfile' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regfile.sv:17]
INFO: [Synth 8-6157] synthesizing module 'nx_event_counter_array_wide' [C:/git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array_wide.sv:25]
	Parameter GLBL_RD_ADDRESS bound to: 8'b11010000 
	Parameter BASE_ADDRESS bound to: 8'b11001000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_REG_BITS bound to: 32 - type: integer 
	Parameter N_COUNTERS bound to: 1 - type: integer 
	Parameter N_COUNT_BY_BITS bound to: 4 - type: integer 
	Parameter N_COUNTER_BITS bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_event_counter_array_wide' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_event_counter_array_wide.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_regs' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:197]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:327]
INFO: [Synth 8-6157] synthesizing module 'cr_isf_regs_flops' [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:659]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_regs_flops' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:659]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_regs' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf_regfile' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regfile.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cr_isf' (0#1) [C:/git/Project-Zipline/rtl/cr_isf/cr_isf.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc_core' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv:27]
	Parameter STUB_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_top' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv:38]
	Parameter N_UF_ENTRIES bound to: 16 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_axi4s_slv' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv:37]
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 1 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized4' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 1 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized4' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_axi4s_slv' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
	Parameter N_PT_ENTRIES bound to: 16 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 16 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 16 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_dsm__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv:42]
	Parameter N_PT_ENTRIES bound to: 16 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 16 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized5' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo__parameterized1' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 106 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized5' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_dsm__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_dsm.sv:42]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_rsm__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
	Parameter N_UF_ENTRIES bound to: 16 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized6' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized6' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized7' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 2 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized7' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_rsm__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_top' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc_cts' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:27]
	Parameter STUB_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-151] case item 8'b00010010 is unreachable [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:474]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc_cts' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cr_crc' [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
	Parameter POLYNOMIAL bound to: 64'b1001101001101100100100110010100110101100010010111100100110110101 
	Parameter N_CRC_WIDTH bound to: 64 - type: integer 
	Parameter N_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'cr_crc' (0#1) [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cr_crc__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
	Parameter POLYNOMIAL bound to: -2097792136 - type: integer 
	Parameter N_CRC_WIDTH bound to: 32 - type: integer 
	Parameter N_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'cr_crc__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cr_crc__parameterized1' [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
	Parameter POLYNOMIAL bound to: 64'b0100001011110000111000011110101110101001111010100011011010010011 
	Parameter N_CRC_WIDTH bound to: 64 - type: integer 
	Parameter N_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'cr_crc__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cr_crc__parameterized2' [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
	Parameter POLYNOMIAL bound to: -306674912 - type: integer 
	Parameter N_CRC_WIDTH bound to: 32 - type: integer 
	Parameter N_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'cr_crc__parameterized2' (0#1) [C:/git/Project-Zipline/rtl/common/cr_crc/cr_crc.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cr_crc16t' [C:/git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv:9]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv:41]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'cr_crc16t' (0#1) [C:/git/Project-Zipline/rtl/common/cr_crc16t/cr_crc16t.sv:9]
INFO: [Synth 8-6157] synthesizing module 'cr_adler' [C:/git/Project-Zipline/rtl/common/cr_adler/cr_adler.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'cr_adler' (0#1) [C:/git/Project-Zipline/rtl/common/cr_adler/cr_adler.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc_core' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_core.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc_regfile' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regfile.sv:17]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc_regs' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:174]
INFO: [Synth 8-6157] synthesizing module 'cr_crcgc_regs_flops' [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:462]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc_regs_flops' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:462]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc_regs' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:24]
INFO: [Synth 8-6157] synthesizing module 'nx_rbus_ring__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
	Parameter IO_ASYNC bound to: 1 - type: integer 
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_LOCL_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_rbus_ring__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc_regfile' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regfile.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cr_crcgc' (0#1) [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach.sv:24]
	Parameter PREFIX_ATTACH_STUB bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_core' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv:19]
	Parameter PREFIX_ATTACH_STUB bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_top__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv:38]
	Parameter N_AXIS_ENTRIES bound to: 32 - type: integer 
	Parameter N_UF_ENTRIES bound to: 32 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 5 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_axi4s_slv__parameterized0' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv:37]
	Parameter N_ENTRIES bound to: 32 - type: integer 
	Parameter N_AFULL_VAL bound to: 1 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized8' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 32 - type: integer 
	Parameter N_AFULL_VAL bound to: 1 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo__parameterized2' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo_ctrl__parameterized1' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_ctrl__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized2' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized8' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_axi4s_slv__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_axi4s_slv.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp__parameterized1' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
	Parameter N_PT_ENTRIES bound to: 16 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 16 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 32 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 5 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_tlvp_rsm__parameterized1' [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
	Parameter N_UF_ENTRIES bound to: 32 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 5 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_fifo_wrap1__parameterized9' [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 32 - type: integer 
	Parameter N_AFULL_VAL bound to: 5 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nx_fifo__parameterized3' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 106 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized3' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_fifo_wrap1__parameterized9' (0#1) [C:/git/Project-Zipline/rtl/common/fifo/cr_fifo_wrap1.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_rsm__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'cr_tlvp_top__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_top.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_ibp' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_ibp.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_ibp' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_ibp.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_pmc' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv:29]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv:106]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_pmc' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_pac' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_pac' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_pti' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pti.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_pti' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pti.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_core' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_core.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_regfile' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regfile.sv:15]
INFO: [Synth 8-6157] synthesizing module 'nx_ram_1rw_indirect_access' [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw_indirect_access.sv:43]
	Parameter CMND_ADDRESS bound to: 7'b0100100 
	Parameter STAT_ADDRESS bound to: 7'b0011000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 64 - type: integer 
	Parameter N_ENTRIES bound to: 8192 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 0 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter RESET_DATA bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'nx_ram_1rw' [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.sv:58]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_ram_1rw' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.sv:58]
INFO: [Synth 8-6157] synthesizing module 'nx_indirect_access_cntrl_v2' [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:23]
	Parameter MEM_TYPE bound to: 4'b0000 
	Parameter CMND_ADDRESS bound to: 7'b0100100 
	Parameter STAT_ADDRESS bound to: 7'b0011000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 64 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 8192 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:203]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:314]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:409]
INFO: [Synth 8-6155] done synthesizing module 'nx_indirect_access_cntrl_v2' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'nx_ram_1rw_indirect_access' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw_indirect_access.sv:43]
INFO: [Synth 8-6157] synthesizing module 'nx_ram_1rw_indirect_access__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw_indirect_access.sv:43]
	Parameter CMND_ADDRESS bound to: 7'b1000000 
	Parameter STAT_ADDRESS bound to: 7'b0110100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 64 - type: integer 
	Parameter N_ENTRIES bound to: 4096 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 0 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter RESET_DATA bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'nx_ram_1rw__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.sv:58]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_ram_1rw__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw.sv:58]
INFO: [Synth 8-6157] synthesizing module 'nx_indirect_access_cntrl_v2__parameterized0' [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:23]
	Parameter MEM_TYPE bound to: 4'b0000 
	Parameter CMND_ADDRESS bound to: 7'b1000000 
	Parameter STAT_ADDRESS bound to: 7'b0110100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 64 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 4096 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:203]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:296]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:314]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:409]
INFO: [Synth 8-6155] done synthesizing module 'nx_indirect_access_cntrl_v2__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'nx_ram_1rw_indirect_access__parameterized0' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_1rw_indirect_access.sv:43]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_regs' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:164]
INFO: [Synth 8-6157] synthesizing module 'cr_prefix_attach_regs_flops' [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:473]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_regs_flops' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:473]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_regs' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:24]
INFO: [Synth 8-6157] synthesizing module 'nx_rbus_ring__parameterized1' [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_LOCL_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_rbus_ring__parameterized1' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_rbus_ring.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach_regfile' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regfile.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cr_prefix_attach' (0#1) [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach.sv:24]
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp.sv:24]
	Parameter XP10_DECOMP_STUB bound to: 0 - type: integer 
	Parameter FPGA_MOD bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_core' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_core.sv:20]
	Parameter XP10_DECOMP_STUB bound to: 0 - type: integer 
	Parameter FPGA_MOD bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_fe' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_fe_fhp' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv:8]
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_fe_crc' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv:8]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv:30]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cr_xp10_decomp_fe_crc' (0#1) [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_crc.sv:8]
INFO: [Synth 8-6157] synthesizing module 'nx_fifo__parameterized4' [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized4' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_xp10_decomp_fe_fhp' (0#1) [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv:8]
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_fe_lfa' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cr_xp10_decomp_fe_data_aligner' [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized5' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'cr_xp10_decomp_fe_data_aligner' (0#1) [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv:8]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo_ctrl__parameterized2' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized6' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized7' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 112 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nx_fifo__parameterized8' (0#1) [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 70 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter SPECIALIZE bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 0 - type: integer 
	Parameter IN_FLOP bound to: 0 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 75 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_PT_ENTRIES bound to: 16 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 2 - type: integer 
	Parameter N_TM_ENTRIES bound to: 16 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 2 - type: integer 
	Parameter N_DATA_BITS bound to: 106 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 2 - type: integer 
	Parameter FPGA_MOD bound to: 0 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
	Parameter DP_WIDTH bound to: 64 - type: integer 
	Parameter MAX_RSP_BITS_PER_CYCLE bound to: 10 - type: integer 
	Parameter PAYLD_WIDTH bound to: 66 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 130 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.sv:205]
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_predef_buf.sv:284]
	Parameter IN_ITEMS bound to: 64 - type: integer 
	Parameter OUT_ITEMS bound to: 10 - type: integer 
	Parameter MAX_CONSUME_ITEMS bound to: 10 - type: integer 
	Parameter BITS_PER_ITEM bound to: 1 - type: integer 
	Parameter DP_WIDTH bound to: 64 - type: integer 
	Parameter MAX_HDR_BITS_PER_CYCLE bound to: 16 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter BWEWIDTH bound to: 65 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WRITETHROUGH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 125 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter RD_LATENCY bound to: 3 - type: integer 
	Parameter REN_COMB bound to: 1 - type: integer 
	Parameter RDATA_COMB bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv:160]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv:223]
	Parameter IN_ITEMS bound to: 64 - type: integer 
	Parameter OUT_ITEMS bound to: 16 - type: integer 
	Parameter MAX_CONSUME_ITEMS bound to: 16 - type: integer 
	Parameter BITS_PER_ITEM bound to: 1 - type: integer 
	Parameter DP_WIDTH bound to: 64 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
	Parameter PAYLD_WIDTH bound to: 75 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter PAYLD_WIDTH bound to: 21 - type: integer 
	Parameter HNDSHK_MODE bound to: 2 - type: integer 
	Parameter PAYLD_WIDTH bound to: 96 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec_retro.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv:557]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv:696]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv:839]
	Parameter SMALL_BL_PER_CYCLE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_small_tables.sv:118]
	Parameter MAX_DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter MAX_BLT_DEPTH bound to: 33 - type: integer 
	Parameter MAX_BCT_DEPTH bound to: 8 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.sv:133]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_svt_writer.sv:134]
	Parameter RANGE_BASE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter RANGE_BASE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter NUM_WR_PORTS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter NUM_WR_PORTS bound to: 2 - type: integer 
	Parameter CLEAR_ON_FIRST_WRITE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_symtab_dec.sv:1208]
	Parameter IN_ITEMS bound to: 2 - type: integer 
	Parameter OUT_ITEMS bound to: 9 - type: integer 
	Parameter MAX_CONSUME_ITEMS bound to: 9 - type: integer 
	Parameter BITS_PER_ITEM bound to: 16 - type: integer 
	Parameter DEPTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter RANGE_BASE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 576 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter NUM_WR_PORTS bound to: 2 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.sv:202]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_table_writer.sv:206]
	Parameter MAX_DEPTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter MAX_BLT_DEPTH bound to: 576 - type: integer 
	Parameter MAX_POINTER_DEPTH bound to: 27 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv:124]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv:125]
	Parameter MAX_BLT_DEPTH bound to: 248 - type: integer 
	Parameter MAX_POINTER_DEPTH bound to: 27 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv:124]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_htf_slt_writer.sv:125]
	Parameter RANGE_BASE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter NUM_INC_PORTS bound to: 2 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
	Parameter FPGA_MOD bound to: 0 - type: integer 
	Parameter BL_PER_CYCLE bound to: 2 - type: integer 
	Parameter FPGA_MOD bound to: 0 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 62 - type: integer 
	Parameter PAYLD_WIDTH bound to: 112 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter IN_ITEMS bound to: 2 - type: integer 
	Parameter OUT_ITEMS bound to: 4 - type: integer 
	Parameter MAX_CONSUME_ITEMS bound to: 1 - type: integer 
	Parameter BITS_PER_ITEM bound to: 112 - type: integer 
	Parameter PAYLD_WIDTH bound to: 3872 - type: integer 
	Parameter HNDSHK_MODE bound to: 1 - type: integer 
	Parameter PAYLD_WIDTH bound to: 3872 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_ss.sv:267]
	Parameter PAYLD_WIDTH bound to: 251 - type: integer 
	Parameter HNDSHK_MODE bound to: 1 - type: integer 
	Parameter PAYLD_WIDTH bound to: 244 - type: integer 
	Parameter HNDSHK_MODE bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:185]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:314]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:645]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:675]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:718]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_sp.sv:719]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 0 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
	Parameter IN_ITEMS bound to: 6 - type: integer 
	Parameter OUT_ITEMS bound to: 5 - type: integer 
	Parameter MAX_CONSUME_ITEMS bound to: 5 - type: integer 
	Parameter BITS_PER_ITEM bound to: 51 - type: integer 
	Parameter PAYLD_WIDTH bound to: 64 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter SUPPRESS_EOB bound to: 1'b1 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.sv:184]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_mtf.sv:224]
	Parameter PAYLD_WIDTH bound to: 88 - type: integer 
	Parameter HNDSHK_MODE bound to: 0 - type: integer 
	Parameter N_OUTPUTS bound to: 2 - type: integer 
	Parameter PAYLD_WIDTH bound to: 64 - type: integer 
	Parameter HNDSHK_MODE bound to: 3 - type: integer 
	Parameter PAYLD_WIDTH bound to: 64 - type: integer 
	Parameter HNDSHK_MODE bound to: 3 - type: integer 
	Parameter BITS_PER_CHUNK bound to: 8 - type: integer 
	Parameter N_OUTPUTS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_lz77_do.sv:106]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter SPECIALIZE bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 0 - type: integer 
	Parameter IN_FLOP bound to: 0 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:71]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo.sv:83]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 106 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 106 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:75]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:75]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:76]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:76]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:77]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_be_frm_chk.sv:77]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 99 - type: integer 
	Parameter N_UF_ENTRIES bound to: 16 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 2 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 2 - type: integer 
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 4 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv:232]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv:368]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_regs.sv:505]
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_LOCL_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
	Parameter IN_FLIGHT bound to: 5 - type: integer 
	Parameter CMND_ADDRESS bound to: 9'b001001000 
	Parameter STAT_ADDRESS bound to: 9'b000111000 
	Parameter IMRD_ADDRESS bound to: 9'b001100000 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 96 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter RD_REG_MODE bound to: 0 - type: integer 
	Parameter RD_LATCH_MODE bound to: 0 - type: integer 
	Parameter N_MAX_CREDITS bound to: 512 - type: integer 
	Parameter N_USED_LAG_CYCLES bound to: 0 - type: integer 
	Parameter N_MAX_CREDITS_PER_CYCLE bound to: 256 - type: integer 
	Parameter WIDTH bound to: 96 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter LATCH bound to: 0 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0000 
	Parameter CMND_ADDRESS bound to: 9'b001001000 
	Parameter STAT_ADDRESS bound to: 9'b000111000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
	Parameter IN_FLIGHT bound to: 5 - type: integer 
	Parameter CMND_ADDRESS bound to: 9'b001111000 
	Parameter STAT_ADDRESS bound to: 9'b001101000 
	Parameter IMRD_ADDRESS bound to: 9'b010010000 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter RAM_MASK bound to: 96'b111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000 
	Parameter WIDTH bound to: 65 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter LATCH bound to: 0 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0000 
	Parameter CMND_ADDRESS bound to: 9'b001111000 
	Parameter STAT_ADDRESS bound to: 9'b001101000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
	Parameter IN_FLIGHT bound to: 5 - type: integer 
	Parameter CMND_ADDRESS bound to: 9'b010101000 
	Parameter STAT_ADDRESS bound to: 9'b010011000 
	Parameter IMRD_ADDRESS bound to: 9'b011000000 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_ENTRIES bound to: 226 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter RAM_MASK bound to: 96'b000111110001111100011111000111110001111100011111000111110001111110000000000000000000000000000011 
	Parameter N_MAX_CREDITS bound to: 226 - type: integer 
	Parameter N_USED_LAG_CYCLES bound to: 0 - type: integer 
	Parameter N_MAX_CREDITS_PER_CYCLE bound to: 113 - type: integer 
	Parameter WIDTH bound to: 43 - type: integer 
	Parameter DEPTH bound to: 226 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter LATCH bound to: 0 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0000 
	Parameter CMND_ADDRESS bound to: 9'b010101000 
	Parameter STAT_ADDRESS bound to: 9'b010011000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 9 - type: integer 
	Parameter N_DATA_BITS bound to: 96 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 226 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
	Parameter STUB_MODE bound to: 1 - type: integer 
	Parameter STUB_MODE bound to: 1 - type: integer 
	Parameter STUB_MODE bound to: 1 - type: integer 
WARNING: [Synth 8-151] case item 8'b00010010 is unreachable [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:474]
	Parameter STUB_MODE bound to: 1 - type: integer 
	Parameter STUB_MODE bound to: 1 - type: integer 
	Parameter STUB_MODE bound to: 1 - type: integer 
	Parameter N_AXIS_ENTRIES bound to: 8 - type: integer 
	Parameter N_AXIS_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AXIS_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_PT_ENTRIES bound to: 0 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 8 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_DATA_BITS bound to: 83 - type: integer 
	Parameter N_ENTRIES bound to: 8 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 83 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter N_PT_ENTRIES bound to: 0 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 8 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 8 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_cg/cr_cg_regs.sv:145]
	Parameter N_RBUS_ADDR_BITS bound to: 20 - type: integer 
	Parameter N_LOCL_ADDR_BITS bound to: 5 - type: integer 
	Parameter N_RBUS_DATA_BITS bound to: 32 - type: integer 
	Parameter N_AXIS_ENTRIES bound to: 8 - type: integer 
	Parameter N_AXIS_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AXIS_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_PT_ENTRIES bound to: 8 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 0 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_PT_ENTRIES bound to: 8 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 0 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_PT_ENTRIES bound to: 8 - type: integer 
	Parameter N_PT_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_PT_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_TM_ENTRIES bound to: 8 - type: integer 
	Parameter N_TM_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_TM_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter N_UF_ENTRIES bound to: 0 - type: integer 
	Parameter N_UF_AFULL_VAL bound to: 0 - type: integer 
	Parameter N_UF_AEMPTY_VAL bound to: 0 - type: integer 
	Parameter N_OF_ENTRIES bound to: 16 - type: integer 
	Parameter N_OF_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_OF_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter CMND_ADDRESS bound to: 8'b01000100 
	Parameter STAT_ADDRESS bound to: 8'b00110100 
	Parameter FSTAT_ADDRESS bound to: 8'b01011000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter CMND_ADDRESS bound to: 8'b01000100 
	Parameter STAT_ADDRESS bound to: 8'b00110100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0001 
	Parameter CMND_ADDRESS bound to: 8'b01000100 
	Parameter STAT_ADDRESS bound to: 8'b00110100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 512 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:309]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:327]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:427]
	Parameter N_ENTRIES bound to: 16 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter CMND_ADDRESS bound to: 8'b01110100 
	Parameter STAT_ADDRESS bound to: 8'b01100100 
	Parameter FSTAT_ADDRESS bound to: 8'b10001000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 256 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter CMND_ADDRESS bound to: 8'b01110100 
	Parameter STAT_ADDRESS bound to: 8'b01100100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_ENTRIES bound to: 256 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter WIDTH bound to: 92 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0001 
	Parameter CMND_ADDRESS bound to: 8'b01110100 
	Parameter STAT_ADDRESS bound to: 8'b01100100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 6 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_DATA_BITS bound to: 92 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 256 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1100000101111111 
	Parameter RESET_DATA bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:309]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:327]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:427]
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_osf/cr_osf_debug_ctl.sv:106]
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_osf/cr_osf_latency.sv:110]
	Parameter GLBL_RD_ADDRESS bound to: 8'b10011000 
	Parameter BASE_ADDRESS bound to: 8'b10010000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_REG_BITS bound to: 32 - type: integer 
	Parameter N_COUNTERS bound to: 1 - type: integer 
	Parameter N_COUNT_BY_BITS bound to: 4 - type: integer 
	Parameter N_COUNTER_BITS bound to: 50 - type: integer 
	Parameter GLBL_RD_ADDRESS bound to: 8'b10101000 
	Parameter BASE_ADDRESS bound to: 8'b10100000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_REG_BITS bound to: 32 - type: integer 
	Parameter N_COUNTERS bound to: 1 - type: integer 
	Parameter N_COUNT_BY_BITS bound to: 1 - type: integer 
	Parameter N_COUNTER_BITS bound to: 50 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_osf/cr_osf_regs.sv:188]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_osf/cr_osf_regs.sv:324]
	Parameter CMND_ADDRESS bound to: 7'b0011000 
	Parameter STAT_ADDRESS bound to: 7'b0010000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_DATA_BITS bound to: 32 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0010 
	Parameter CMND_ADDRESS bound to: 7'b0011000 
	Parameter STAT_ADDRESS bound to: 7'b0010000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 0 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 32 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1000000000100111 
	Parameter RESET_DATA bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
	Parameter CMND_ADDRESS bound to: 7'b0110000 
	Parameter STAT_ADDRESS bound to: 7'b0100100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_DATA_BITS bound to: 50 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0010 
	Parameter CMND_ADDRESS bound to: 7'b0110000 
	Parameter STAT_ADDRESS bound to: 7'b0100100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 0 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 50 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1000000000100011 
	Parameter RESET_DATA bound to: 50'b00000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
	Parameter CMND_ADDRESS bound to: 7'b1001100 
	Parameter STAT_ADDRESS bound to: 7'b1000000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_DATA_BITS bound to: 50 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter MEM_TYPE bound to: 4'b0010 
	Parameter CMND_ADDRESS bound to: 7'b1001100 
	Parameter STAT_ADDRESS bound to: 7'b1000000 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_TIMER_BITS bound to: 0 - type: integer 
	Parameter N_REG_ADDR_BITS bound to: 7 - type: integer 
	Parameter N_DATA_BITS bound to: 50 - type: integer 
	Parameter N_TABLES bound to: 1 - type: integer 
	Parameter N_ENTRIES bound to: 64 - type: integer 
	Parameter N_INIT_INC_BITS bound to: 0 - type: integer 
	Parameter CAPABILITIES bound to: 16'b1000000000100011 
	Parameter RESET_DATA bound to: 50'b00000000000000000000000000000000000000000000000000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:202]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:313]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl.sv:408]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_cddip_sa/cr_cddip_sa_regs.sv:161]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 113 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter REN_COMB bound to: 0 - type: integer 
	Parameter RDATA_COMB bound to: 0 - type: integer 
	Parameter WIDTH bound to: 113 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter BWEWIDTH bound to: 113 - type: integer 
	Parameter SPECIALIZE bound to: 1 - type: integer 
	Parameter IN_FLOP bound to: 0 - type: integer 
	Parameter OUT_FLOP bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WRITETHROUGH bound to: 0 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter WIDTH bound to: 113 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter REN_COMB bound to: 0 - type: integer 
	Parameter RDATA_COMB bound to: 0 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv:160]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl_ram_1r1w.sv:223]
INFO: [Synth 8-226] default block is never used [C:/git/Project-Zipline/rtl/cr_su/cr_su_ctl.sv:180]
	Parameter N_DATA_BITS bound to: 12 - type: integer 
	Parameter N_ENTRIES bound to: 24 - type: integer 
	Parameter N_AFULL_VAL bound to: 3 - type: integer 
	Parameter N_AEMPTY_VAL bound to: 1 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DATA_RESET bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
	Parameter OVERFLOW_ASSERT bound to: 1 - type: integer 
	Parameter UNDERFLOW_ASSERT bound to: 1 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:82]
WARNING: [Synth 8-2898] ignoring assertion [C:/git/Project-Zipline/rtl/common/nx_library/nx_fifo_ctrl.sv:107]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_su/cr_su_regs.sv:180]
INFO: [Synth 8-155] case statement is not full and has no default [C:/git/Project-Zipline/rtl/cr_su/cr_su_regs.sv:250]
	Parameter BASE_ADDRESS bound to: 8'b10010100 
	Parameter ALIGNMENT bound to: 2 - type: integer 
	Parameter N_ADDR_BITS bound to: 8 - type: integer 
	Parameter N_COUNTERS bound to: 1 - type: integer 
	Parameter N_COUNT_BY_BITS bound to: 1 - type: integer 
	Parameter N_COUNTER_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element f_prev_do_read_reg was removed.  [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:442]
WARNING: [Synth 8-7137] Register o_cddip_int_control_data_reg in module cr_cddip_support_regs has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/cr_cddip_support/cr_cddip_support_regs.sv:482]
WARNING: [Synth 8-6014] Unused sequential element inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:276]
WARNING: [Synth 8-6014] Unused sequential element init_inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:277]
WARNING: [Synth 8-6014] Unused sequential element cntrlr.state_v_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v3.sv:285]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_error_reg was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:232]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_dp_debug_cmd_reg[tlvp_corrupt] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:176]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_dp_debug_cmd_reg[module_id] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:176]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_dp_debug_cmd_reg[cmd_type] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:176]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_bp_debug_cmd_reg[tlvp_corrupt] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:182]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_bp_debug_cmd_reg[module_id] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:182]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_bp_debug_cmd_reg[cmd_type] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:182]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_tlv0_save_reg[eot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:246]
WARNING: [Synth 8-6014] Unused sequential element tlvp_id_tlv0_save_reg[tdata] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:246]
WARNING: [Synth 8-7137] Register tlvp_error_reg in module cr_tlvp_id has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_id.sv:253]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element isf_frmd_reg_reg[11] was removed.  [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:1027]
WARNING: [Synth 8-6014] Unused sequential element isf_frmd_reg_reg[10] was removed.  [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:1027]
WARNING: [Synth 8-6014] Unused sequential element user_prefix_sot_reg was removed.  [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:1067]
WARNING: [Synth 8-3936] Found unconnected internal register 'user_prefix_tlv_adj_beats_reg' and it is trimmed from '15' to '14' bits. [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:1211]
WARNING: [Synth 8-3936] Found unconnected internal register 'cmd_tlv_tdata_w1_out_reg[md_type]' and it is trimmed from '2' to '1' bits. [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_tlv_mods.sv:1396]
WARNING: [Synth 8-6014] Unused sequential element f_prev_do_read_reg was removed.  [C:/git/Project-Zipline/rtl/cr_isf/cr_isf_regs.sv:505]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element cts_dp_debug_cmd_reg[tlvp_corrupt] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:392]
WARNING: [Synth 8-6014] Unused sequential element cts_dp_debug_cmd_reg[module_id] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:392]
WARNING: [Synth 8-6014] Unused sequential element cts_dp_debug_cmd_reg[cmd_type] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:392]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[tlvp_corrupt] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[cmd_mode] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[module_id] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[cmd_type] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[tlv_num] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[byte_num] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element cts_cmd_dp_debug_reg[byte_msk] was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_cts.sv:428]
WARNING: [Synth 8-6014] Unused sequential element f_prev_do_read_reg was removed.  [C:/git/Project-Zipline/rtl/cr_crcgc/cr_crcgc_regs.sv:373]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_usr_ob_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:174]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_pt_tlv_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:177]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element tlvp_rsm_ob_datain_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/common/cr_tlvp/cr_tlvp_rsm.sv:409]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[eot] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[tlast] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[tid] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[tstrb] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[tuser] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_tlv_dunk_w1_reg[tdata] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:179]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[insert] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[ordern] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[typen] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[sot] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[eot] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[tlast] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[tid] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[tstrb] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element pac_ibp_tlv_ftr_word_0_reg[tuser] was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pac.sv:133]
WARNING: [Synth 8-6014] Unused sequential element inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:263]
WARNING: [Synth 8-6014] Unused sequential element init_inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:264]
WARNING: [Synth 8-6014] Unused sequential element cntrlr.state_v_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:272]
WARNING: [Synth 8-6014] Unused sequential element inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:263]
WARNING: [Synth 8-6014] Unused sequential element init_inc_r_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:264]
WARNING: [Synth 8-6014] Unused sequential element cntrlr.state_v_reg was removed.  [C:/git/Project-Zipline/rtl/common/nx_library/nx_indirect_access_cntrl_v2.sv:272]
WARNING: [Synth 8-6014] Unused sequential element f_prev_do_read_reg was removed.  [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_regs.sv:368]
WARNING: [Synth 8-6014] Unused sequential element ok_to_read_pt_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv:320]
WARNING: [Synth 8-6014] Unused sequential element r1_pt_eot_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_fhp.sv:404]
WARNING: [Synth 8-6014] Unused sequential element r_align_rd_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv:61]
WARNING: [Synth 8-6014] Unused sequential element prev_data_reg[eob] was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_data_aligner.sv:162]
WARNING: [Synth 8-4767] Trying to implement RAM 'g.mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "g.mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element sdd_ack_cnt_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv:656]
WARNING: [Synth 8-6014] Unused sequential element eof_ack_valid_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv:1376]
WARNING: [Synth 8-6014] Unused sequential element wait_for_eof_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv:1883]
WARNING: [Synth 8-6014] Unused sequential element r_got_eob_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_lfa.sv:2131]
WARNING: [Synth 8-6014] Unused sequential element r_fextra_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp_dflate.sv:452]
WARNING: [Synth 8-6014] Unused sequential element r_htf_bhp_hdr_dp_ready_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:326]
WARNING: [Synth 8-6014] Unused sequential element r_lfa_bhp_dp_bus_reg[bytes_valid] was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:302]
WARNING: [Synth 8-6014] Unused sequential element r_lfa_bhp_dp_bus_reg[eob] was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:302]
WARNING: [Synth 8-6014] Unused sequential element hdr_dp_ready_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:757]
WARNING: [Synth 8-6014] Unused sequential element saved_last_blk_reg was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:765]
WARNING: [Synth 8-6014] Unused sequential element r_dp_bus_reg[sof] was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:1006]
WARNING: [Synth 8-6014] Unused sequential element r_dp_bus_reg[bytes_valid] was removed.  [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_fe_bhp.sv:1006]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  r_ss_slt_reg with 11520 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  c_ss_slt_reg with 11520 registers
WARNING: [Synth 8-4767] Trying to implement RAM 'full.r_payload_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: No valid read/write found for RAM. 
RAM "full.r_payload_reg" dissolved into registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  pipe_src_data_reg with 27104 registers
WARNING: [Synth 8-4767] Trying to implement RAM 'g.mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "g.mem_reg" dissolved into registers
WARNING: [Synth 8-7137] Register mem_a_reg[0] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[1] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[2] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[3] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[4] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[5] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[6] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[7] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[8] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[9] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[10] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[11] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[12] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[13] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[14] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[15] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[16] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[17] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[18] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[19] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[20] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[21] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[22] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[23] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[24] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[25] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[26] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[27] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[28] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[29] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[30] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[31] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[32] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[33] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[34] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[35] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[36] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[37] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[38] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[39] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[40] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[41] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[42] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[43] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[44] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[45] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[46] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[47] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[48] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[49] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[50] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[51] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[52] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[53] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[54] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[55] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[56] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[57] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[58] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[59] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[60] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[61] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[62] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7137] Register mem_a_reg[63] in module nx_reg_indirect_access has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/git/Project-Zipline/rtl/common/nx_library/nx_reg_indirect_access.sv:135]
WARNING: [Synth 8-7129] Port axi4s_in_aempty in module cr_axi4s_mstr_su is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_fifo_rdata[valid] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tvalid] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tuser][1] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tuser][0] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][7] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][6] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][5] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][4] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][3] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][2] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][1] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_fifo_rdata[tdata][0] in module cr_su_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module nx_ram_1r1w__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lvm in module nx_ram_1r1w__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlvm in module nx_ram_1r1w__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mrdten in module nx_ram_1r1w__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bimc_rst_n in module nx_ram_1r1w__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovstb in module cr_su_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_en in module cr_su is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_mode in module cr_su is either unconnected or has no load
WARNING: [Synth 8-7129] Port scan_rst_n in module cr_su is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmnd_table_id[0] in module nx_indirect_access_cntrl__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[49] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[48] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[47] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[46] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[45] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[44] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[43] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[42] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[41] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[40] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[39] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[38] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[37] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[36] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[35] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[34] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[33] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[32] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[31] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[30] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[29] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[28] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[27] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[26] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[25] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[24] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[23] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[22] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[21] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[20] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[19] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[18] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[17] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[16] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[15] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[14] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[13] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[12] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[11] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[10] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[9] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[8] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[7] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[6] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[5] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[4] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[3] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[2] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[1] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[0] in module nx_roreg_indirect_access__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmnd_table_id[0] in module nx_indirect_access_cntrl__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[49] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[48] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[47] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[46] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[45] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[44] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[43] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[42] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[41] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[40] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[39] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[38] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[37] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[36] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[35] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[34] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[33] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[32] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[31] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[30] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[29] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[28] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[27] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[26] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[25] in module nx_roreg_indirect_access is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_dat[24] in module nx_roreg_indirect_access is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:07:49 ; elapsed = 00:08:15 . Memory (MB): peak = 5464.625 ; gain = 4437.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:08:23 ; elapsed = 00:08:53 . Memory (MB): peak = 5464.625 ; gain = 4437.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu57p-fsvk2892-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:08:23 ; elapsed = 00:08:53 . Memory (MB): peak = 5464.625 ; gain = 4437.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu57p-fsvk2892-2-e
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bimc_master'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'bimc_master'
INFO: [Synth 8-802] inferred FSM for state register 'isf_trig_frz_st_reg' in module 'cr_isf_support'
INFO: [Synth 8-802] inferred FSM for state register 'isf_ib_par_st_reg' in module 'cr_isf_support'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'cr_xp10_decomp_htf_small_tables'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'cr_xp10_decomp_htf_table_writer'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'tgen_st_reg' in module 'cr_cg_tlv_mods'
INFO: [Synth 8-802] inferred FSM for state register 'cg_user_xfr_st_reg' in module 'cr_cg_tlv_mods'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'cr_tlvp_rsm__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'ob_st_reg' in module 'cr_osf_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'osf_lat_ctl_st_reg' in module 'cr_osf_latency'
INFO: [Synth 8-802] inferred FSM for state register 'osf_ob_par_st_reg' in module 'cr_osf_support'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                      00000100000 |                             0010
                 COMMAND |                      00001000000 |                             0001
            RESPONSE_CMD |                      00000000001 |                             0011
           RESPONSE_IDLE |                      00000000010 |                             0100
            RESPONSE_MEM |                      00000001000 |                             0101
                RSP_DONE |                      00000010000 |                             0110
            POLL_ERR_CMD |                      00010000000 |                             0111
           POLL_ERR_IDLE |                      01000000000 |                             1000
            POLL_ERR_MEM |                      10000000000 |                             1001
           POLL_ERR_DONE |                      00100000000 |                             1010
                CMD_DONE |                      00000000100 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bimc_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                             0000
                  AUTOID |                              001 |                             1011
                PICK_NXT |                              010 |                             0011
                     CPU |                              011 |                             0001
                AUTOPOLL |                              100 |                             0111
               MEMWRINIT |                              101 |                             1000
            ECCPAR_DEBUG |                              110 |                             0101
                    IDLE |                              111 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'bimc_master'
INFO: [Synth 8-6904] The RAM "nx_fifo:/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ISF_TF_IDLE |                               00 |                               00
              ISF_TF_CNT |                               01 |                               01
              ISF_TF_HIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'isf_trig_frz_st_reg' using encoding 'sequential' in module 'cr_isf_support'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         ISF_IB_PAR_IDLE |                               00 |                               00
    ISF_IB_RQE_PAR_FOUND |                               01 |                               01
    ISF_IB_CQE_PAR_FOUND |                               10 |                               10
    ISF_IB_CMD_PAR_FOUND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'isf_ib_par_st_reg' using encoding 'sequential' in module 'cr_isf_support'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized0:/depth_n.r_data_reg" of size (depth=8 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm'
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice:/full.r_payload_reg" of size (depth=2 x width=82) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized1:/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm__parameterized0'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized2:/depth_n.r_data_reg" of size (depth=32 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized3:/depth_n.r_data_reg" of size (depth=32 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm__parameterized1'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized4:/depth_n.r_data_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized5:/depth_n.r_data_reg" of size (depth=8 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized6:/depth_n.r_data_reg" of size (depth=4 x width=80) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized7:/depth_n.r_data_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized8:/depth_n.r_data_reg" of size (depth=8 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized9:/depth_n.r_data_reg" of size (depth=2 x width=75) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized0:/full.r_payload_reg" of size (depth=2 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized10:/depth_n.r_data_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_ram_1r1w__parameterized1:/_1r1wramDxWb.mem_reg" of size (depth=125 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized1:/full.r_payload_reg" of size (depth=2 x width=75) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized3:/full.r_payload_reg" of size (depth=2 x width=96) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
WAIT_FOR_BLT_HIST_COMPLETE |                               00 |                               00
                     BCT |                               01 |                               01
       WAIT_FOR_SVT_LAST |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'cr_xp10_decomp_htf_small_tables'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized11:/depth_n.r_data_reg" of size (depth=3 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE2 |                              001 |                              101
                 iSTATE1 |                              010 |                              001
                  iSTATE |                              011 |                              010
                 iSTATE3 |                              100 |                              011
                 iSTATE0 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'cr_xp10_decomp_htf_table_writer'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized12:/depth_n.r_data_reg" of size (depth=4 x width=62) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized4:/full.r_payload_reg" of size (depth=2 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized13:/depth_n.r_data_reg" of size (depth=4 x width=37) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized9:/full.r_payload_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "axi_channel_reg_slice__parameterized10:/full.r_payload_reg" of size (depth=2 x width=88) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized14:/depth_n.r_data_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized15:/depth_n.r_data_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized16:/depth_n.r_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized17:/depth_n.r_data_reg" of size (depth=16 x width=69) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-5402] Detected an instance with large pin count 1572865 [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_2rw.sv:338]
INFO: [Synth 8-6904] The RAM "nx_ram_1r1w__parameterized2:/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized19:/depth_n.r_data_reg" of size (depth=32 x width=74) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized21:/depth_n.r_data_reg" of size (depth=64 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized22:/depth_n.r_data_reg" of size (depth=8 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm__parameterized2'
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized23:/depth_n.r_data_reg" of size (depth=8 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            CG_UXFR_IDLE |                       0000000001 |                             0000
          CG_UXFR_RQE_W0 |                       0000000010 |                             0001
          CG_UXFR_CMD_W0 |                       0000000100 |                             0010
          CG_UXFR_CMD_W1 |                       0000001000 |                             0011
    CG_UXFR_FIRST_FTR_W0 |                       0000010000 |                             0100
             CG_UXFR_FTR |                       0000100000 |                             0110
        CG_UXFR_FTR_DONE |                       0001000000 |                             0111
          CG_UXFR_CQE_W0 |                       0010000000 |                             1000
            CG_UXFR_WAIT |                       0100000000 |                             1001
          CG_UXFR_FTR_W0 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cg_user_xfr_st_reg' using encoding 'one-hot' in module 'cr_cg_tlv_mods'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            CG_TGEN_IDLE |                            00000 |                            00000
              CG_GGEN_W0 |                            00001 |                            00001
              CG_GGEN_W1 |                            00010 |                            00010
              CG_GGEN_W2 |                            00011 |                            00011
              CG_GGEN_W3 |                            00100 |                            00100
           CG_FIRST_FRMD |                            00101 |                            11010
             CG_END_FRMD |                            00110 |                            11100
              CG_SGEN_W0 |                            00111 |                            10110
              CG_SGEN_W1 |                            01000 |                            10111
              CG_SGEN_W2 |                            01001 |                            11000
              CG_CGEN_W0 |                            01010 |                            11001
          CG_FGEN_INT_W0 |                            01011 |                            00101
          CG_FGEN_INT_W1 |                            01100 |                            00110
          CG_FGEN_EMAC_0 |                            01101 |                            01000
          CG_FGEN_EMAC_1 |                            01110 |                            01001
          CG_FGEN_EMAC_2 |                            01111 |                            01010
    CG_FGEN_USER_PI16_W0 |                            10000 |                            10001
    CG_FGEN_USER_PI64_W0 |                            10001 |                            10010
      CG_FGEN_USER_VM_W0 |                            10010 |                            10011
      CG_FGEN_USER_VM_W1 |                            10011 |                            10100
      CG_FGEN_USER_VM_W2 |                            10100 |                            10101
          CG_FGEN_X2RMAC |                            10101 |                            01101
          CG_FGEN_RMAC_0 |                            10110 |                            01110
          CG_FGEN_RMAC_1 |                            10111 |                            01111
          CG_FGEN_RMAC_2 |                            11000 |                            10000
         CG_FGEN_EMAC2IV |                            11001 |                            01011
            CG_FGEN_IV_0 |                            11010 |                            01100
        CG_FGEN_INT_LAST |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tgen_st_reg' using encoding 'sequential' in module 'cr_cg_tlv_mods'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 SEND_PT |                               01 | 00000000000000000000000000000001
                SEND_USR |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'cr_tlvp_rsm__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               OSF_OB_DF |                                0 |                             0000
               OSF_OB_PF |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ob_st_reg' using encoding 'sequential' in module 'cr_osf_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        OSF_LAT_CTL_IDLE |                               00 |                               00
        OSF_LAT_CTL_WAIT |                               01 |                               01
        OSF_LAT_CTL_STAT |                               10 |                               10
      OSF_LAT_CTL_INSERT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'osf_lat_ctl_st_reg' using encoding 'sequential' in module 'cr_osf_latency'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         OSF_OB_PAR_IDLE |                               00 |                               00
    OSF_OB_RQE_PAR_FOUND |                               01 |                               01
    OSF_OB_CQE_PAR_FOUND |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'osf_ob_par_st_reg' using encoding 'sequential' in module 'cr_osf_support'
INFO: [Synth 8-6904] The RAM "nx_ram_1r1w__parameterized5:/_1r1wramDxWb.mem_reg" of size (depth=64 x width=113) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "nx_fifo__parameterized24:/depth_n.r_data_reg" of size (depth=24 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:24:48 ; elapsed = 00:25:52 . Memory (MB): peak = 9644.898 ; gain = 8617.516
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_14'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_13'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_12'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_11'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_10'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_9'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_8'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_15' (CR_TIE_CELL) to 'u_cr_cddip_support/u_cr_cddip_support_regfile/revid_wire_0'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_isf/u_cr_isf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_isf/u_cr_isf_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'cr_crcgc_regfile:/revid_wire_0' (CR_TIE_CELL) to 'cr_crcgc_regfile:/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_prefix_attach/u_cr_prefix_attach_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_xp10_decomp/u_cr_xp10_decomp_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_cg/u_cr_cg_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cg/u_cr_cg_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_osf/u_cr_osf_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_osf/u_cr_osf_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_cddip_sa/u_cr_cddip_sa_regfile/revid_wire_7'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_1'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_2'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_3'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_4'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_5'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_6'
INFO: [Synth 8-223] decloning instance 'u_cr_su/u_cr_su_regfile/revid_wire_0' (CR_TIE_CELL) to 'u_cr_su/u_cr_su_regfile/revid_wire_7'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   51 Bit       Adders := 3     
	   3 Input   50 Bit       Adders := 6     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 22    
	  31 Input   32 Bit       Adders := 43    
	  30 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 8     
	   4 Input   32 Bit       Adders := 2     
	   6 Input   32 Bit       Adders := 1     
	   3 Input   29 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 1664  
	   2 Input   27 Bit       Adders := 3     
	   3 Input   26 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 10    
	   3 Input   24 Bit       Adders := 1     
	   8 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 4     
	   9 Input   20 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 7     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 27    
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 7     
	   4 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 7     
	   2 Input   13 Bit       Adders := 30    
	   3 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 9     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 51    
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 86    
	   3 Input   10 Bit       Adders := 60    
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 53    
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 105   
	   3 Input    8 Bit       Adders := 70    
	   5 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 67    
	   3 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 5     
	   5 Input    7 Bit       Adders := 3     
	   7 Input    7 Bit       Adders := 32    
	   2 Input    6 Bit       Adders := 49    
	   3 Input    6 Bit       Adders := 10    
	   2 Input    5 Bit       Adders := 149   
	   3 Input    5 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 180   
	   8 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 7     
	   2 Input    3 Bit       Adders := 91    
	   3 Input    3 Bit       Adders := 7     
	   4 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 52    
	   3 Input    2 Bit       Adders := 7     
	   6 Input    2 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 1     
	   5 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 11    
+---XORs : 
	   2 Input     64 Bit         XORs := 34    
	  65 Input     64 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 8     
	  65 Input     32 Bit         XORs := 8     
	  64 Input     32 Bit         XORs := 2     
	  65 Input     16 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             3872 Bit    Registers := 5     
	              816 Bit    Registers := 1     
	              784 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              272 Bit    Registers := 1     
	              251 Bit    Registers := 1     
	              244 Bit    Registers := 3     
	              128 Bit    Registers := 4116  
	              114 Bit    Registers := 5     
	              113 Bit    Registers := 2     
	              108 Bit    Registers := 8     
	               96 Bit    Registers := 45    
	               92 Bit    Registers := 9     
	               84 Bit    Registers := 1     
	               83 Bit    Registers := 8     
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 4     
	               70 Bit    Registers := 1028  
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 3     
	               65 Bit    Registers := 5     
	               64 Bit    Registers := 151   
	               50 Bit    Registers := 74    
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 324   
	               31 Bit    Registers := 2     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 6     
	               27 Bit    Registers := 7     
	               26 Bit    Registers := 115   
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 11    
	               23 Bit    Registers := 5     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 22    
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 13    
	               16 Bit    Registers := 89    
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 82    
	               12 Bit    Registers := 23    
	               11 Bit    Registers := 35    
	               10 Bit    Registers := 1356  
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 1019  
	                7 Bit    Registers := 70    
	                6 Bit    Registers := 64    
	                5 Bit    Registers := 754   
	                4 Bit    Registers := 213   
	                3 Bit    Registers := 141   
	                2 Bit    Registers := 131   
	                1 Bit    Registers := 1950  
+---RAMs : 
	             512K Bit	(8192 X 64 bit)          RAMs := 1     
	             256K Bit	(4096 X 64 bit)          RAMs := 1     
	              92K Bit	(1024 X 92 bit)          RAMs := 1     
	              48K Bit	(512 X 96 bit)          RAMs := 1     
	              46K Bit	(512 X 92 bit)          RAMs := 1     
	              32K Bit	(512 X 65 bit)          RAMs := 1     
	              23K Bit	(256 X 92 bit)          RAMs := 1     
	              13K Bit	(128 X 106 bit)          RAMs := 1     
	               9K Bit	(226 X 43 bit)          RAMs := 1     
	               8K Bit	(130 X 64 bit)          RAMs := 1     
	               8K Bit	(64 X 128 bit)          RAMs := 3     
	               7K Bit	(125 X 65 bit)          RAMs := 1     
	               7K Bit	(64 X 113 bit)          RAMs := 1     
	               6K Bit	(64 X 106 bit)          RAMs := 1     
	               3K Bit	(32 X 106 bit)          RAMs := 1     
	               2K Bit	(32 X 83 bit)          RAMs := 1     
	               2K Bit	(32 X 64 bit)          RAMs := 1     
	               2K Bit	(32 X 74 bit)          RAMs := 1     
	               1K Bit	(16 X 83 bit)          RAMs := 16    
	               1K Bit	(16 X 106 bit)          RAMs := 11    
	               1K Bit	(16 X 69 bit)          RAMs := 2     
	              896 Bit	(8 X 112 bit)          RAMs := 1     
	              848 Bit	(8 X 106 bit)          RAMs := 7     
	              792 Bit	(8 X 99 bit)          RAMs := 1     
	              664 Bit	(8 X 83 bit)          RAMs := 2     
	              624 Bit	(16 X 39 bit)          RAMs := 4     
	              560 Bit	(8 X 70 bit)          RAMs := 3     
	              528 Bit	(8 X 66 bit)          RAMs := 2     
	              320 Bit	(4 X 80 bit)          RAMs := 1     
	              288 Bit	(24 X 12 bit)          RAMs := 1     
	              248 Bit	(4 X 62 bit)          RAMs := 1     
	              224 Bit	(2 X 112 bit)          RAMs := 1     
	              192 Bit	(2 X 96 bit)          RAMs := 1     
	              192 Bit	(3 X 64 bit)          RAMs := 1     
	              176 Bit	(2 X 88 bit)          RAMs := 1     
	              164 Bit	(2 X 82 bit)          RAMs := 7     
	              156 Bit	(4 X 39 bit)          RAMs := 1     
	              150 Bit	(2 X 75 bit)          RAMs := 2     
	              148 Bit	(4 X 37 bit)          RAMs := 1     
	              132 Bit	(2 X 66 bit)          RAMs := 2     
	              128 Bit	(2 X 64 bit)          RAMs := 3     
	               48 Bit	(3 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 524288 Bit        Muxes := 1     
	   2 Input 71680 Bit        Muxes := 1     
	   2 Input 3872 Bit        Muxes := 2     
	   2 Input 3864 Bit        Muxes := 2     
	   2 Input 3856 Bit        Muxes := 2     
	   2 Input 3848 Bit        Muxes := 2     
	   2 Input 3840 Bit        Muxes := 2     
	   2 Input 3832 Bit        Muxes := 2     
	   2 Input 3824 Bit        Muxes := 2     
	   2 Input 3816 Bit        Muxes := 2     
	   2 Input 3808 Bit        Muxes := 2     
	   2 Input 3800 Bit        Muxes := 2     
	   2 Input 3792 Bit        Muxes := 2     
	   2 Input 3784 Bit        Muxes := 2     
	   2 Input 3776 Bit        Muxes := 2     
	   2 Input 3768 Bit        Muxes := 2     
	   2 Input 3760 Bit        Muxes := 2     
	   2 Input 3752 Bit        Muxes := 2     
	   2 Input 3744 Bit        Muxes := 2     
	   2 Input 3736 Bit        Muxes := 2     
	   2 Input 3728 Bit        Muxes := 2     
	   2 Input 3720 Bit        Muxes := 2     
	   2 Input 3712 Bit        Muxes := 2     
	   2 Input 3704 Bit        Muxes := 2     
	   2 Input 3696 Bit        Muxes := 2     
	   2 Input 3688 Bit        Muxes := 2     
	   2 Input 3680 Bit        Muxes := 2     
	   2 Input 3672 Bit        Muxes := 2     
	   2 Input 3664 Bit        Muxes := 2     
	   2 Input 3656 Bit        Muxes := 2     
	   2 Input 3648 Bit        Muxes := 2     
	   2 Input 3640 Bit        Muxes := 2     
	   2 Input 3632 Bit        Muxes := 2     
	   2 Input 3624 Bit        Muxes := 2     
	   2 Input 3616 Bit        Muxes := 2     
	   2 Input 3608 Bit        Muxes := 2     
	   2 Input 3600 Bit        Muxes := 2     
	   2 Input 3592 Bit        Muxes := 2     
	   2 Input 3584 Bit        Muxes := 2     
	   2 Input 3576 Bit        Muxes := 2     
	   2 Input 3568 Bit        Muxes := 2     
	   2 Input 3560 Bit        Muxes := 2     
	   2 Input 3552 Bit        Muxes := 2     
	   2 Input 3544 Bit        Muxes := 2     
	   2 Input 3536 Bit        Muxes := 2     
	   2 Input 3528 Bit        Muxes := 2     
	   2 Input 3520 Bit        Muxes := 2     
	   2 Input 3512 Bit        Muxes := 2     
	   2 Input 3504 Bit        Muxes := 2     
	   2 Input 3496 Bit        Muxes := 2     
	   2 Input 3488 Bit        Muxes := 2     
	   2 Input 3480 Bit        Muxes := 2     
	   2 Input 3472 Bit        Muxes := 2     
	   2 Input 3464 Bit        Muxes := 2     
	   2 Input 3456 Bit        Muxes := 2     
	   2 Input 3448 Bit        Muxes := 2     
	   2 Input 3440 Bit        Muxes := 2     
	   2 Input 3432 Bit        Muxes := 2     
	   2 Input 3424 Bit        Muxes := 2     
	   2 Input 3416 Bit        Muxes := 2     
	   2 Input 3408 Bit        Muxes := 2     
	   2 Input 3400 Bit        Muxes := 2     
	   2 Input 3392 Bit        Muxes := 2     
	   2 Input 3384 Bit        Muxes := 2     
	   2 Input 3376 Bit        Muxes := 2     
	   2 Input 3368 Bit        Muxes := 2     
	   2 Input 3360 Bit        Muxes := 2     
	   2 Input 3352 Bit        Muxes := 2     
	   2 Input 3344 Bit        Muxes := 2     
	   2 Input 3336 Bit        Muxes := 2     
	   2 Input 3328 Bit        Muxes := 2     
	   2 Input 3320 Bit        Muxes := 2     
	   2 Input 3312 Bit        Muxes := 2     
	   2 Input 3304 Bit        Muxes := 2     
	   2 Input 3296 Bit        Muxes := 2     
	   2 Input 3288 Bit        Muxes := 2     
	   2 Input 3280 Bit        Muxes := 2     
	   2 Input 3272 Bit        Muxes := 2     
	   2 Input 3264 Bit        Muxes := 2     
	   2 Input 3256 Bit        Muxes := 2     
	   2 Input 3248 Bit        Muxes := 2     
	   2 Input 3240 Bit        Muxes := 2     
	   2 Input 3232 Bit        Muxes := 2     
	   2 Input 3224 Bit        Muxes := 2     
	   2 Input 3216 Bit        Muxes := 2     
	   2 Input 3208 Bit        Muxes := 2     
	   2 Input 3200 Bit        Muxes := 2     
	   2 Input 3192 Bit        Muxes := 2     
	   2 Input 3184 Bit        Muxes := 2     
	   2 Input 3176 Bit        Muxes := 2     
	   2 Input 3168 Bit        Muxes := 2     
	   2 Input 3160 Bit        Muxes := 2     
	   2 Input 3152 Bit        Muxes := 2     
	   2 Input 3144 Bit        Muxes := 2     
	   2 Input 3136 Bit        Muxes := 2     
	   2 Input 3128 Bit        Muxes := 2     
	   2 Input 3120 Bit        Muxes := 2     
	   2 Input 3112 Bit        Muxes := 2     
	   2 Input 3104 Bit        Muxes := 2     
	   2 Input 3096 Bit        Muxes := 2     
	   2 Input 3088 Bit        Muxes := 2     
	   2 Input 3080 Bit        Muxes := 2     
	   2 Input 3072 Bit        Muxes := 2     
	   2 Input 3064 Bit        Muxes := 2     
	   2 Input 3056 Bit        Muxes := 2     
	   2 Input 3048 Bit        Muxes := 2     
	   2 Input 3040 Bit        Muxes := 2     
	   2 Input 3032 Bit        Muxes := 2     
	   2 Input 3024 Bit        Muxes := 2     
	   2 Input 3016 Bit        Muxes := 2     
	   2 Input 3008 Bit        Muxes := 2     
	   2 Input 3000 Bit        Muxes := 2     
	   2 Input 2992 Bit        Muxes := 2     
	   2 Input 2984 Bit        Muxes := 2     
	   2 Input 2976 Bit        Muxes := 2     
	   2 Input 2968 Bit        Muxes := 2     
	   2 Input 2960 Bit        Muxes := 2     
	   2 Input 2952 Bit        Muxes := 2     
	   2 Input 2944 Bit        Muxes := 2     
	   2 Input 2936 Bit        Muxes := 2     
	   2 Input 2928 Bit        Muxes := 2     
	   2 Input 2920 Bit        Muxes := 2     
	   2 Input 2912 Bit        Muxes := 2     
	   2 Input 2904 Bit        Muxes := 2     
	   2 Input 2896 Bit        Muxes := 2     
	   2 Input 2888 Bit        Muxes := 2     
	   2 Input 2880 Bit        Muxes := 2     
	   2 Input 2872 Bit        Muxes := 2     
	   2 Input 2864 Bit        Muxes := 2     
	   2 Input 2856 Bit        Muxes := 2     
	   2 Input 2848 Bit        Muxes := 2     
	   2 Input 2840 Bit        Muxes := 2     
	   2 Input 2832 Bit        Muxes := 2     
	   2 Input 2824 Bit        Muxes := 2     
	   2 Input 2816 Bit        Muxes := 2     
	   2 Input 2808 Bit        Muxes := 2     
	   2 Input 2800 Bit        Muxes := 2     
	   2 Input 2792 Bit        Muxes := 2     
	   2 Input 2784 Bit        Muxes := 2     
	   2 Input 2776 Bit        Muxes := 2     
	   2 Input 2768 Bit        Muxes := 2     
	   2 Input 2760 Bit        Muxes := 2     
	   2 Input 2752 Bit        Muxes := 2     
	   2 Input 2744 Bit        Muxes := 2     
	   2 Input 2736 Bit        Muxes := 2     
	   2 Input 2728 Bit        Muxes := 2     
	   2 Input 2720 Bit        Muxes := 2     
	   2 Input 2712 Bit        Muxes := 2     
	   2 Input 2704 Bit        Muxes := 2     
	   2 Input 2696 Bit        Muxes := 2     
	   2 Input 2688 Bit        Muxes := 2     
	   2 Input 2680 Bit        Muxes := 2     
	   2 Input 2672 Bit        Muxes := 2     
	   2 Input 2664 Bit        Muxes := 2     
	   2 Input 2656 Bit        Muxes := 2     
	   2 Input 2648 Bit        Muxes := 2     
	   2 Input 2640 Bit        Muxes := 2     
	   2 Input 2632 Bit        Muxes := 2     
	   2 Input 2624 Bit        Muxes := 2     
	   2 Input 2616 Bit        Muxes := 2     
	   2 Input 2608 Bit        Muxes := 2     
	   2 Input 2600 Bit        Muxes := 2     
	   2 Input 2592 Bit        Muxes := 2     
	   2 Input 2584 Bit        Muxes := 2     
	   2 Input 2576 Bit        Muxes := 2     
	   2 Input 2568 Bit        Muxes := 2     
	   2 Input 2560 Bit        Muxes := 2     
	   2 Input 2552 Bit        Muxes := 2     
	   2 Input 2544 Bit        Muxes := 2     
	   2 Input 2536 Bit        Muxes := 2     
	   2 Input 2528 Bit        Muxes := 2     
	   2 Input 2520 Bit        Muxes := 2     
	   2 Input 2512 Bit        Muxes := 2     
	   2 Input 2504 Bit        Muxes := 2     
	   2 Input 2496 Bit        Muxes := 2     
	   2 Input 2488 Bit        Muxes := 2     
	   2 Input 2480 Bit        Muxes := 2     
	   2 Input 2472 Bit        Muxes := 2     
	   2 Input 2464 Bit        Muxes := 2     
	   2 Input 2456 Bit        Muxes := 2     
	   2 Input 2448 Bit        Muxes := 2     
	   2 Input 2440 Bit        Muxes := 2     
	   2 Input 2432 Bit        Muxes := 2     
	   2 Input 2424 Bit        Muxes := 2     
	   2 Input 2416 Bit        Muxes := 2     
	   2 Input 2408 Bit        Muxes := 2     
	   2 Input 2400 Bit        Muxes := 2     
	   2 Input 2392 Bit        Muxes := 2     
	   2 Input 2384 Bit        Muxes := 2     
	   2 Input 2376 Bit        Muxes := 2     
	   2 Input 2368 Bit        Muxes := 2     
	   2 Input 2360 Bit        Muxes := 2     
	   2 Input 2352 Bit        Muxes := 2     
	   2 Input 2344 Bit        Muxes := 2     
	   2 Input 2336 Bit        Muxes := 2     
	   2 Input 2328 Bit        Muxes := 2     
	   2 Input 2320 Bit        Muxes := 2     
	   2 Input 2312 Bit        Muxes := 2     
	   2 Input 2304 Bit        Muxes := 2     
	   2 Input 2296 Bit        Muxes := 2     
	   2 Input 2288 Bit        Muxes := 2     
	   2 Input 2280 Bit        Muxes := 2     
	   2 Input 2272 Bit        Muxes := 2     
	   2 Input 2264 Bit        Muxes := 2     
	   2 Input 2256 Bit        Muxes := 2     
	   2 Input 2248 Bit        Muxes := 2     
	   2 Input 2240 Bit        Muxes := 2     
	   2 Input 2232 Bit        Muxes := 2     
	   2 Input 2224 Bit        Muxes := 2     
	   2 Input 2216 Bit        Muxes := 2     
	   2 Input 2208 Bit        Muxes := 2     
	   2 Input 2200 Bit        Muxes := 2     
	   2 Input 2192 Bit        Muxes := 2     
	   2 Input 2184 Bit        Muxes := 2     
	   2 Input 2176 Bit        Muxes := 2     
	   2 Input 2168 Bit        Muxes := 2     
	   2 Input 2160 Bit        Muxes := 2     
	   2 Input 2152 Bit        Muxes := 2     
	   2 Input 2144 Bit        Muxes := 2     
	   2 Input 2136 Bit        Muxes := 2     
	   2 Input 2128 Bit        Muxes := 2     
	   2 Input 2120 Bit        Muxes := 2     
	   2 Input 2112 Bit        Muxes := 2     
	   2 Input 2104 Bit        Muxes := 2     
	   2 Input 2096 Bit        Muxes := 2     
	   2 Input 2088 Bit        Muxes := 2     
	   2 Input 2080 Bit        Muxes := 2     
	   2 Input 2072 Bit        Muxes := 2     
	   2 Input 2064 Bit        Muxes := 2     
	   2 Input 2056 Bit        Muxes := 2     
	   2 Input 2048 Bit        Muxes := 2     
	   2 Input 2040 Bit        Muxes := 2     
	   2 Input 2032 Bit        Muxes := 2     
	   2 Input 2024 Bit        Muxes := 2     
	   2 Input 2016 Bit        Muxes := 2     
	   2 Input 2008 Bit        Muxes := 2     
	   2 Input 2000 Bit        Muxes := 2     
	   2 Input 1992 Bit        Muxes := 2     
	   2 Input 1984 Bit        Muxes := 2     
	   2 Input 1976 Bit        Muxes := 2     
	   2 Input 1968 Bit        Muxes := 2     
	   2 Input 1960 Bit        Muxes := 2     
	   2 Input 1952 Bit        Muxes := 2     
	   2 Input 1944 Bit        Muxes := 2     
	   2 Input 1936 Bit        Muxes := 2     
	   2 Input 1928 Bit        Muxes := 2     
	   2 Input 1920 Bit        Muxes := 2     
	   2 Input 1912 Bit        Muxes := 2     
	   2 Input 1904 Bit        Muxes := 2     
	   2 Input 1896 Bit        Muxes := 2     
	   2 Input 1888 Bit        Muxes := 2     
	   2 Input 1880 Bit        Muxes := 2     
	   2 Input 1872 Bit        Muxes := 2     
	   2 Input 1864 Bit        Muxes := 2     
	   2 Input 1856 Bit        Muxes := 2     
	   2 Input 1848 Bit        Muxes := 2     
	   2 Input 1840 Bit        Muxes := 2     
	   2 Input 1832 Bit        Muxes := 2     
	   2 Input 1824 Bit        Muxes := 2     
	   2 Input 1816 Bit        Muxes := 2     
	   2 Input 1808 Bit        Muxes := 2     
	   2 Input 1800 Bit        Muxes := 2     
	   2 Input 1792 Bit        Muxes := 2     
	   2 Input 1784 Bit        Muxes := 2     
	   2 Input 1776 Bit        Muxes := 2     
	   2 Input 1768 Bit        Muxes := 2     
	   2 Input 1760 Bit        Muxes := 2     
	   2 Input 1752 Bit        Muxes := 2     
	   2 Input 1744 Bit        Muxes := 2     
	   2 Input 1736 Bit        Muxes := 2     
	   2 Input 1728 Bit        Muxes := 2     
	   2 Input 1720 Bit        Muxes := 2     
	   2 Input 1712 Bit        Muxes := 2     
	   2 Input 1704 Bit        Muxes := 2     
	   2 Input 1696 Bit        Muxes := 2     
	   2 Input 1688 Bit        Muxes := 2     
	   2 Input 1680 Bit        Muxes := 2     
	   2 Input 1672 Bit        Muxes := 2     
	   2 Input 1664 Bit        Muxes := 2     
	   2 Input 1656 Bit        Muxes := 2     
	   2 Input 1648 Bit        Muxes := 2     
	   2 Input 1640 Bit        Muxes := 2     
	   2 Input 1632 Bit        Muxes := 2     
	   2 Input 1624 Bit        Muxes := 2     
	   2 Input 1616 Bit        Muxes := 2     
	   2 Input 1608 Bit        Muxes := 2     
	   2 Input 1600 Bit        Muxes := 2     
	   2 Input 1592 Bit        Muxes := 2     
	   2 Input 1584 Bit        Muxes := 2     
	   2 Input 1576 Bit        Muxes := 2     
	   2 Input 1568 Bit        Muxes := 2     
	   2 Input 1560 Bit        Muxes := 2     
	   2 Input 1552 Bit        Muxes := 2     
	   2 Input 1544 Bit        Muxes := 2     
	   2 Input 1536 Bit        Muxes := 2     
	   2 Input 1528 Bit        Muxes := 2     
	   2 Input 1520 Bit        Muxes := 2     
	   2 Input 1512 Bit        Muxes := 2     
	   2 Input 1504 Bit        Muxes := 2     
	   2 Input 1496 Bit        Muxes := 2     
	   2 Input 1488 Bit        Muxes := 2     
	   2 Input 1480 Bit        Muxes := 2     
	   2 Input 1472 Bit        Muxes := 2     
	   2 Input 1464 Bit        Muxes := 2     
	   2 Input 1456 Bit        Muxes := 2     
	   2 Input 1448 Bit        Muxes := 2     
	   2 Input 1440 Bit        Muxes := 2     
	   2 Input 1432 Bit        Muxes := 2     
	   2 Input 1424 Bit        Muxes := 2     
	   2 Input 1416 Bit        Muxes := 2     
	   2 Input 1408 Bit        Muxes := 2     
	   2 Input 1400 Bit        Muxes := 2     
	   2 Input 1392 Bit        Muxes := 2     
	   2 Input 1384 Bit        Muxes := 2     
	   2 Input 1376 Bit        Muxes := 2     
	   2 Input 1368 Bit        Muxes := 2     
	   2 Input 1360 Bit        Muxes := 2     
	   2 Input 1352 Bit        Muxes := 2     
	   2 Input 1344 Bit        Muxes := 2     
	   2 Input 1336 Bit        Muxes := 2     
	   2 Input 1328 Bit        Muxes := 2     
	   2 Input 1320 Bit        Muxes := 2     
	   2 Input 1312 Bit        Muxes := 2     
	   2 Input 1304 Bit        Muxes := 2     
	   2 Input 1296 Bit        Muxes := 2     
	   2 Input 1288 Bit        Muxes := 2     
	   2 Input 1280 Bit        Muxes := 2     
	   2 Input 1272 Bit        Muxes := 2     
	   2 Input 1264 Bit        Muxes := 2     
	   2 Input 1256 Bit        Muxes := 2     
	   2 Input 1248 Bit        Muxes := 2     
	   2 Input 1240 Bit        Muxes := 2     
	   2 Input 1232 Bit        Muxes := 2     
	   2 Input 1224 Bit        Muxes := 2     
	   2 Input 1216 Bit        Muxes := 2     
	   2 Input 1208 Bit        Muxes := 2     
	   2 Input 1200 Bit        Muxes := 2     
	   2 Input 1192 Bit        Muxes := 2     
	   2 Input 1184 Bit        Muxes := 2     
	   2 Input 1176 Bit        Muxes := 2     
	   2 Input 1168 Bit        Muxes := 2     
	   2 Input 1160 Bit        Muxes := 2     
	   2 Input 1152 Bit        Muxes := 2     
	   2 Input 1144 Bit        Muxes := 2     
	   2 Input 1136 Bit        Muxes := 2     
	   2 Input 1128 Bit        Muxes := 2     
	   2 Input 1120 Bit        Muxes := 2     
	   2 Input 1112 Bit        Muxes := 2     
	   2 Input 1104 Bit        Muxes := 2     
	   2 Input 1096 Bit        Muxes := 2     
	   2 Input 1088 Bit        Muxes := 2     
	   2 Input 1080 Bit        Muxes := 2     
	   2 Input 1072 Bit        Muxes := 2     
	   2 Input 1064 Bit        Muxes := 2     
	   2 Input 1056 Bit        Muxes := 2     
	   2 Input 1048 Bit        Muxes := 2     
	   2 Input 1040 Bit        Muxes := 2     
	   2 Input 1032 Bit        Muxes := 2     
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input 1016 Bit        Muxes := 2     
	   2 Input 1008 Bit        Muxes := 2     
	   2 Input 1000 Bit        Muxes := 2     
	   2 Input  992 Bit        Muxes := 2     
	   2 Input  984 Bit        Muxes := 2     
	   2 Input  976 Bit        Muxes := 2     
	   2 Input  968 Bit        Muxes := 2     
	   2 Input  960 Bit        Muxes := 2     
	   2 Input  952 Bit        Muxes := 2     
	   2 Input  944 Bit        Muxes := 2     
	   2 Input  936 Bit        Muxes := 2     
	   2 Input  928 Bit        Muxes := 2     
	   2 Input  920 Bit        Muxes := 2     
	   2 Input  912 Bit        Muxes := 2     
	   2 Input  904 Bit        Muxes := 2     
	   2 Input  896 Bit        Muxes := 2     
	   2 Input  888 Bit        Muxes := 2     
	   2 Input  880 Bit        Muxes := 2     
	   2 Input  872 Bit        Muxes := 2     
	   2 Input  864 Bit        Muxes := 2     
	   2 Input  856 Bit        Muxes := 2     
	   2 Input  848 Bit        Muxes := 2     
	   2 Input  840 Bit        Muxes := 2     
	   2 Input  832 Bit        Muxes := 2     
	   2 Input  824 Bit        Muxes := 2     
	   2 Input  816 Bit        Muxes := 2     
	   2 Input  808 Bit        Muxes := 2     
	   2 Input  800 Bit        Muxes := 2     
	   2 Input  792 Bit        Muxes := 2     
	   2 Input  784 Bit        Muxes := 3     
	   2 Input  776 Bit        Muxes := 2     
	   2 Input  768 Bit        Muxes := 2     
	   2 Input  760 Bit        Muxes := 2     
	   2 Input  752 Bit        Muxes := 2     
	   2 Input  744 Bit        Muxes := 2     
	   2 Input  736 Bit        Muxes := 2     
	   2 Input  728 Bit        Muxes := 2     
	   2 Input  720 Bit        Muxes := 2     
	   2 Input  712 Bit        Muxes := 2     
	   2 Input  704 Bit        Muxes := 2     
	   2 Input  696 Bit        Muxes := 2     
	   2 Input  688 Bit        Muxes := 2     
	   2 Input  680 Bit        Muxes := 2     
	   2 Input  672 Bit        Muxes := 2     
	   2 Input  664 Bit        Muxes := 2     
	   2 Input  656 Bit        Muxes := 2     
	   2 Input  648 Bit        Muxes := 2     
	   2 Input  640 Bit        Muxes := 2     
	   2 Input  632 Bit        Muxes := 2     
	   2 Input  624 Bit        Muxes := 2     
	   2 Input  616 Bit        Muxes := 2     
	   2 Input  608 Bit        Muxes := 2     
	   2 Input  600 Bit        Muxes := 2     
	   2 Input  592 Bit        Muxes := 2     
	   2 Input  584 Bit        Muxes := 2     
	   2 Input  576 Bit        Muxes := 2     
	   2 Input  568 Bit        Muxes := 2     
	   2 Input  560 Bit        Muxes := 2     
	   2 Input  552 Bit        Muxes := 2     
	   2 Input  544 Bit        Muxes := 2     
	   2 Input  536 Bit        Muxes := 2     
	   2 Input  528 Bit        Muxes := 2     
	   2 Input  520 Bit        Muxes := 2     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input  504 Bit        Muxes := 2     
	   2 Input  496 Bit        Muxes := 2     
	   2 Input  488 Bit        Muxes := 2     
	   2 Input  480 Bit        Muxes := 2     
	   2 Input  472 Bit        Muxes := 2     
	   2 Input  464 Bit        Muxes := 2     
	   2 Input  456 Bit        Muxes := 2     
	   2 Input  448 Bit        Muxes := 2     
	   2 Input  440 Bit        Muxes := 2     
	   2 Input  432 Bit        Muxes := 2     
	   2 Input  424 Bit        Muxes := 2     
	   2 Input  416 Bit        Muxes := 2     
	   2 Input  408 Bit        Muxes := 2     
	   2 Input  400 Bit        Muxes := 2     
	   2 Input  392 Bit        Muxes := 2     
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  376 Bit        Muxes := 2     
	   2 Input  368 Bit        Muxes := 2     
	   2 Input  360 Bit        Muxes := 2     
	   2 Input  352 Bit        Muxes := 2     
	   2 Input  344 Bit        Muxes := 2     
	   2 Input  336 Bit        Muxes := 2     
	   2 Input  328 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 2     
	   2 Input  312 Bit        Muxes := 2     
	   2 Input  304 Bit        Muxes := 2     
	   2 Input  296 Bit        Muxes := 2     
	   2 Input  288 Bit        Muxes := 2     
	   2 Input  280 Bit        Muxes := 2     
	   2 Input  272 Bit        Muxes := 8     
	   3 Input  272 Bit        Muxes := 1     
	   2 Input  264 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 2     
	   2 Input  248 Bit        Muxes := 2     
	   2 Input  240 Bit        Muxes := 2     
	   2 Input  232 Bit        Muxes := 2     
	   2 Input  224 Bit        Muxes := 2     
	   2 Input  216 Bit        Muxes := 2     
	   2 Input  208 Bit        Muxes := 2     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  184 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 2     
	   2 Input  168 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 2     
	   2 Input  152 Bit        Muxes := 2     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  136 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 8252  
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 2     
	   2 Input  114 Bit        Muxes := 2     
	  16 Input  114 Bit        Muxes := 2     
	   4 Input  114 Bit        Muxes := 1     
	   2 Input  112 Bit        Muxes := 3     
	   2 Input  106 Bit        Muxes := 21    
	   2 Input  104 Bit        Muxes := 2     
	   2 Input   99 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 6     
	   2 Input   88 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 3     
	   4 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 19    
	   2 Input   80 Bit        Muxes := 3     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 14    
	   8 Input   73 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 2052  
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 2     
	   3 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 197   
	   3 Input   64 Bit        Muxes := 14    
	  10 Input   64 Bit        Muxes := 10    
	  28 Input   64 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   50 Bit        Muxes := 38    
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   39 Bit        Muxes := 5     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 598   
	   8 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 2     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 7     
	   2 Input   28 Bit        Muxes := 14    
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 32    
	   2 Input   26 Bit        Muxes := 76    
	   2 Input   25 Bit        Muxes := 21    
	  16 Input   25 Bit        Muxes := 1     
	   4 Input   25 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 16    
	   9 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   5 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 8     
	   3 Input   21 Bit        Muxes := 1     
	   4 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 5     
	   2 Input   19 Bit        Muxes := 21    
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 38    
	   2 Input   16 Bit        Muxes := 174   
	  10 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	  32 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 10    
	  10 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 64    
	   3 Input   13 Bit        Muxes := 7     
	   4 Input   13 Bit        Muxes := 1     
	   6 Input   13 Bit        Muxes := 1     
	  10 Input   13 Bit        Muxes := 1     
	   5 Input   13 Bit        Muxes := 1     
	  16 Input   13 Bit        Muxes := 1     
	  28 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 29    
	  10 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 123   
	   3 Input   11 Bit        Muxes := 3     
	   6 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 3773  
	  12 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 6     
	  16 Input   10 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 4     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 39    
	   3 Input    9 Bit        Muxes := 5     
	   5 Input    9 Bit        Muxes := 1     
	  32 Input    9 Bit        Muxes := 1     
	  11 Input    9 Bit        Muxes := 2     
	  12 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1862  
	   3 Input    8 Bit        Muxes := 52    
	   5 Input    8 Bit        Muxes := 7     
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 6     
	  16 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 7     
	  11 Input    8 Bit        Muxes := 1     
	  28 Input    8 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 247   
	   3 Input    7 Bit        Muxes := 5     
	  16 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 3     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 201   
	   9 Input    6 Bit        Muxes := 8     
	   7 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 6     
	   4 Input    6 Bit        Muxes := 5     
	   8 Input    6 Bit        Muxes := 3     
	  11 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1777  
	   3 Input    5 Bit        Muxes := 91    
	  20 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 6     
	   7 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 3     
	  16 Input    5 Bit        Muxes := 6     
	   8 Input    5 Bit        Muxes := 3     
	  10 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	  28 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 944   
	   8 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 20    
	  17 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 2     
	  16 Input    4 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 15    
	   5 Input    3 Bit        Muxes := 13    
	   2 Input    3 Bit        Muxes := 457   
	   3 Input    3 Bit        Muxes := 36    
	  17 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 16    
	  11 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	  10 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 2     
	  28 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 713   
	   3 Input    2 Bit        Muxes := 53    
	   4 Input    2 Bit        Muxes := 4     
	  20 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 3     
	  16 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 1     
	  28 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11662 
	  13 Input    1 Bit        Muxes := 143   
	  12 Input    1 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 94    
	   3 Input    1 Bit        Muxes := 127   
	   4 Input    1 Bit        Muxes := 103   
	  20 Input    1 Bit        Muxes := 15    
	  15 Input    1 Bit        Muxes := 3     
	  17 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 92    
	   8 Input    1 Bit        Muxes := 46    
	   6 Input    1 Bit        Muxes := 54    
	  10 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 5     
	  16 Input    1 Bit        Muxes := 47    
	  11 Input    1 Bit        Muxes := 18    
	  28 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "prefix0/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "prefix1/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "prefix2/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "lz_fifo/depth_n.r_data_reg" of size (depth=32 x width=74) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "usr_fifo/depth_n.r_data_reg" of size (depth=8 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "usr_ftf/depth_n.r_data_reg" of size (depth=64 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst/rsm_inst/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg " of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst/rsm_inst/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg " of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst/axi_mstr/u_axi_channel_reg_slice/full.r_payload_reg " of size (depth=2 x width=82) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/no_stub.mtf/u_head_info_reg/full.r_payload_reg" of size (depth=2 x width=88) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/no_stub.mtf/u_out_reg/full.r_payload_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/prefix0/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/prefix1/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/prefix2/_1r1wramDxWb.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst/rsm_inst/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg " of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_cddip/no_stub.mtf/u_head_info_reg/full.r_payload_reg" of size (depth=2 x width=88) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/\u_cr_tlvp/u_cr_tlvp_dsm /u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/\u_cr_tlvp/u_cr_tlvp_dsm /u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg" of size (depth=2 x width=82) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "cts_error_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cts_error_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\hdr_inst/if_fifo/depth_n.r_data_reg " of size (depth=8 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\data_inst/if_fifo/depth_n.r_data_reg " of size (depth=8 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sof_fifo/depth_n.r_data_reg" of size (depth=4 x width=80) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "eof_fifo/depth_n.r_data_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "sdd_fifo/depth_n.r_data_reg" of size (depth=8 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fhp_inst/bl_fifo/depth_n.r_data_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "bvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "bhp_inst/bhp_fifo/depth_n.r_data_reg" of size (depth=8 x width=70) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bhp_inst/htf_fifo/depth_n.r_data_reg" of size (depth=8 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bhp_inst/hdrinfo_fifo/depth_n.r_data_reg" of size (depth=2 x width=75) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\tlvp_inst/tlvp_dsm /u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\tlvp_inst/tlvp_dsm /u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_fe__GC0/tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_save_reg[insert] )
INFO: [Synth 8-3886] merging instance 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[0]' (FDCE) to 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[1]' (FDCE) to 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[3]' (FDCE) to 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[2]' (FDCE) to 'tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_reg[sot]' (FDC) to 'tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_reg[tuser][0]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[0]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[1]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[3]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[2]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_reg[tuser][1]' (FDC) to 'tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_reg[eot]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[0]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[1]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[3]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg_rep[2]' (FDCE) to 'tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.fifo_ctrl/r_rptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/frmd_coding_location_reg[3]' (FDCE) to 'fhp_inst/frmd_coding_location_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fhp_inst/\frmd_coding_location_reg[2] )
INFO: [Synth 8-3886] merging instance 'bhp_inst/dflate_hdr/deflate_errors_reg[6]' (FDCE) to 'bhp_inst/dflate_hdr/deflate_errors_reg[7]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/dflate_hdr/deflate_errors_reg[7]' (FDCE) to 'bhp_inst/dflate_hdr/deflate_errors_reg[5]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/dflate_hdr/deflate_errors_reg[5]' (FDCE) to 'bhp_inst/dflate_hdr/deflate_errors_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/dflate_hdr/\deflate_errors_reg[4] )
INFO: [Synth 8-3886] merging instance 'bhp_inst/int_bhp_htf_hdrinfo_bus_reg[hdr_bits_in][21]' (FDC) to 'bhp_inst/int_bhp_htf_hdrinfo_bus_reg[hdr_bits_in][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/\int_bhp_htf_hdrinfo_bus_reg[hdr_bits_in][22] )
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[15]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[16]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[14]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[16]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[16]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[6]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[5]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[4]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[3]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'fhp_inst/pfx_phd_word0_len_reg[2]' (FDCE) to 'fhp_inst/pfx_phd_word0_len_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fhp_inst/\pfx_phd_word0_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/\r_bhp_lfa_htf_status_bus_reg[skip_stbl] )
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][0]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][1]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][2]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][3]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][4]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][5]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][6]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][7]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][8]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][9]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][10]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][11]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][12]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][13]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][14]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][15]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][16]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][17]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][18]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][19]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][20]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][21]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][22]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][23]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][24]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][25]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][26]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][27]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][28]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][29]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][30]' (FDCE) to 'bhp_inst/r_bhp_lfa_htf_status_bus_reg[cum_size][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/\r_bhp_lfa_htf_status_bus_reg[cum_size][31] )
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][0]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][1]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][2]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][3]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][4]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][5]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][6]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][7]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][8]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][9]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Synth 8-3886] merging instance 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][10]' (FDCE) to 'bhp_inst/bhp_lfa_status_bus_reg[orig_size][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/\bhp_lfa_status_bus_reg[orig_size][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fhp_inst/\fhp_lfa_dp_bus_reg[eob] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fhp_inst/\fhp_lfa_sof_bus_reg[error][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fhp_inst/\fhp_lfa_sof_bus_reg[sof_fmt][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_out_reg[insert] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bhp_inst/\r_deflate_errors_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tlvp_inst/tlvp_dsm/u_cr_tlvp_id/tlvp_id_out_reg[insert] )
INFO: [Synth 8-5544] ROM "extra2_total_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "extra3_total_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "extra7_total_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "predef_bl_req_num_bl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "predef_bl_req_num_bl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_long_bl_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_long_simple_split_index" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'r_hlit_reg[6]' (FDCE) to 'r_hlit_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_hlit_reg[7] )
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[3][0]' (FDCE) to 'r_section_bl_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[2][0]' (FDCE) to 'r_section_bl_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[3][1]' (FDCE) to 'r_section_bl_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[2][1]' (FDCE) to 'r_section_bl_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[3][2]' (FDCE) to 'r_section_bl_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[2][2]' (FDCE) to 'r_section_end_idx_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[1][2]' (FDCE) to 'r_section_bl_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[3][3]' (FDCE) to 'r_section_end_idx_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[2][3]' (FDCE) to 'r_section_bl_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[3][4]' (FDCE) to 'r_section_bl_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[2][4]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_section_bl_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'r_section_bl_reg[0][4]' (FDCE) to 'r_section_end_idx_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][9]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][9]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_section_end_idx_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][0]' (FDCE) to 'r_section_end_idx_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][0]' (FDCE) to 'r_section_end_idx_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][1]' (FDCE) to 'r_section_end_idx_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][1]' (FDCE) to 'r_section_end_idx_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][2]' (FDCE) to 'r_section_end_idx_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][2]' (FDCE) to 'r_section_end_idx_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][3]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][3]' (FDCE) to 'r_section_end_idx_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][4]' (FDCE) to 'r_section_end_idx_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][4]' (FDCE) to 'r_section_end_idx_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][5]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][5]' (FDCE) to 'r_section_end_idx_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][6]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][6]' (FDCE) to 'r_section_end_idx_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[2][7]' (FDCE) to 'r_section_end_idx_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'r_section_end_idx_reg[1][7]' (FDCE) to 'r_section_end_idx_reg[2][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_section_end_idx_reg[1][8] )
INFO: [Synth 8-4471] merging register 'u_status_reg_slice/rev.r_enable_reg' into 'u_im_reg_slice/full.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:117]
INFO: [Synth 8-4471] merging register 'u_hdrinfo_reg_slice/full.r_enable_reg' into 'u_im_reg_slice/full.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:45]
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_htf_symtab_dec__GB1/u_hdrinfo_reg_slice/full.r_payload_reg" of size (depth=2 x width=75) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_htf_symtab_dec__GB1/u_bl_fifo/depth_n.r_data_reg" of size (depth=3 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_htf_symtab_dec__GB1/u_im_reg_slice/full.r_payload_reg" of size (depth=2 x width=96) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7067] Removed DRAM instance i_49/u_im_reg_slice/full.r_payload_reg_r9_0_1_70_83 from module cr_xp10_decomp_htf_symtab_dec__GB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_49/u_im_reg_slice/full.r_payload_reg_r4_0_1_14_27 from module cr_xp10_decomp_htf_symtab_dec__GB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_49/u_im_reg_slice/full.r_payload_reg_r3_0_1_14_27 from module cr_xp10_decomp_htf_symtab_dec__GB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_49/u_im_reg_slice/full.r_payload_reg_r2_0_1_14_27 from module cr_xp10_decomp_htf_symtab_dec__GB1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance i_49/u_im_reg_slice/full.r_payload_reg_r9_0_1_70_83 from module cr_xp10_decomp_htf_symtab_dec__GB1 due to constant propagation
INFO: [Synth 8-6904] The RAM "u_predef_buf/u_reg_slice/full.r_payload_reg" of size (depth=2 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_predef_buf/prefetch/depth_n.r_data_reg" of size (depth=3 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_hdr_fifo/u_reg_slice/full.r_payload_reg" of size (depth=2 x width=66) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_hdr_fifo/u_hdr_fifo/ram/_1r1wramDxWb.mem_reg" of size (depth=125 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_hdr_fifo/u_hdr_fifo/ram/_1r1wramDxWb.mem_reg" of size (depth=125 x width=65) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_predef_buf/\u_buf/_1r1wramDxWb.bwe_r_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_hdr_fifo/\u_hdr_fifo/ram/_1r1wramDxWb.bwe_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_hdr_fifo/r_hdr_ro_uncorrectable_ecc_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_predef_buf/predef_ro_uncorrectable_ecc_error_reg)
INFO: [Synth 8-6904] The RAM "u_sched_info_fifo/depth_n.r_data_reg" of size (depth=4 x width=62) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][2]' and it is trimmed from '26' to '1' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][3]' and it is trimmed from '26' to '2' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][4]' and it is trimmed from '26' to '3' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][5]' and it is trimmed from '26' to '4' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][6]' and it is trimmed from '26' to '5' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][7]' and it is trimmed from '26' to '6' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][8]' and it is trimmed from '26' to '7' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][9]' and it is trimmed from '26' to '8' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][10]' and it is trimmed from '26' to '9' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][11]' and it is trimmed from '26' to '10' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][12]' and it is trimmed from '26' to '11' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][13]' and it is trimmed from '26' to '12' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][14]' and it is trimmed from '26' to '13' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][15]' and it is trimmed from '26' to '14' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][16]' and it is trimmed from '26' to '15' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][17]' and it is trimmed from '26' to '16' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][18]' and it is trimmed from '26' to '17' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][19]' and it is trimmed from '26' to '18' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][20]' and it is trimmed from '26' to '19' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][21]' and it is trimmed from '26' to '20' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][22]' and it is trimmed from '26' to '21' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][23]' and it is trimmed from '26' to '22' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][24]' and it is trimmed from '26' to '23' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][25]' and it is trimmed from '26' to '24' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[0][26]' and it is trimmed from '26' to '25' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][2]' and it is trimmed from '26' to '1' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][3]' and it is trimmed from '26' to '2' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][4]' and it is trimmed from '26' to '3' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][5]' and it is trimmed from '26' to '4' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][6]' and it is trimmed from '26' to '5' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][7]' and it is trimmed from '26' to '6' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][8]' and it is trimmed from '26' to '7' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][9]' and it is trimmed from '26' to '8' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][10]' and it is trimmed from '26' to '9' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][11]' and it is trimmed from '26' to '10' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][12]' and it is trimmed from '26' to '11' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][13]' and it is trimmed from '26' to '12' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][14]' and it is trimmed from '26' to '13' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][15]' and it is trimmed from '26' to '14' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][16]' and it is trimmed from '26' to '15' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][17]' and it is trimmed from '26' to '16' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][18]' and it is trimmed from '26' to '17' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][19]' and it is trimmed from '26' to '18' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][20]' and it is trimmed from '26' to '19' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][21]' and it is trimmed from '26' to '20' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][22]' and it is trimmed from '26' to '21' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][23]' and it is trimmed from '26' to '22' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][24]' and it is trimmed from '26' to '23' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][25]' and it is trimmed from '26' to '24' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ss_bct_reg[1][26]' and it is trimmed from '26' to '25' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:133]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][26]' and it is trimmed from '26' to '25' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][25]' and it is trimmed from '26' to '24' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][24]' and it is trimmed from '26' to '23' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][23]' and it is trimmed from '26' to '22' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][22]' and it is trimmed from '26' to '21' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][21]' and it is trimmed from '26' to '20' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][20]' and it is trimmed from '26' to '19' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][19]' and it is trimmed from '26' to '18' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][18]' and it is trimmed from '26' to '17' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][17]' and it is trimmed from '26' to '16' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][16]' and it is trimmed from '26' to '15' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][15]' and it is trimmed from '26' to '14' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][14]' and it is trimmed from '26' to '13' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][13]' and it is trimmed from '26' to '12' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][12]' and it is trimmed from '26' to '11' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][11]' and it is trimmed from '26' to '10' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][10]' and it is trimmed from '26' to '9' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][9]' and it is trimmed from '26' to '8' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][8]' and it is trimmed from '26' to '7' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][7]' and it is trimmed from '26' to '6' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][6]' and it is trimmed from '26' to '5' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][5]' and it is trimmed from '26' to '4' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][4]' and it is trimmed from '26' to '3' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][3]' and it is trimmed from '26' to '2' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[1][2]' and it is trimmed from '26' to '1' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][26]' and it is trimmed from '26' to '25' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][25]' and it is trimmed from '26' to '24' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][24]' and it is trimmed from '26' to '23' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][23]' and it is trimmed from '26' to '22' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][22]' and it is trimmed from '26' to '21' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][21]' and it is trimmed from '26' to '20' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][20]' and it is trimmed from '26' to '19' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][19]' and it is trimmed from '26' to '18' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][18]' and it is trimmed from '26' to '17' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][17]' and it is trimmed from '26' to '16' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][16]' and it is trimmed from '26' to '15' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][15]' and it is trimmed from '26' to '14' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][14]' and it is trimmed from '26' to '13' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][13]' and it is trimmed from '26' to '12' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][12]' and it is trimmed from '26' to '11' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][11]' and it is trimmed from '26' to '10' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][10]' and it is trimmed from '26' to '9' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][9]' and it is trimmed from '26' to '8' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][8]' and it is trimmed from '26' to '7' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][7]' and it is trimmed from '26' to '6' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][6]' and it is trimmed from '26' to '5' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][5]' and it is trimmed from '26' to '4' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_ll_bct_reg[0][4]' and it is trimmed from '26' to '3' bits. [C:/git/Project-Zipline/rtl/cr_xp10_decomp/cr_xp10_decomp_sdd_dec_tables.sv:139]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'reg_slices[2].u_reg_slice/fwd.r_enable_reg' into 'reg_slices[1].u_reg_slice/fwd.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:168]
INFO: [Synth 8-4471] merging register 'reg_slices[5].u_reg_slice/fwd.r_enable_reg' into 'reg_slices[4].u_reg_slice/fwd.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:168]
INFO: [Synth 8-4471] merging register 'reg_slices[6].u_reg_slice/fwd.r_enable_reg' into 'reg_slices[4].u_reg_slice/fwd.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:168]
INFO: [Synth 8-6904] The RAM "u_outreg/full.r_payload_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_eof_fifo/depth_n.r_data_reg" of size (depth=4 x width=37) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-4471] merging register 'reg_slices[2].u_reg_slice/fwd.r_enable_reg' into 'reg_slices[3].u_reg_slice/fwd.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:168]
INFO: [Synth 8-4471] merging register 'reg_slices[1].u_reg_slice/fwd.r_enable_reg' into 'reg_slices[3].u_reg_slice/fwd.r_enable_reg' [C:/git/Project-Zipline/rtl/common/axi/axi_channel_reg_slice.sv:168]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_slices[1].u_reg_slice/fwd.r_payload_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_slices[2].u_reg_slice/fwd.r_payload_reg[187] )
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_sdd__GC0/u_wf/u_reg_slice/full.r_payload_reg" of size (depth=2 x width=112) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-5402] Detected an instance with large pin count 1572865 [C:/git/Project-Zipline/rtl/common/nx_library/nx_ram_2rw.sv:338]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "do_inst/outfifo_odd/depth_n.r_data_reg" of size (depth=16 x width=69) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "do_inst/outfifo_even/depth_n.r_data_reg" of size (depth=16 x width=69) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "do_inst/hb_fifo/depth_n.r_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cr_xp10_decomp_lz77__GCB0/do_inst/hb_fifo/depth_n.r_data_reg" of size (depth=2 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bm_inst/\cp_offset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\do_inst/bytes_shift_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pl_inst/pl_ag_tail_ptr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pl_inst/pl_ep_prefix_cnt_reg[9] )
INFO: [Synth 8-6904] The RAM "if_inst/\fifo_loop[0].fifo_inst /depth_n.r_data_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "if_inst/\fifo_loop[1].fifo_inst /depth_n.r_data_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "if_inst/\fifo_loop[2].fifo_inst /depth_n.r_data_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "if_inst/\fifo_loop[3].fifo_inst /depth_n.r_data_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "if_inst/if_fifo/depth_n.r_data_reg" of size (depth=32 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "usr_fifo/depth_n.r_data_reg" of size (depth=8 x width=99) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[3][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[4][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[5][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[6][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_cr_xp10_decomp_regfile/u_lz77d_im /u_sync_fifo/\mem_r_reg[7][22] )
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/\u_cr_tlvp/u_cr_tlvp_dsm /u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/\u_cr_tlvp/u_cr_tlvp_dsm /u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=106) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg" of size (depth=2 x width=82) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "cts_error_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cts_error_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_xp10crc64/data_vbits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "u_cr_tlvp_top/u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_cr_isf_core/u_isf_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "req_wmark" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "u_cr_isf_core/u_isf_pre_tlvp_fifo/entires_gt0.u_nx_fifo/depth_n.r_data_reg" of size (depth=16 x width=83) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "footer_enc_mac_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "frmd_len_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "footer_enc_mac_size" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "frmd_len_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_dsm/u_cr_tlvp_id/tlvp_id_tlv0_save_reg[insert] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/\cmd_frmd_out_type_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tdata][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp/\u_cr_tlvp/u_cr_tlvp_rsm/tlvp_rsm_pt_tlv_reg[tuser][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_cr_tlvp/u_cr_tlvp_rsm/FSM_sequential_current_state_reg[0]) is unused and will be removed from module cr_tlvp_axi_out_top.
DSP Report: Generating DSP pmc_phd_base0, operation Mode is: (D+(A:0x3fffffff))*(B:0x41).
DSP Report: operator pmc_phd_base0 is absorbed into DSP pmc_phd_base0.
DSP Report: operator pmc_phd_base1 is absorbed into DSP pmc_phd_base0.
INFO: [Synth 8-5587] ROM size for "frmd_len_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tgen_st_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tgen_st_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "frmd_len_mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tgen_st_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tgen_st_nxt" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (u_cr_tlvp/u_cr_tlvp_rsm/FSM_sequential_current_state_reg[0]) is unused and will be removed from module cr_tlvp_axi_in_axi_out_top.
WARNING: [Synth 8-3332] Sequential element (u_cr_tlvp/u_cr_tlvp_rsm/FSM_sequential_current_state_reg[1]) is unused and will be removed from module cr_tlvp_axi_in_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:26:32 ; elapsed = 01:29:05 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+------------------+---------------+----------------+
|Module Name            | RTL Object       | Depth x Width | Implemented As | 
+-----------------------+------------------+---------------+----------------+
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_ld  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_sp  | HDIST_EXTRA_BITS | 32x4          | LUT            | 
|cr_xp10_decomp_sdd_sp  | HLIT_EXTRA_BITS  | 32x3          | LUT            | 
|cr_xp10_decomp_lz77_bm | o_i              | 32x3          | LUT            | 
+-----------------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name                                                                         | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives                                                | 
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+
|u_cr_isf_core                                                                       | u_isf_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core                                                                       | u_isf_dbg_fifo/u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg    | Implied   | 1 K x 92             | RAM256X1D x 368                                           | 
|u_cr_isf_core                                                                       | u_isf_pre_tlvp_fifo/entires_gt0.u_nx_fifo/depth_n.r_data_reg                            | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 32 x 83              | RAM32M16 x 6                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 32 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_prefix_attach                                                                    | u_cr_prefix_attach_regfile/PFDMEM/u_ram/g.u_ram.mem_reg                                 | Implied   | 8 K x 64             | RAM512X1S x 1024                                          | 
|cr_prefix_attach                                                                    | u_cr_prefix_attach_regfile/PHDMEM/u_ram/g.u_ram.mem_reg                                 | Implied   | 4 K x 64             | RAM512X1S x 512                                           | 
|\hdr_inst/if_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|\data_inst/if_fifo                                                                  | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|sof_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 4 x 80               | RAM32M16 x 6                                              | 
|eof_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 4 x 39               | RAM32M16 x 3                                              | 
|sdd_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 8 x 112              | RAM32M16 x 8                                              | 
|fhp_inst/bl_fifo                                                                    | depth_n.r_data_reg                                                                      | Implied   | 8 x 66               | RAM32M16 x 5                                              | 
|bhp_inst/bhp_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|bhp_inst/htf_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 66               | RAM32M16 x 5                                              | 
|bhp_inst/hdrinfo_fifo                                                               | depth_n.r_data_reg                                                                      | Implied   | 2 x 75               | RAM32M16 x 6                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg          | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg      | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_hdrinfo_reg_slice/full.r_payload_reg                                                  | Implied   | 2 x 75               | RAM32M16 x 60                                             | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_bl_fifo/depth_n.r_data_reg                                                            | Implied   | 4 x 16               | RAM32M16 x 2                                              | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_im_reg_slice/full.r_payload_reg                                                       | Implied   | 2 x 96               | RAM32M16 x 84                                             | 
|u_predef_buf                                                                        | u_reg_slice/full.r_payload_reg                                                          | Implied   | 2 x 66               | RAM32M16 x 45                                             | 
|u_predef_buf                                                                        | u_buf/_1r1wramDxWb.mem_reg                                                              | Implied   | 256 x 64             | RAM16X1D x 64 RAM128X1D x 64                              | 
|u_predef_buf                                                                        | prefetch/depth_n.r_data_reg                                                             | Implied   | 4 x 64               | RAM32M16 x 5                                              | 
|u_hdr_fifo                                                                          | u_reg_slice/full.r_payload_reg                                                          | Implied   | 2 x 66               | RAM32M16 x 45                                             | 
|u_hdr_fifo                                                                          | u_hdr_fifo/ram/_1r1wramDxWb.mem_reg                                                     | Implied   | 128 x 65             | RAM16X1D x 130 RAM32X1D x 65 RAM64X1D x 65                | 
|u_sched_info_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 4 x 62               | RAM32M16 x 5                                              | 
|u_outreg                                                                            | full.r_payload_reg                                                                      | Implied   | 2 x 64               | RAM32M16 x 40                                             | 
|u_eof_fifo                                                                          | depth_n.r_data_reg                                                                      | Implied   | 4 x 37               | RAM32M16 x 3                                              | 
|cr_xp10_decomp_sdd__GC0                                                             | u_wf/u_reg_slice/full.r_payload_reg                                                     | Implied   | 2 x 112              | RAM32M16 x 112                                            | 
|cr_cddip                                                                            | prefix0/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_cddip                                                                            | prefix1/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_cddip                                                                            | prefix2/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/outfifo_odd/depth_n.r_data_reg                                                  | Implied   | 16 x 69              | RAM32M16 x 5                                              | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/outfifo_even/depth_n.r_data_reg                                                 | Implied   | 16 x 69              | RAM32M16 x 5                                              | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/hb_fifo/depth_n.r_data_reg                                                      | Implied   | 2 x 64               | RAM32M16 x 5                                              | 
|if_inst/\fifo_loop[0].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[1].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[2].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[3].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/if_fifo                                                                     | depth_n.r_data_reg                                                                      | Implied   | 32 x 64              | RAM32M16 x 5                                              | 
|usr_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 8 x 99               | RAM32M16 x 8                                              | 
|cr_cddip                                                                            | lz_fifo/depth_n.r_data_reg                                                              | Implied   | 32 x 74              | RAM32M16 x 6                                              | 
|cr_cddip                                                                            | pt_fifo/depth_n.r_data_reg                                                              | Implied   | 128 x 106            | RAM64M8 x 32                                              | 
|cr_cddip                                                                            | usr_fifo/depth_n.r_data_reg                                                             | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|cr_cddip                                                                            | usr_ftf/depth_n.r_data_reg                                                              | Implied   | 64 x 106             | RAM64M8 x 16                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | rsm_inst/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg                  | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | rsm_inst/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg                   | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | axi_mstr/u_axi_channel_reg_slice/full.r_payload_reg                                     | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_cddip                                                                            | no_stub.mtf/u_head_info_reg/full.r_payload_reg                                          | Implied   | 2 x 88               | RAM32M16 x 77                                             | 
|cr_cddip                                                                            | no_stub.mtf/u_out_reg/full.r_payload_reg                                                | Implied   | 2 x 64               | RAM32M16 x 40                                             | 
|\u_cr_xp10_decomp_regfile/u_lz77d_im                                                | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 512 x 96             | RAM512X1S x 96                                            | 
|\u_cr_xp10_decomp_regfile/u_xpd_im                                                  | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 512 x 65             | RAM512X1S x 65                                            | 
|\u_cr_xp10_decomp_regfile/u_htf_bl_im                                               | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 256 x 43             | RAM16X1S x 43 RAM32X1S x 43 RAM64X1S x 43 RAM128X1S x 43  | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                 | Implied   | 8 x 83               | RAM32M16 x 6                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                 | Implied   | 8 x 83               | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_dbg_data_fifo                                        | u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg                   | Implied   | 512 x 92             | RAM256X1D x 184                                           | 
|\u_cr_osf/u_cr_osf_core /u_osf_data_fifo                                            | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_pdt_fifo_axi4s_slv                                       | u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_dbg_pdt_fifo                                         | u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg                   | Implied   | 256 x 92             | RAM256X1D x 92                                            | 
|\u_cr_osf/u_cr_osf_core /u_osf_pdt_fifo                                             | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_ob_fifo                                              | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_axi4s_mstr                                           | u_axi_channel_reg_slice/full.r_payload_reg                                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_cddip__GCB3                                                                      | u_cr_su/u_cr_su_core/u_su_in_fifo/ram/_1r1wramDxWb.mem_reg                              | Implied   | 64 x 113             | RAM64X1D x 113                                            | 
|cr_cddip__GCB3                                                                      | u_cr_su/u_cr_su_core/u_su_out_fifo/entires_gt0.u_nx_fifo/depth_n.r_data_reg             | Implied   | 32 x 12              | RAM32M16 x 1                                              | 
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cr_prefix_attach_pmc | (D+(A:0x3fffffff))*(B:0x41) | 12     | 7      | -      | 6      | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+---------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 01:31:41 ; elapsed = 01:34:21 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+
|Module Name                                                                         | RTL Object                                                                              | Inference | Size (Depth x Width) | Primitives                                                | 
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+
|u_cr_isf_core                                                                       | u_isf_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core                                                                       | u_isf_dbg_fifo/u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg    | Implied   | 1 K x 92             | RAM256X1D x 368                                           | 
|u_cr_isf_core                                                                       | u_isf_pre_tlvp_fifo/entires_gt0.u_nx_fifo/depth_n.r_data_reg                            | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_isf_core/u_cr_isf_tlv_mods/u_cr_isf_tlvp                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 32 x 83              | RAM32M16 x 6                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 32 x 106             | RAM32M16 x 8                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_prefix_attach_core/\prefix_attach_core.u_cr_tlvp_top                           | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_prefix_attach                                                                    | u_cr_prefix_attach_regfile/PFDMEM/u_ram/g.u_ram.mem_reg                                 | Implied   | 8 K x 64             | RAM512X1S x 1024                                          | 
|cr_prefix_attach                                                                    | u_cr_prefix_attach_regfile/PHDMEM/u_ram/g.u_ram.mem_reg                                 | Implied   | 4 K x 64             | RAM512X1S x 512                                           | 
|\hdr_inst/if_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|\data_inst/if_fifo                                                                  | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|sof_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 4 x 80               | RAM32M16 x 6                                              | 
|eof_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 4 x 39               | RAM32M16 x 3                                              | 
|sdd_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 8 x 112              | RAM32M16 x 8                                              | 
|fhp_inst/bl_fifo                                                                    | depth_n.r_data_reg                                                                      | Implied   | 8 x 66               | RAM32M16 x 5                                              | 
|bhp_inst/bhp_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 70               | RAM32M16 x 5                                              | 
|bhp_inst/htf_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 8 x 66               | RAM32M16 x 5                                              | 
|bhp_inst/hdrinfo_fifo                                                               | depth_n.r_data_reg                                                                      | Implied   | 2 x 75               | RAM32M16 x 6                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/axi_in/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg          | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|cr_xp10_decomp_fe__GC0                                                              | tlvp_inst/tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg      | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_hdrinfo_reg_slice/full.r_payload_reg                                                  | Implied   | 2 x 75               | RAM32M16 x 60                                             | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_bl_fifo/depth_n.r_data_reg                                                            | Implied   | 4 x 16               | RAM32M16 x 2                                              | 
|cr_xp10_decomp_htf_symtab_dec__GB1                                                  | u_im_reg_slice/full.r_payload_reg                                                       | Implied   | 2 x 96               | RAM32M16 x 84                                             | 
|u_predef_buf                                                                        | u_reg_slice/full.r_payload_reg                                                          | Implied   | 2 x 66               | RAM32M16 x 45                                             | 
|u_predef_buf                                                                        | u_buf/_1r1wramDxWb.mem_reg                                                              | Implied   | 256 x 64             | RAM16X1D x 64 RAM128X1D x 64                              | 
|u_predef_buf                                                                        | prefetch/depth_n.r_data_reg                                                             | Implied   | 4 x 64               | RAM32M16 x 5                                              | 
|u_hdr_fifo                                                                          | u_reg_slice/full.r_payload_reg                                                          | Implied   | 2 x 66               | RAM32M16 x 45                                             | 
|u_hdr_fifo                                                                          | u_hdr_fifo/ram/_1r1wramDxWb.mem_reg                                                     | Implied   | 128 x 65             | RAM16X1D x 130 RAM32X1D x 65 RAM64X1D x 65                | 
|u_sched_info_fifo                                                                   | depth_n.r_data_reg                                                                      | Implied   | 4 x 62               | RAM32M16 x 5                                              | 
|u_outreg                                                                            | full.r_payload_reg                                                                      | Implied   | 2 x 64               | RAM32M16 x 40                                             | 
|u_eof_fifo                                                                          | depth_n.r_data_reg                                                                      | Implied   | 4 x 37               | RAM32M16 x 3                                              | 
|cr_xp10_decomp_sdd__GC0                                                             | u_wf/u_reg_slice/full.r_payload_reg                                                     | Implied   | 2 x 112              | RAM32M16 x 112                                            | 
|cr_cddip                                                                            | prefix0/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_cddip                                                                            | prefix1/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_cddip                                                                            | prefix2/_1r1wramDxWb.mem_reg                                                            | Implied   | 64 x 128             | RAM64X1D x 128                                            | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/outfifo_odd/depth_n.r_data_reg                                                  | Implied   | 16 x 69              | RAM32M16 x 5                                              | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/outfifo_even/depth_n.r_data_reg                                                 | Implied   | 16 x 69              | RAM32M16 x 5                                              | 
|cr_xp10_decomp_lz77__GCB0                                                           | do_inst/hb_fifo/depth_n.r_data_reg                                                      | Implied   | 2 x 64               | RAM32M16 x 5                                              | 
|if_inst/\fifo_loop[0].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[1].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[2].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/\fifo_loop[3].fifo_inst                                                     | depth_n.r_data_reg                                                                      | Implied   | 16 x 39              | RAM32M16 x 3                                              | 
|if_inst/if_fifo                                                                     | depth_n.r_data_reg                                                                      | Implied   | 32 x 64              | RAM32M16 x 5                                              | 
|usr_fifo                                                                            | depth_n.r_data_reg                                                                      | Implied   | 8 x 99               | RAM32M16 x 8                                              | 
|cr_cddip                                                                            | lz_fifo/depth_n.r_data_reg                                                              | Implied   | 32 x 74              | RAM32M16 x 6                                              | 
|cr_cddip                                                                            | pt_fifo/depth_n.r_data_reg                                                              | Implied   | 128 x 106            | RAM64M8 x 32                                              | 
|cr_cddip                                                                            | usr_fifo/depth_n.r_data_reg                                                             | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|cr_cddip                                                                            | usr_ftf/depth_n.r_data_reg                                                              | Implied   | 64 x 106             | RAM64M8 x 16                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | rsm_inst/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg                  | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | rsm_inst/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg                   | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.be/tlvp_inst  | axi_mstr/u_axi_channel_reg_slice/full.r_payload_reg                                     | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_cddip                                                                            | no_stub.mtf/u_head_info_reg/full.r_payload_reg                                          | Implied   | 2 x 88               | RAM32M16 x 77                                             | 
|cr_cddip                                                                            | no_stub.mtf/u_out_reg/full.r_payload_reg                                                | Implied   | 2 x 64               | RAM32M16 x 40                                             | 
|\u_cr_xp10_decomp_regfile/u_lz77d_im                                                | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 512 x 96             | RAM512X1S x 96                                            | 
|\u_cr_xp10_decomp_regfile/u_xpd_im                                                  | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 512 x 65             | RAM512X1S x 65                                            | 
|\u_cr_xp10_decomp_regfile/u_htf_bl_im                                               | u_ram/g.u_ram.mem_reg                                                                   | Implied   | 256 x 43             | RAM16X1S x 43 RAM32X1S x 43 RAM64X1S x 43 RAM128X1S x 43  | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_slave/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg               | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 16 x 106             | RAM32M16 x 8                                              | 
|u_cr_tlvp_top                                                                       | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|u_cr_tlvp_top                                                                       | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_usr_ib/entires_gt0.u_nx_fifo/depth_n.r_data_reg | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                 | Implied   | 8 x 83               | RAM32M16 x 6                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_uobf/entires_gt0.u_nx_fifo/depth_n.r_data_reg   | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_cg/u_cr_cg_core/u_cr_cg_tlv_mods /u_cr_cg_tlvp                                | u_cr_axi4s_mstr/u_axi_channel_reg_slice/full.r_payload_reg                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_tlvp/u_cr_tlvp_dsm/u_cr_fifo_wrap1_pt/entires_gt0.u_nx_fifo/depth_n.r_data_reg     | Implied   | 8 x 106              | RAM32M16 x 8                                              | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_axi4s_slv/u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                 | Implied   | 8 x 83               | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_cr_osf_tlvp                                              | u_cr_tlvp/u_cr_tlvp_rsm/u_cr_fifo_wrap1_tob/entires_gt0.u_nx_fifo/depth_n.r_data_reg    | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_dbg_data_fifo                                        | u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg                   | Implied   | 512 x 92             | RAM256X1D x 184                                           | 
|\u_cr_osf/u_cr_osf_core /u_osf_data_fifo                                            | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_pdt_fifo_axi4s_slv                                       | u_cr_fifo_wrap1/entires_gt0.u_nx_fifo/depth_n.r_data_reg                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_dbg_pdt_fifo                                         | u_nx_fifo_1r1w_indirect_access_debug_cntrl/u_ram/_1r1wramDxWb.mem_reg                   | Implied   | 256 x 92             | RAM256X1D x 92                                            | 
|\u_cr_osf/u_cr_osf_core /u_osf_pdt_fifo                                             | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_ob_fifo                                              | entires_gt0.u_nx_fifo/depth_n.r_data_reg                                                | Implied   | 16 x 83              | RAM32M16 x 6                                              | 
|\u_cr_osf/u_cr_osf_core /u_osf_axi4s_mstr                                           | u_axi_channel_reg_slice/full.r_payload_reg                                              | Implied   | 2 x 82               | RAM32M16 x 66                                             | 
|cr_cddip__GCB3                                                                      | u_cr_su/u_cr_su_core/u_su_in_fifo/ram/_1r1wramDxWb.mem_reg                              | Implied   | 64 x 113             | RAM64X1D x 113                                            | 
|cr_cddip__GCB3                                                                      | u_cr_su/u_cr_su_core/u_su_out_fifo/entires_gt0.u_nx_fifo/depth_n.r_data_reg             | Implied   | 32 x 12              | RAM32M16 x 1                                              | 
+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------+----------------------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/git/Project-Zipline/rtl/cr_prefix_attach/cr_prefix_attach_pmc.sv:184]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 02:20:20 ; elapsed = 02:23:27 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 03:45:05 ; elapsed = 03:50:03 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 03:49:54 ; elapsed = 03:54:54 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 03:56:33 ; elapsed = 04:01:36 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 03:56:52 ; elapsed = 04:01:55 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 04:00:15 ; elapsed = 04:05:20 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 04:00:43 ; elapsed = 04:05:48 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cr_cddip    | u_cr_xp10_decomp/xp10_decomp_rtl_start.u_cr_xp10_decomp_core/no_stub.hufd/htf/u_hdr_fifo/u_hdr_fifo/fifo_ctrl/r_mem_prefetch_wptr_dly_reg[2][2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cr_prefix_attach_pmc | (D+A*B)'    | 30     | 7      | -      | 6      | 19     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |   4770|
|3     |DSP_ALU         |      1|
|4     |DSP_A_B_DATA    |      1|
|5     |DSP_C_DATA      |      1|
|6     |DSP_MULTIPLIER  |      1|
|7     |DSP_M_DATA      |      1|
|8     |DSP_OUTPUT      |      1|
|9     |DSP_PREADD      |      1|
|10    |DSP_PREADD_DATA |      1|
|11    |LUT1            |   1609|
|12    |LUT2            |  27965|
|13    |LUT3            |  26374|
|14    |LUT4            |  34566|
|15    |LUT5            |  34992|
|16    |LUT6            | 916909|
|17    |MUXF7           | 121747|
|18    |MUXF8           |  58466|
|19    |RAM128X1D       |     64|
|20    |RAM128X1S       |     43|
|21    |RAM16X1D        |    194|
|22    |RAM16X1S        |     43|
|23    |RAM256X1D       |    574|
|24    |RAM32M          |      6|
|25    |RAM32M16        |    571|
|26    |RAM32X1D        |     68|
|27    |RAM32X1S        |     43|
|28    |RAM512X1S       |   1697|
|29    |RAM64M8         |     43|
|30    |RAM64X1D        |    538|
|31    |RAM64X1S        |     43|
|32    |SRL16E          |      3|
|33    |FDCE            |  43124|
|34    |FDPE            |   1358|
|35    |FDRE            | 636329|
|36    |IBUF            |    145|
|37    |OBUF            |    132|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------+-----------------------------------------------------------------------------------------+--------+
|      |Instance                                           |Module                                                                                   |Cells   |
+------+---------------------------------------------------+-----------------------------------------------------------------------------------------+--------+
|1     |top                                                |                                                                                         | 1912425|
|2     |  u_cr_cddip_sa                                    |cr_cddip_sa                                                                              |   25444|
|3     |    u_cr_cddip_sa_core                             |cr_cddip_sa_core                                                                         |   13126|
|4     |      \sa_counters[0].u_cr_sa_counter_i            |cr_sa_counter                                                                            |     159|
|5     |      \sa_counters[10].u_cr_sa_counter_i           |cr_sa_counter_178                                                                        |     166|
|6     |      \sa_counters[11].u_cr_sa_counter_i           |cr_sa_counter_179                                                                        |     254|
|7     |      \sa_counters[12].u_cr_sa_counter_i           |cr_sa_counter_180                                                                        |     158|
|8     |      \sa_counters[13].u_cr_sa_counter_i           |cr_sa_counter_181                                                                        |     158|
|9     |      \sa_counters[14].u_cr_sa_counter_i           |cr_sa_counter_182                                                                        |     162|
|10    |      \sa_counters[15].u_cr_sa_counter_i           |cr_sa_counter_183                                                                        |     350|
|11    |      \sa_counters[16].u_cr_sa_counter_i           |cr_sa_counter_184                                                                        |     158|
|12    |      \sa_counters[17].u_cr_sa_counter_i           |cr_sa_counter_185                                                                        |     158|
|13    |      \sa_counters[18].u_cr_sa_counter_i           |cr_sa_counter_186                                                                        |     160|
|14    |      \sa_counters[19].u_cr_sa_counter_i           |cr_sa_counter_187                                                                        |     256|
|15    |      \sa_counters[1].u_cr_sa_counter_i            |cr_sa_counter_188                                                                        |     158|
|16    |      \sa_counters[20].u_cr_sa_counter_i           |cr_sa_counter_189                                                                        |     158|
|17    |      \sa_counters[21].u_cr_sa_counter_i           |cr_sa_counter_190                                                                        |     158|
|18    |      \sa_counters[22].u_cr_sa_counter_i           |cr_sa_counter_191                                                                        |     160|
|19    |      \sa_counters[23].u_cr_sa_counter_i           |cr_sa_counter_192                                                                        |     452|
|20    |      \sa_counters[24].u_cr_sa_counter_i           |cr_sa_counter_193                                                                        |     158|
|21    |      \sa_counters[25].u_cr_sa_counter_i           |cr_sa_counter_194                                                                        |     158|
|22    |      \sa_counters[26].u_cr_sa_counter_i           |cr_sa_counter_195                                                                        |     162|
|23    |      \sa_counters[27].u_cr_sa_counter_i           |cr_sa_counter_196                                                                        |     256|
|24    |      \sa_counters[28].u_cr_sa_counter_i           |cr_sa_counter_197                                                                        |     158|
|25    |      \sa_counters[29].u_cr_sa_counter_i           |cr_sa_counter_198                                                                        |     158|
|26    |      \sa_counters[2].u_cr_sa_counter_i            |cr_sa_counter_199                                                                        |     166|
|27    |      \sa_counters[30].u_cr_sa_counter_i           |cr_sa_counter_200                                                                        |     160|
|28    |      \sa_counters[31].u_cr_sa_counter_i           |cr_sa_counter_201                                                                        |     354|
|29    |      \sa_counters[32].u_cr_sa_counter_i           |cr_sa_counter_202                                                                        |     158|
|30    |      \sa_counters[33].u_cr_sa_counter_i           |cr_sa_counter_203                                                                        |     158|
|31    |      \sa_counters[34].u_cr_sa_counter_i           |cr_sa_counter_204                                                                        |     160|
|32    |      \sa_counters[35].u_cr_sa_counter_i           |cr_sa_counter_205                                                                        |     256|
|33    |      \sa_counters[36].u_cr_sa_counter_i           |cr_sa_counter_206                                                                        |     158|
|34    |      \sa_counters[37].u_cr_sa_counter_i           |cr_sa_counter_207                                                                        |     158|
|35    |      \sa_counters[38].u_cr_sa_counter_i           |cr_sa_counter_208                                                                        |     160|
|36    |      \sa_counters[39].u_cr_sa_counter_i           |cr_sa_counter_209                                                                        |     452|
|37    |      \sa_counters[3].u_cr_sa_counter_i            |cr_sa_counter_210                                                                        |     254|
|38    |      \sa_counters[40].u_cr_sa_counter_i           |cr_sa_counter_211                                                                        |     158|
|39    |      \sa_counters[41].u_cr_sa_counter_i           |cr_sa_counter_212                                                                        |     158|
|40    |      \sa_counters[42].u_cr_sa_counter_i           |cr_sa_counter_213                                                                        |     162|
|41    |      \sa_counters[43].u_cr_sa_counter_i           |cr_sa_counter_214                                                                        |     256|
|42    |      \sa_counters[44].u_cr_sa_counter_i           |cr_sa_counter_215                                                                        |     158|
|43    |      \sa_counters[45].u_cr_sa_counter_i           |cr_sa_counter_216                                                                        |     158|
|44    |      \sa_counters[46].u_cr_sa_counter_i           |cr_sa_counter_217                                                                        |     160|
|45    |      \sa_counters[47].u_cr_sa_counter_i           |cr_sa_counter_218                                                                        |     354|
|46    |      \sa_counters[48].u_cr_sa_counter_i           |cr_sa_counter_219                                                                        |     158|
|47    |      \sa_counters[49].u_cr_sa_counter_i           |cr_sa_counter_220                                                                        |     158|
|48    |      \sa_counters[4].u_cr_sa_counter_i            |cr_sa_counter_221                                                                        |     158|
|49    |      \sa_counters[50].u_cr_sa_counter_i           |cr_sa_counter_222                                                                        |     159|
|50    |      \sa_counters[51].u_cr_sa_counter_i           |cr_sa_counter_223                                                                        |     257|
|51    |      \sa_counters[52].u_cr_sa_counter_i           |cr_sa_counter_224                                                                        |     158|
|52    |      \sa_counters[53].u_cr_sa_counter_i           |cr_sa_counter_225                                                                        |     158|
|53    |      \sa_counters[54].u_cr_sa_counter_i           |cr_sa_counter_226                                                                        |     159|
|54    |      \sa_counters[55].u_cr_sa_counter_i           |cr_sa_counter_227                                                                        |     455|
|55    |      \sa_counters[56].u_cr_sa_counter_i           |cr_sa_counter_228                                                                        |     158|
|56    |      \sa_counters[57].u_cr_sa_counter_i           |cr_sa_counter_229                                                                        |     158|
|57    |      \sa_counters[58].u_cr_sa_counter_i           |cr_sa_counter_230                                                                        |     160|
|58    |      \sa_counters[59].u_cr_sa_counter_i           |cr_sa_counter_231                                                                        |     257|
|59    |      \sa_counters[5].u_cr_sa_counter_i            |cr_sa_counter_232                                                                        |     158|
|60    |      \sa_counters[60].u_cr_sa_counter_i           |cr_sa_counter_233                                                                        |     158|
|61    |      \sa_counters[61].u_cr_sa_counter_i           |cr_sa_counter_234                                                                        |     158|
|62    |      \sa_counters[62].u_cr_sa_counter_i           |cr_sa_counter_235                                                                        |     159|
|63    |      \sa_counters[63].u_cr_sa_counter_i           |cr_sa_counter_236                                                                        |     356|
|64    |      \sa_counters[6].u_cr_sa_counter_i            |cr_sa_counter_237                                                                        |     162|
|65    |      \sa_counters[7].u_cr_sa_counter_i            |cr_sa_counter_238                                                                        |     542|
|66    |      \sa_counters[8].u_cr_sa_counter_i            |cr_sa_counter_239                                                                        |     158|
|67    |      \sa_counters[9].u_cr_sa_counter_i            |cr_sa_counter_240                                                                        |     158|
|68    |    u_cr_cddip_sa_regfile                          |cr_cddip_sa_regfile                                                                      |   12318|
|69    |      SA_COUNTR                                    |nx_roreg_indirect_access__parameterized0                                                 |     232|
|70    |        u_cntrl                                    |nx_indirect_access_cntrl__parameterized4                                                 |     182|
|71    |      SA_CTRL                                      |nx_reg_indirect_access                                                                   |   10809|
|72    |        u_cntrl                                    |nx_indirect_access_cntrl__parameterized2                                                 |    1177|
|73    |      SA_SNAPSHOTR                                 |nx_roreg_indirect_access                                                                 |     232|
|74    |        u_cntrl                                    |nx_indirect_access_cntrl__parameterized3                                                 |     182|
|75    |      u_cr_cddip_sa_regs                           |cr_cddip_sa_regs                                                                         |     431|
|76    |        u_cr_cddip_sa_regs_flops                   |cr_cddip_sa_regs_flops                                                                   |     344|
|77    |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized1_177                                                         |     221|
|78    |  u_cr_cddip_support                               |cr_cddip_support                                                                         |    2647|
|79    |    u_cr_cddip_support_core                        |cr_cddip_support_core                                                                    |      61|
|80    |    u_cr_cddip_support_regfile                     |cr_cddip_support_regfile                                                                 |    2581|
|81    |      bimc_master                                  |bimc_master_175                                                                          |    1449|
|82    |      u_cddip_support_interrupt                    |nx_event_interrupt                                                                       |      41|
|83    |      u_cr_cddip_support_regs                      |cr_cddip_support_regs                                                                    |     850|
|84    |        u_cr_cddip_support_regs_flops              |cr_cddip_support_regs_flops                                                              |     584|
|85    |      u_nx_rbus_ring                               |nx_rbus_ring_176                                                                         |     229|
|86    |  u_cr_cg                                          |cr_cg                                                                                    |    4408|
|87    |    u_cr_cg_core                                   |cr_cg_core                                                                               |    3861|
|88    |      u_cr_cg_tlv_mods                             |cr_cg_tlv_mods                                                                           |    3861|
|89    |        u_cr_cg_tlvp                               |cr_tlvp_axi_in_axi_out_top                                                               |    2602|
|90    |          u_cr_axi4s_mstr                          |cr_axi4s_mstr_157                                                                        |     133|
|91    |            u_axi_channel_reg_slice                |axi_channel_reg_slice_174                                                                |      49|
|92    |          u_cr_axi4s_slv                           |cr_axi4s_slv__parameterized2_158                                                         |     212|
|93    |            u_cr_fifo_wrap1                        |cr_fifo_wrap1__parameterized12_171                                                       |     128|
|94    |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized23_172                                                             |     127|
|95    |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl__parameterized0_173                                                         |     121|
|96    |          u_cr_tlvp                                |cr_tlvp__parameterized2                                                                  |    2257|
|97    |            u_cr_tlvp_dsm                          |cr_tlvp_dsm_159                                                                          |     994|
|98    |              u_cr_fifo_wrap1_usr_ib               |cr_fifo_wrap1__parameterized1_166                                                        |     268|
|99    |                \entires_gt0.u_nx_fifo             |nx_fifo__parameterized0_169                                                              |     267|
|100   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl__parameterized0_170                                                         |     260|
|101   |              u_cr_tlvp_id                         |cr_tlvp_id_167                                                                           |     616|
|102   |              u_cr_tlvp_spl                        |cr_tlvp_spl_168                                                                          |     110|
|103   |            u_cr_tlvp_rsm                          |cr_tlvp_rsm__parameterized3                                                              |    1263|
|104   |              u_cr_fifo_wrap1_tob                  |cr_fifo_wrap1__parameterized2_160                                                        |      56|
|105   |                \entires_gt0.u_nx_fifo             |nx_fifo_164                                                                              |      55|
|106   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl_165                                                                         |      49|
|107   |              u_cr_fifo_wrap1_uobf                 |cr_fifo_wrap1__parameterized1_161                                                        |     904|
|108   |                \entires_gt0.u_nx_fifo             |nx_fifo__parameterized0_162                                                              |     235|
|109   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl__parameterized0_163                                                         |      66|
|110   |    u_cr_cg_regfile                                |cr_cg_regfile                                                                            |     547|
|111   |      u_cr_cg_regs                                 |cr_cg_regs                                                                               |     319|
|112   |        u_cr_cg_regs_flops                         |cr_cg_regs_flops                                                                         |     201|
|113   |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized3                                                             |     228|
|114   |  u_cr_crcc0                                       |cr_crcgc                                                                                 |    3928|
|115   |    u_cr_crcgc_core                                |cr_crcgc_core                                                                            |    3427|
|116   |      u_cr_crcgc_cts                               |cr_crcgc_cts                                                                             |    1282|
|117   |      u_cr_tlvp_top                                |cr_tlvp_top_132                                                                          |    1839|
|118   |        u_cr_axi4s_mstr                            |cr_axi4s_mstr_134                                                                        |     134|
|119   |          u_axi_channel_reg_slice                  |axi_channel_reg_slice_156                                                                |      50|
|120   |        u_cr_axi4s_slave                           |cr_axi4s_slv_135                                                                         |     225|
|121   |          u_cr_fifo_wrap1                          |cr_fifo_wrap1__parameterized4_153                                                        |     141|
|122   |            \entires_gt0.u_nx_fifo                 |nx_fifo_154                                                                              |     139|
|123   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl_155                                                                         |     133|
|124   |        u_cr_tlvp                                  |cr_tlvp__parameterized0_136                                                              |    1480|
|125   |          u_cr_tlvp_dsm                            |cr_tlvp_dsm__parameterized0_137                                                          |     884|
|126   |            u_cr_fifo_wrap1_pt                     |cr_fifo_wrap1__parameterized5_145                                                        |      70|
|127   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_151                                                              |      69|
|128   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_152                                                                         |      60|
|129   |            u_cr_fifo_wrap1_usr_ib                 |cr_fifo_wrap1__parameterized5_146                                                        |      62|
|130   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_149                                                              |      61|
|131   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_150                                                                         |      53|
|132   |            u_cr_tlvp_id                           |cr_tlvp_id_147                                                                           |     616|
|133   |            u_cr_tlvp_spl                          |cr_tlvp_spl_148                                                                          |     136|
|134   |          u_cr_tlvp_rsm                            |cr_tlvp_rsm__parameterized0_138                                                          |     596|
|135   |            u_cr_fifo_wrap1_tob                    |cr_fifo_wrap1__parameterized6_139                                                        |      61|
|136   |              \entires_gt0.u_nx_fifo               |nx_fifo_143                                                                              |      59|
|137   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_144                                                                         |      53|
|138   |            u_cr_fifo_wrap1_uobf                   |cr_fifo_wrap1__parameterized7_140                                                        |     113|
|139   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_141                                                              |     111|
|140   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_142                                                                         |     103|
|141   |      u_xp10crc64                                  |cr_crc_133                                                                               |     306|
|142   |    u_cr_crcgc_regfile                             |cr_crcgc_regfile_128                                                                     |     501|
|143   |      u_cr_crcgc_regs                              |cr_crcgc_regs_129                                                                        |     443|
|144   |        u_cr_crcgc_regs_flops                      |cr_crcgc_regs_flops_131                                                                  |     301|
|145   |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized0_130                                                         |       4|
|146   |  u_cr_crcg0                                       |cr_crcgc__parameterized0                                                                 |    5989|
|147   |    u_cr_crcgc_core                                |cr_crcgc_core__parameterized0                                                            |    5423|
|148   |      u_cr_crcgc_cts                               |cr_crcgc_cts__parameterized0                                                             |    2989|
|149   |      u_cr_tlvp_top                                |cr_tlvp_top                                                                              |    1842|
|150   |        u_cr_axi4s_mstr                            |cr_axi4s_mstr_110                                                                        |     137|
|151   |          u_axi_channel_reg_slice                  |axi_channel_reg_slice_127                                                                |      53|
|152   |        u_cr_axi4s_slave                           |cr_axi4s_slv                                                                             |     225|
|153   |          u_cr_fifo_wrap1                          |cr_fifo_wrap1__parameterized4                                                            |     141|
|154   |            \entires_gt0.u_nx_fifo                 |nx_fifo_125                                                                              |     139|
|155   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl_126                                                                         |     133|
|156   |        u_cr_tlvp                                  |cr_tlvp__parameterized0                                                                  |    1480|
|157   |          u_cr_tlvp_dsm                            |cr_tlvp_dsm__parameterized0_111                                                          |     884|
|158   |            u_cr_fifo_wrap1_pt                     |cr_fifo_wrap1__parameterized5_117                                                        |      70|
|159   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_123                                                              |      69|
|160   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_124                                                                         |      60|
|161   |            u_cr_fifo_wrap1_usr_ib                 |cr_fifo_wrap1__parameterized5_118                                                        |      62|
|162   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_121                                                              |      61|
|163   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_122                                                                         |      52|
|164   |            u_cr_tlvp_id                           |cr_tlvp_id_119                                                                           |     616|
|165   |            u_cr_tlvp_spl                          |cr_tlvp_spl_120                                                                          |     136|
|166   |          u_cr_tlvp_rsm                            |cr_tlvp_rsm__parameterized0                                                              |     596|
|167   |            u_cr_fifo_wrap1_tob                    |cr_fifo_wrap1__parameterized6_112                                                        |      61|
|168   |              \entires_gt0.u_nx_fifo               |nx_fifo_115                                                                              |      59|
|169   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_116                                                                         |      53|
|170   |            u_cr_fifo_wrap1_uobf                   |cr_fifo_wrap1__parameterized7                                                            |     113|
|171   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_113                                                              |     111|
|172   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_114                                                                         |     103|
|173   |      u_crc16t                                     |cr_crc16t                                                                                |      32|
|174   |      u_crc64e                                     |cr_crc__parameterized1                                                                   |     281|
|175   |      u_xp10crc64                                  |cr_crc                                                                                   |     279|
|176   |    u_cr_crcgc_regfile                             |cr_crcgc_regfile                                                                         |     566|
|177   |      u_cr_crcgc_regs                              |cr_crcgc_regs                                                                            |     508|
|178   |        u_cr_crcgc_regs_flops                      |cr_crcgc_regs_flops                                                                      |     384|
|179   |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized0                                                             |       4|
|180   |  u_cr_isf                                         |cr_isf                                                                                   |    8911|
|181   |    u_cr_isf_core                                  |cr_isf_core                                                                              |    6280|
|182   |      u_cr_isf_support                             |cr_isf_support                                                                           |     351|
|183   |      u_cr_isf_tlv_mods                            |cr_isf_tlv_mods                                                                          |    4358|
|184   |        u_cr_isf_tlvp                              |cr_tlvp_axi_out_top                                                                      |    3243|
|185   |          u_cr_axi4s_mstr                          |cr_axi4s_mstr_99                                                                         |     137|
|186   |            u_axi_channel_reg_slice                |axi_channel_reg_slice_109                                                                |      53|
|187   |          u_cr_tlvp                                |cr_tlvp                                                                                  |    3106|
|188   |            u_cr_tlvp_dsm                          |cr_tlvp_dsm                                                                              |    1509|
|189   |              u_cr_fifo_wrap1_usr_ib               |cr_fifo_wrap1__parameterized1_104                                                        |     775|
|190   |                \entires_gt0.u_nx_fifo             |nx_fifo__parameterized0_107                                                              |     774|
|191   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl__parameterized0_108                                                         |     766|
|192   |              u_cr_tlvp_id                         |cr_tlvp_id_105                                                                           |     600|
|193   |              u_cr_tlvp_spl                        |cr_tlvp_spl_106                                                                          |     134|
|194   |            u_cr_tlvp_rsm                          |cr_tlvp_rsm                                                                              |    1597|
|195   |              u_cr_fifo_wrap1_tob                  |cr_fifo_wrap1__parameterized2                                                            |      56|
|196   |                \entires_gt0.u_nx_fifo             |nx_fifo_102                                                                              |      55|
|197   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl_103                                                                         |      49|
|198   |              u_cr_fifo_wrap1_uobf                 |cr_fifo_wrap1__parameterized3                                                            |    1238|
|199   |                \entires_gt0.u_nx_fifo             |nx_fifo__parameterized0_100                                                              |    1238|
|200   |                  \depth_n.fifo_ctrl               |nx_fifo_ctrl__parameterized0_101                                                         |     808|
|201   |      u_isf_axi4s_slv                              |cr_axi4s_slv2                                                                            |     165|
|202   |        u_cr_fifo_wrap1                            |cr_fifo_wrap3                                                                            |      81|
|203   |          \entires_gt0.u_nx_fifo                   |nx_fifo_97                                                                               |      79|
|204   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_98                                                                          |      72|
|205   |      u_isf_dbg_fifo                               |nx_fifo_1r1w_indirect_access_debug                                                       |    1242|
|206   |        u_nx_fifo_1r1w_indirect_access_debug_cntrl |nx_fifo_1r1w_indirect_access_debug_cntrl                                                 |    1133|
|207   |          u_cntrl                                  |nx_indirect_access_cntrl_v3                                                              |     528|
|208   |          u_ram                                    |nx_ram_1r1w                                                                              |     605|
|209   |      u_isf_pre_tlvp_fifo                          |cr_fifo_wrap1_94                                                                         |     164|
|210   |        \entires_gt0.u_nx_fifo                     |nx_fifo_95                                                                               |     163|
|211   |          \depth_n.fifo_ctrl                       |nx_fifo_ctrl_96                                                                          |     157|
|212   |    u_cr_isf_regfile                               |cr_isf_regfile                                                                           |    2631|
|213   |      u_cr_isf_regs                                |cr_isf_regs                                                                              |    2152|
|214   |        u_cr_isf_regs_flops                        |cr_isf_regs_flops                                                                        |    1955|
|215   |      u_ib_agg_data_bytes_cntr                     |nx_event_counter_array_wide                                                              |     131|
|216   |      u_nx_rbus_ring                               |nx_rbus_ring_93                                                                          |     346|
|217   |  u_cr_osf                                         |cr_osf                                                                                   |    5784|
|218   |    u_cr_osf_core                                  |cr_osf_core                                                                              |    3781|
|219   |      u_cr_osf_ctl                                 |cr_osf_ctl                                                                               |      13|
|220   |      u_cr_osf_dbg2fifo_ctl                        |cr_osf_dbg2fifo_ctl                                                                      |       4|
|221   |      u_cr_osf_latency                             |cr_osf_latency                                                                           |      89|
|222   |      u_cr_osf_support                             |cr_osf_support                                                                           |      31|
|223   |      u_cr_osf_tlvp                                |cr_tlvp_axi_in_top                                                                       |    1430|
|224   |        u_cr_axi4s_slv                             |cr_axi4s_slv__parameterized2                                                             |     130|
|225   |          u_cr_fifo_wrap1                          |cr_fifo_wrap1__parameterized12                                                           |     128|
|226   |            \entires_gt0.u_nx_fifo                 |nx_fifo__parameterized23                                                                 |     127|
|227   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized0_92                                                          |     121|
|228   |        u_cr_tlvp                                  |cr_tlvp__parameterized3                                                                  |    1300|
|229   |          u_cr_tlvp_dsm                            |cr_tlvp_dsm__parameterized2                                                              |     845|
|230   |            u_cr_fifo_wrap1_pt                     |cr_fifo_wrap1__parameterized1                                                            |      62|
|231   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized0_90                                                               |      61|
|232   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl__parameterized0_91                                                          |      53|
|233   |            u_cr_fifo_wrap1_usr_ib                 |cr_fifo_wrap1__parameterized1_85                                                         |      25|
|234   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized0_88                                                               |      24|
|235   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl__parameterized0_89                                                          |      24|
|236   |            u_cr_tlvp_id                           |cr_tlvp_id_86                                                                            |     622|
|237   |            u_cr_tlvp_spl                          |cr_tlvp_spl_87                                                                           |     136|
|238   |          u_cr_tlvp_rsm                            |cr_tlvp_rsm__parameterized4                                                              |     455|
|239   |            u_cr_fifo_wrap1_tob                    |cr_fifo_wrap1_82                                                                         |     141|
|240   |              \entires_gt0.u_nx_fifo               |nx_fifo_83                                                                               |     139|
|241   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_84                                                                          |     133|
|242   |      u_osf_axi4s_mstr                             |cr_axi4s_mstr_69                                                                         |     133|
|243   |        u_axi_channel_reg_slice                    |axi_channel_reg_slice_81                                                                 |      50|
|244   |      u_osf_data_fifo                              |cr_fifo_wrap1                                                                            |      65|
|245   |        \entires_gt0.u_nx_fifo                     |nx_fifo_79                                                                               |      64|
|246   |          \depth_n.fifo_ctrl                       |nx_fifo_ctrl_80                                                                          |      56|
|247   |      u_osf_dbg_data_fifo                          |nx_fifo_1r1w_indirect_access_debug__parameterized0                                       |     912|
|248   |        u_nx_fifo_1r1w_indirect_access_debug_cntrl |nx_fifo_1r1w_indirect_access_debug_cntrl__parameterized0                                 |     824|
|249   |          u_cntrl                                  |nx_indirect_access_cntrl_v3__parameterized0                                              |     402|
|250   |          u_ram                                    |nx_ram_1r1w__parameterized3                                                              |     422|
|251   |      u_osf_dbg_pdt_fifo                           |nx_fifo_1r1w_indirect_access_debug__parameterized1                                       |     663|
|252   |        u_nx_fifo_1r1w_indirect_access_debug_cntrl |nx_fifo_1r1w_indirect_access_debug_cntrl__parameterized1                                 |     585|
|253   |          u_cntrl                                  |nx_indirect_access_cntrl_v3__parameterized1                                              |     317|
|254   |          u_ram                                    |nx_ram_1r1w__parameterized4                                                              |     268|
|255   |      u_osf_ob_fifo                                |cr_fifo_wrap1_70                                                                         |      66|
|256   |        \entires_gt0.u_nx_fifo                     |nx_fifo_77                                                                               |      66|
|257   |          \depth_n.fifo_ctrl                       |nx_fifo_ctrl_78                                                                          |      60|
|258   |      u_osf_pdt_fifo                               |cr_fifo_wrap1_71                                                                         |     149|
|259   |        \entires_gt0.u_nx_fifo                     |nx_fifo_75                                                                               |     148|
|260   |          \depth_n.fifo_ctrl                       |nx_fifo_ctrl_76                                                                          |     142|
|261   |      u_pdt_fifo_axi4s_slv                         |cr_axi4s_slv__parameterized3                                                             |     226|
|262   |        u_cr_fifo_wrap1                            |cr_fifo_wrap1_72                                                                         |     142|
|263   |          \entires_gt0.u_nx_fifo                   |nx_fifo_73                                                                               |     140|
|264   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_74                                                                          |     134|
|265   |    u_cr_osf_regfile                               |cr_osf_regfile                                                                           |    1993|
|266   |      u_cr_osf_regs                                |cr_osf_regs                                                                              |    1105|
|267   |        u_cr_osf_regs_flops                        |cr_osf_regs_flops                                                                        |     858|
|268   |      u_nx_rbus_ring                               |nx_rbus_ring_68                                                                          |     265|
|269   |      u_ob_agg_data_bytes_cntr                     |nx_event_counter_array_wide__parameterized0                                              |     295|
|270   |      u_ob_agg_frame_cntr                          |nx_event_counter_array_wide__parameterized1                                              |     326|
|271   |  u_cr_prefix_attach                               |cr_prefix_attach                                                                         |    8856|
|272   |    u_cr_prefix_attach_core                        |cr_prefix_attach_core                                                                    |    4053|
|273   |      \prefix_attach_core.u_cr_prefix_attach_ibp   |cr_prefix_attach_ibp                                                                     |    1173|
|274   |      \prefix_attach_core.u_cr_prefix_attach_pac   |cr_prefix_attach_pac                                                                     |     253|
|275   |      \prefix_attach_core.u_cr_prefix_attach_pmc   |cr_prefix_attach_pmc                                                                     |     392|
|276   |        pmc_phd_base0                              |\u_cr_prefix_attach_core/prefix_attach_core.u_cr_prefix_attach_pmc/pmc_phd_base0_funnel  |       8|
|277   |      \prefix_attach_core.u_cr_prefix_attach_pti   |cr_prefix_attach_pti                                                                     |     320|
|278   |      \prefix_attach_core.u_cr_tlvp_top            |cr_tlvp_top__parameterized0                                                              |    1915|
|279   |        u_cr_axi4s_mstr                            |cr_axi4s_mstr_54                                                                         |     134|
|280   |          u_axi_channel_reg_slice                  |axi_channel_reg_slice_67                                                                 |      51|
|281   |        u_cr_axi4s_slave                           |cr_axi4s_slv__parameterized0                                                             |     234|
|282   |          u_cr_fifo_wrap1                          |cr_fifo_wrap1__parameterized8                                                            |     150|
|283   |            \entires_gt0.u_nx_fifo                 |nx_fifo__parameterized2                                                                  |     149|
|284   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized1_66                                                          |     143|
|285   |        u_cr_tlvp                                  |cr_tlvp__parameterized1                                                                  |    1547|
|286   |          u_cr_tlvp_dsm                            |cr_tlvp_dsm__parameterized0                                                              |     939|
|287   |            u_cr_fifo_wrap1_pt                     |cr_fifo_wrap1__parameterized5                                                            |      70|
|288   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_64                                                               |      69|
|289   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_65                                                                          |      60|
|290   |            u_cr_fifo_wrap1_usr_ib                 |cr_fifo_wrap1__parameterized5_59                                                         |     108|
|291   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_62                                                               |     107|
|292   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_63                                                                          |      99|
|293   |            u_cr_tlvp_id                           |cr_tlvp_id_60                                                                            |     625|
|294   |            u_cr_tlvp_spl                          |cr_tlvp_spl_61                                                                           |     136|
|295   |          u_cr_tlvp_rsm                            |cr_tlvp_rsm__parameterized1                                                              |     608|
|296   |            u_cr_fifo_wrap1_tob                    |cr_fifo_wrap1__parameterized6_55                                                         |      61|
|297   |              \entires_gt0.u_nx_fifo               |nx_fifo_57                                                                               |      59|
|298   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_58                                                                          |      53|
|299   |            u_cr_fifo_wrap1_uobf                   |cr_fifo_wrap1__parameterized9                                                            |     125|
|300   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized3                                                                  |     124|
|301   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl__parameterized1_56                                                          |     116|
|302   |    u_cr_prefix_attach_regfile                     |cr_prefix_attach_regfile                                                                 |    4803|
|303   |      PFDMEM                                       |nx_ram_1rw_indirect_access                                                               |    1792|
|304   |        u_cntrl                                    |nx_indirect_access_cntrl_v2                                                              |     382|
|305   |        u_ram                                      |nx_ram_1rw                                                                               |    1408|
|306   |      PHDMEM                                       |nx_ram_1rw_indirect_access__parameterized0                                               |    1290|
|307   |        u_cntrl                                    |nx_indirect_access_cntrl_v2__parameterized0                                              |     520|
|308   |        u_ram                                      |nx_ram_1rw__parameterized0                                                               |     768|
|309   |      u_cr_prefix_attach_regs                      |cr_prefix_attach_regs                                                                    |     979|
|310   |        u_cr_prefix_attach_regs_flops              |cr_prefix_attach_regs_flops                                                              |     839|
|311   |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized1                                                             |     262|
|312   |  u_cr_su                                          |cr_su                                                                                    |    2996|
|313   |    u_cr_su_core                                   |cr_su_core                                                                               |    2249|
|314   |      u_cr_su_ctl                                  |cr_su_ctl                                                                                |     974|
|315   |      u_su_axi4s_mstr                              |cr_axi4s_mstr_su                                                                         |      16|
|316   |      u_su_in_fifo                                 |nx_fifo_ram_1r1w__parameterized0                                                         |    1195|
|317   |        fifo_ctrl                                  |nx_fifo_ctrl_ram_1r1w__parameterized0                                                    |     931|
|318   |        ram                                        |nx_ram_1r1w__parameterized5                                                              |     264|
|319   |      u_su_out_fifo                                |cr_fifo_wrap1__parameterized13                                                           |      64|
|320   |        \entires_gt0.u_nx_fifo                     |nx_fifo__parameterized24                                                                 |      64|
|321   |          \depth_n.fifo_ctrl                       |nx_fifo_ctrl__parameterized8                                                             |      63|
|322   |    u_cr_su_regfile                                |cr_su_regfile                                                                            |     747|
|323   |      u_agg_su_cntr                                |nx_event_counter_array                                                                   |     103|
|324   |      u_cr_su_regs                                 |cr_su_regs                                                                               |     430|
|325   |        u_cr_su_regs_flops                         |cr_su_regs_flops                                                                         |     109|
|326   |      u_nx_rbus_ring                               |nx_rbus_ring                                                                             |     214|
|327   |  u_cr_xp10_decomp                                 |cr_xp10_decomp                                                                           | 1842996|
|328   |    u_cr_xp10_decomp_regfile                       |cr_xp10_decomp_regfile                                                                   |    8041|
|329   |      bimc_master                                  |bimc_master                                                                              |    1359|
|330   |      u_cr_xp10_decomp_regs                        |cr_xp10_decomp_regs                                                                      |    1995|
|331   |        u_cr_xp10_decomp_regs_flops                |cr_xp10_decomp_regs_flops                                                                |    1718|
|332   |      u_htf_bl_im                                  |nx_interface_monitor__parameterized1                                                     |    1256|
|333   |        u_cntrl                                    |nx_indirect_access_cntrl__parameterized1                                                 |     310|
|334   |        u_nx_credit_manager                        |nx_credit_manager__parameterized0                                                        |     100|
|335   |        u_ram                                      |nx_ram_1rw__parameterized3                                                               |     301|
|336   |        u_sync_fifo                                |sync_fifo_53                                                                             |     520|
|337   |      u_lz77d_im                                   |nx_interface_monitor                                                                     |    1655|
|338   |        u_cntrl                                    |nx_indirect_access_cntrl                                                                 |     397|
|339   |        u_nx_credit_manager                        |nx_credit_manager_51                                                                     |      82|
|340   |        u_ram                                      |nx_ram_1rw__parameterized1                                                               |     192|
|341   |        u_sync_fifo                                |sync_fifo_52                                                                             |     953|
|342   |      u_lz77d_im_pipe                              |nx_interface_monitor_pipe                                                                |      92|
|343   |      u_nx_rbus_ring                               |nx_rbus_ring__parameterized2                                                             |     316|
|344   |      u_xpd_im                                     |nx_interface_monitor__parameterized0                                                     |    1367|
|345   |        u_cntrl                                    |nx_indirect_access_cntrl__parameterized0                                                 |     368|
|346   |        u_nx_credit_manager                        |nx_credit_manager                                                                        |      81|
|347   |        u_ram                                      |nx_ram_1rw__parameterized2                                                               |     130|
|348   |        u_sync_fifo                                |sync_fifo                                                                                |     759|
|349   |    \xp10_decomp_rtl_start.u_cr_xp10_decomp_core   |cr_xp10_decomp_core                                                                      | 1834954|
|350   |      \no_stub.be                                  |cr_xp10_decomp_be                                                                        |    5855|
|351   |        be_fifos                                   |cr_xp10_decomp_be_fifos                                                                  |    5040|
|352   |          frm_chk_inst                             |cr_xp10_decomp_be_frm_chk                                                                |    3779|
|353   |            adler_inst                             |cr_adler                                                                                 |    1148|
|354   |            usr_fifo                               |nx_fifo__parameterized22                                                                 |     203|
|355   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized0_50                                                          |     195|
|356   |          lz_fifo                                  |nx_fifo__parameterized19                                                                 |     358|
|357   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized1_49                                                          |     352|
|358   |          pt_fifo                                  |nx_fifo__parameterized20                                                                 |     225|
|359   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized6                                                             |     197|
|360   |          usr_fifo                                 |nx_fifo__parameterized0                                                                  |      87|
|361   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized0_48                                                          |      76|
|362   |          usr_ftf                                  |nx_fifo__parameterized21                                                                 |     169|
|363   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized7                                                             |     152|
|364   |        tlvp_inst                                  |cr_xp10_decomp_be_tlvp                                                                   |     815|
|365   |          axi_mstr                                 |cr_axi4s_mstr                                                                            |     128|
|366   |            u_axi_channel_reg_slice                |axi_channel_reg_slice                                                                    |      45|
|367   |          rsm_inst                                 |cr_tlvp_rsm__parameterized2                                                              |     653|
|368   |            u_cr_fifo_wrap1_tob                    |cr_fifo_wrap1__parameterized11                                                           |      54|
|369   |              \entires_gt0.u_nx_fifo               |nx_fifo_46                                                                               |      51|
|370   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_47                                                                          |      45|
|371   |            u_cr_fifo_wrap1_uobf                   |cr_fifo_wrap1__parameterized10_43                                                        |     190|
|372   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_44                                                               |     188|
|373   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_45                                                                          |     180|
|374   |      \no_stub.fe                                  |cr_xp10_decomp_fe                                                                        |  197694|
|375   |        bhp_inst                                   |cr_xp10_decomp_fe_bhp                                                                    |    7150|
|376   |          bhp_fifo                                 |nx_fifo__parameterized5_38                                                               |     120|
|377   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized0_42                                                          |     115|
|378   |          dflate_hdr                               |cr_xp10_decomp_fe_bhp_dflate                                                             |    1961|
|379   |          hdrinfo_fifo                             |nx_fifo__parameterized9                                                                  |      99|
|380   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized3_41                                                          |      93|
|381   |          htf_fifo                                 |nx_fifo__parameterized4_39                                                               |     250|
|382   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized0_40                                                          |     181|
|383   |        fhp_inst                                   |cr_xp10_decomp_fe_fhp                                                                    |    2455|
|384   |          bl_fifo                                  |nx_fifo__parameterized4                                                                  |     428|
|385   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized0_37                                                          |     423|
|386   |        lfa_inst                                   |cr_xp10_decomp_fe_lfa                                                                    |  186741|
|387   |          data_inst                                |cr_xp10_decomp_fe_data_aligner                                                           |     999|
|388   |            if_fifo                                |nx_fifo__parameterized5_35                                                               |     745|
|389   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized0_36                                                          |     739|
|390   |          eof_fifo                                 |nx_fifo__parameterized7                                                                  |     457|
|391   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized2_34                                                          |     454|
|392   |          hdr_inst                                 |cr_xp10_decomp_fe_data_aligner_31                                                        |    2869|
|393   |            if_fifo                                |nx_fifo__parameterized5                                                                  |    2626|
|394   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized0_33                                                          |    2621|
|395   |          lfa_inst                                 |cr_xp10_decomp_fe_lfa_fifo                                                               |  178501|
|396   |            lfa_inst                               |nx_ram_2rw                                                                               |  178097|
|397   |          sdd_fifo                                 |nx_fifo__parameterized8                                                                  |     208|
|398   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized0                                                             |     155|
|399   |          sof_fifo                                 |nx_fifo__parameterized6                                                                  |     373|
|400   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized2_32                                                          |     367|
|401   |        tlvp_inst                                  |cr_xp10_decomp_fe_tlvp                                                                   |    1346|
|402   |          axi_in                                   |cr_axi4s_slv__parameterized1                                                             |     225|
|403   |            u_cr_fifo_wrap1                        |cr_fifo_wrap1__parameterized6                                                            |     141|
|404   |              \entires_gt0.u_nx_fifo               |nx_fifo                                                                                  |     140|
|405   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_30                                                                          |     134|
|406   |          tlvp_dsm                                 |cr_tlvp_dsm__parameterized1                                                              |    1121|
|407   |            u_cr_fifo_wrap1_pt                     |cr_fifo_wrap1__parameterized10                                                           |     165|
|408   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1_28                                                               |     164|
|409   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_29                                                                          |     156|
|410   |            u_cr_fifo_wrap1_usr_ib                 |cr_fifo_wrap1__parameterized10_26                                                        |     196|
|411   |              \entires_gt0.u_nx_fifo               |nx_fifo__parameterized1                                                                  |     195|
|412   |                \depth_n.fifo_ctrl                 |nx_fifo_ctrl_27                                                                          |     187|
|413   |            u_cr_tlvp_id                           |cr_tlvp_id                                                                               |     624|
|414   |            u_cr_tlvp_spl                          |cr_tlvp_spl                                                                              |     136|
|415   |      \no_stub.hufd                                |cr_xp10_decomp_hufd                                                                      |  304420|
|416   |        htf                                        |cr_xp10_decomp_htf                                                                       |   32039|
|417   |          u_blt                                    |cr_xp10_decomp_htf_blt__parameterized1                                                   |    7751|
|418   |          u_hdr_fifo                               |cr_xp10_decomp_htf_hdr_fifo                                                              |    2328|
|419   |            u_hdr_fifo                             |nx_fifo_ram_1r1w                                                                         |    1418|
|420   |              fifo_ctrl                            |nx_fifo_ctrl_ram_1r1w                                                                    |     797|
|421   |              ram                                  |nx_ram_1r1w__parameterized1                                                              |     605|
|422   |            u_hdr_unpacker                         |cr_xp10_decomp_unpacker__parameterized0                                                  |     863|
|423   |            u_reg_slice                            |axi_channel_reg_slice__parameterized0_25                                                 |      43|
|424   |          u_histogram                              |cr_xp10_decomp_htf_histogram__parameterized0                                             |     751|
|425   |            u_histogram_array                      |cr_xp10_decomp_htf_array_inc__parameterized1_24                                          |     751|
|426   |          u_predef_buf                             |cr_xp10_decomp_htf_predef_buf                                                            |    1262|
|427   |            prefetch                               |nx_fifo__parameterized10                                                                 |     198|
|428   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized4_23                                                          |     193|
|429   |            u_buf                                  |nx_ram_1r1w__parameterized0                                                              |     399|
|430   |            u_predef_unpacker                      |cr_xp10_decomp_unpacker                                                                  |     526|
|431   |            u_reg_slice                            |axi_channel_reg_slice__parameterized0                                                    |      46|
|432   |          u_symtab_dec                             |cr_xp10_decomp_htf_symtab_dec                                                            |   11459|
|433   |            u_bl_fifo                              |nx_fifo__parameterized11                                                                 |     465|
|434   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized4                                                             |     446|
|435   |            u_bl_unpacker                          |cr_xp10_decomp_unpacker__parameterized1                                                  |     972|
|436   |            u_hdrinfo_reg_slice                    |axi_channel_reg_slice__parameterized1                                                    |     119|
|437   |            u_im_reg_slice                         |axi_channel_reg_slice__parameterized3                                                    |      76|
|438   |            u_small_tables                         |cr_xp10_decomp_htf_small_tables                                                          |    5821|
|439   |              u_bct_writer                         |cr_xp10_decomp_htf_bct_sat_writer                                                        |      59|
|440   |              u_blt                                |cr_xp10_decomp_htf_blt                                                                   |    1129|
|441   |              u_histogram                          |cr_xp10_decomp_htf_histogram                                                             |     137|
|442   |                u_histogram_array                  |cr_xp10_decomp_htf_array_inc__parameterized0                                             |     137|
|443   |              u_smt                                |cr_xp10_decomp_htf_blt__parameterized0                                                   |    3581|
|444   |              u_svt_writer                         |cr_xp10_decomp_htf_svt_writer                                                            |     632|
|445   |                bct_inst                           |cr_xp10_decomp_htf_array_inc                                                             |     390|
|446   |          u_table_writer                           |cr_xp10_decomp_htf_table_writer                                                          |    8488|
|447   |            bct_sat_writer                         |cr_xp10_decomp_htf_bct_sat_writer__parameterized0                                        |    1416|
|448   |            u_ll_slt_writer                        |cr_xp10_decomp_htf_slt_writer__parameterized0                                            |     465|
|449   |              pointer_inst                         |cr_xp10_decomp_htf_array_inc__parameterized2                                             |     407|
|450   |            u_ss_slt_writer                        |cr_xp10_decomp_htf_slt_writer                                                            |     629|
|451   |              pointer_inst                         |cr_xp10_decomp_htf_array_inc__parameterized1                                             |     522|
|452   |        sdd                                        |cr_xp10_decomp_sdd                                                                       |  272381|
|453   |          u_dec_tables                             |cr_xp10_decomp_sdd_dec_tables                                                            |  205950|
|454   |            u_decoder_credit                       |nx_fifo_ctrl__parameterized3_21                                                          |      14|
|455   |            u_htf_credit                           |nx_fifo_ctrl__parameterized3_22                                                          |     310|
|456   |            u_sched_info_fifo                      |nx_fifo__parameterized12                                                                 |      96|
|457   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized2                                                             |      91|
|458   |          u_ld                                     |cr_xp10_decomp_sdd_ld                                                                    |   48948|
|459   |            \reg_slices[1].u_reg_slice             |axi_channel_reg_slice__parameterized5                                                    |   20432|
|460   |            \reg_slices[2].u_reg_slice             |axi_channel_reg_slice__parameterized5_16                                                 |    6333|
|461   |            \reg_slices[3].u_reg_slice             |axi_channel_reg_slice__parameterized6                                                    |    6078|
|462   |            \reg_slices[4].u_reg_slice             |axi_channel_reg_slice__parameterized5_17                                                 |    4040|
|463   |            \reg_slices[5].u_reg_slice             |axi_channel_reg_slice__parameterized5_18                                                 |    2810|
|464   |            \reg_slices[6].u_reg_slice             |axi_channel_reg_slice__parameterized5_19                                                 |    2337|
|465   |            \reg_slices[7].u_reg_slice             |axi_channel_reg_slice__parameterized6_20                                                 |    5680|
|466   |          u_sp                                     |cr_xp10_decomp_sdd_sp                                                                    |    8255|
|467   |            \reg_slices[1].u_reg_slice             |axi_channel_reg_slice__parameterized8                                                    |     174|
|468   |            \reg_slices[2].u_reg_slice             |axi_channel_reg_slice__parameterized8_13                                                 |     556|
|469   |            \reg_slices[3].u_reg_slice             |axi_channel_reg_slice__parameterized8_14                                                 |     422|
|470   |            u_eof_fifo                             |nx_fifo__parameterized13                                                                 |     120|
|471   |              \depth_n.fifo_ctrl                   |nx_fifo_ctrl__parameterized5                                                             |     117|
|472   |            u_outreg                               |axi_channel_reg_slice__parameterized9_15                                                 |     138|
|473   |            u_packer                               |cr_xp10_decomp_unpacker__parameterized3                                                  |    6535|
|474   |          u_ss                                     |cr_xp10_decomp_sdd_ss                                                                    |    7006|
|475   |            u_reg_slice                            |axi_channel_reg_slice__parameterized7                                                    |    5075|
|476   |          u_wf                                     |cr_xp10_decomp_sdd_wf                                                                    |    2222|
|477   |            u_bff                                  |cr_xp10_decomp_unpacker__parameterized2                                                  |    1962|
|478   |            u_reg_slice                            |axi_channel_reg_slice__parameterized4                                                    |     259|
|479   |      \no_stub.lz77                                |cr_xp10_decomp_lz77                                                                      | 1326639|
|480   |        ag_inst                                    |cr_xp10_decomp_lz77_ag                                                                   |     397|
|481   |        bm_inst                                    |cr_xp10_decomp_lz77_bm                                                                   |    7062|
|482   |        do_inst                                    |cr_xp10_decomp_lz77_do                                                                   |     622|
|483   |          hb_fifo                                  |nx_fifo__parameterized16                                                                 |      19|
|484   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized3                                                             |      14|
|485   |          outfifo_even                             |nx_fifo__parameterized17                                                                 |      65|
|486   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_12                                                                          |      60|
|487   |          outfifo_odd                              |nx_fifo__parameterized17_10                                                              |     258|
|488   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_11                                                                          |     253|
|489   |        ep_inst                                    |cr_xp10_decomp_lz77_ep                                                                   |    1268|
|490   |        hb_inst                                    |cr_xp10_decomp_lz77_hb                                                                   |  770566|
|491   |          hb_inst                                  |nx_ram_2rw__parameterized0                                                               |  769408|
|492   |          prefix0                                  |nx_ram_1r1w__parameterized2                                                              |     256|
|493   |          prefix1                                  |nx_ram_1r1w__parameterized2_8                                                            |     256|
|494   |          prefix2                                  |nx_ram_1r1w__parameterized2_9                                                            |     256|
|495   |        if_inst                                    |cr_xp10_decomp_lz77_if                                                                   |    1725|
|496   |          \fifo_loop[0].fifo_inst                  |nx_fifo__parameterized14                                                                 |     219|
|497   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_7                                                                           |      65|
|498   |          \fifo_loop[1].fifo_inst                  |nx_fifo__parameterized14_2                                                               |     368|
|499   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_6                                                                           |     111|
|500   |          \fifo_loop[2].fifo_inst                  |nx_fifo__parameterized14_3                                                               |     259|
|501   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl_5                                                                           |     109|
|502   |          \fifo_loop[3].fifo_inst                  |nx_fifo__parameterized14_4                                                               |     423|
|503   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl                                                                             |     273|
|504   |          if_fifo                                  |nx_fifo__parameterized15                                                                 |     162|
|505   |            \depth_n.fifo_ctrl                     |nx_fifo_ctrl__parameterized1                                                             |     125|
|506   |        pl_inst                                    |cr_xp10_decomp_lz77_pl                                                                   |  544996|
|507   |          data_fifo                                |nx_fifo__parameterized18                                                                 |      22|
|508   |          hdr_fifo                                 |nx_fifo__parameterized18_0                                                               |      18|
|509   |          hold_fifo                                |nx_fifo__parameterized18_1                                                               |      31|
|510   |      \no_stub.mtf                                 |cr_xp10_decomp_mtf                                                                       |     341|
|511   |        u_head_info_reg                            |axi_channel_reg_slice__parameterized10                                                   |     193|
|512   |        u_out_reg                                  |axi_channel_reg_slice__parameterized9                                                    |      54|
|513   |      \no_stub.u_xpd_split                         |axi_channel_split_slice                                                                  |       5|
|514   |        u_hndshk_split                             |axi_hndshk_split                                                                         |       5|
|515   |  u_nx_rbus_apb                                    |nx_rbus_apb                                                                              |     149|
+------+---------------------------------------------------+-----------------------------------------------------------------------------------------+--------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 04:00:53 ; elapsed = 04:06:00 . Memory (MB): peak = 11101.820 ; gain = 10074.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5881 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 04:00:53 ; elapsed = 04:06:18 . Memory (MB): peak = 11101.820 ; gain = 10074.438
Synthesis Optimization Complete : Time (s): cpu = 04:00:53 ; elapsed = 04:06:18 . Memory (MB): peak = 11101.820 ; gain = 10074.438
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:01:06 ; elapsed = 00:01:06 . Memory (MB): peak = 11101.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 189057 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.758 . Memory (MB): peak = 11832.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4074 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 145 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 43 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 194 instances
  RAM16X1S => RAM32X1S (RAMS32): 43 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 574 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 571 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances
  RAM32X1S => RAM32X1S (RAMS32): 43 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 1697 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 43 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 538 instances
  RAM64X1S => RAM64X1S (RAMS64E): 43 instances

Synth Design complete, checksum: 3aae449e
INFO: [Common 17-83] Releasing license: Synthesis
761 Infos, 453 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 04:18:16 ; elapsed = 04:23:52 . Memory (MB): peak = 11832.617 ; gain = 10830.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/guy/xilinx_project/zipline-decomp-vivado/zipline-decomp-vivado.runs/synth_1/cr_cddip.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:07:56 ; elapsed = 00:06:06 . Memory (MB): peak = 11832.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cr_cddip_utilization_synth.rpt -pb cr_cddip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 11832.617 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 23:44:45 2023...
