INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/aqdas riscv/Adder_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLL
INFO: [VRFC 10-311] analyzing module ShiftRight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Downloads/aqdas riscv/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/RISC_V Project/RISC_V Project.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/RISC_V Project/RISC_V Project.srcs/sources_1/new/GPRs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPRs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/RISC_V Project/RISC_V Project.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Adder_Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLL
WARNING: [VRFC 10-2845] overwriting previous definition of module SLL [C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Adder_Subtractor.v:40]
INFO: [VRFC 10-311] analyzing module ShiftRight
WARNING: [VRFC 10-2845] overwriting previous definition of module ShiftRight [C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Adder_Subtractor.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/InstrDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/RISC_V Project/RISC_V Project.srcs/sim_1/new/tb_original.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/RISC_V Project/RISC_V Project.srcs/sim_1/new/test_Risc_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Risc_32_bit
