
centos-preinstalled/vcsmem:     file format elf32-littlearm


Disassembly of section .init:

00010d50 <_init@@Base>:
   10d50:	push	{r3, lr}
   10d54:	bl	11c00 <_start@@Base+0x3c>
   10d58:	pop	{r3, pc}

Disassembly of section .plt:

00010d5c <pthread_mutex_unlock@plt-0x14>:
   10d5c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d60:	ldr	lr, [pc, #4]	; 10d6c <_init@@Base+0x1c>
   10d64:	add	lr, pc, lr
   10d68:	ldr	pc, [lr, #8]!
   10d6c:	muleq	r1, r4, r2

00010d70 <pthread_mutex_unlock@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #73728	; 0x12000
   10d78:	ldr	pc, [ip, #660]!	; 0x294

00010d7c <vcos_log_impl@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #73728	; 0x12000
   10d84:	ldr	pc, [ip, #652]!	; 0x28c

00010d88 <sem_wait@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #73728	; 0x12000
   10d90:	ldr	pc, [ip, #644]!	; 0x284

00010d94 <strtol@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #73728	; 0x12000
   10d9c:	ldr	pc, [ip, #636]!	; 0x27c

00010da0 <sem_post@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #73728	; 0x12000
   10da8:	ldr	pc, [ip, #628]!	; 0x274

00010dac <pthread_mutex_destroy@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #73728	; 0x12000
   10db4:	ldr	pc, [ip, #620]!	; 0x26c

00010db8 <vcsm_init@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #73728	; 0x12000
   10dc0:	ldr	pc, [ip, #612]!	; 0x264

00010dc4 <pthread_mutex_lock@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #73728	; 0x12000
   10dcc:	ldr	pc, [ip, #604]!	; 0x25c

00010dd0 <vcos_init@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #73728	; 0x12000
   10dd8:	ldr	pc, [ip, #596]!	; 0x254

00010ddc <pthread_mutex_init@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #73728	; 0x12000
   10de4:	ldr	pc, [ip, #588]!	; 0x24c

00010de8 <signal@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #73728	; 0x12000
   10df0:	ldr	pc, [ip, #580]!	; 0x244

00010df4 <vcsm_exit@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #73728	; 0x12000
   10dfc:	ldr	pc, [ip, #572]!	; 0x23c

00010e00 <__stack_chk_fail@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #73728	; 0x12000
   10e08:	ldr	pc, [ip, #564]!	; 0x234

00010e0c <strcasecmp@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #73728	; 0x12000
   10e14:	ldr	pc, [ip, #556]!	; 0x22c

00010e18 <vcsm_usr_handle@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #73728	; 0x12000
   10e20:	ldr	pc, [ip, #548]!	; 0x224

00010e24 <sem_getvalue@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #73728	; 0x12000
   10e2c:	ldr	pc, [ip, #540]!	; 0x21c

00010e30 <__libc_start_main@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #73728	; 0x12000
   10e38:	ldr	pc, [ip, #532]!	; 0x214

00010e3c <__gmon_start__@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #73728	; 0x12000
   10e44:	ldr	pc, [ip, #524]!	; 0x20c

00010e48 <exit@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #73728	; 0x12000
   10e50:	ldr	pc, [ip, #516]!	; 0x204

00010e54 <strtoul@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #73728	; 0x12000
   10e5c:	ldr	pc, [ip, #508]!	; 0x1fc

00010e60 <vcsm_vc_hdl_from_hdl@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #73728	; 0x12000
   10e68:	ldr	pc, [ip, #500]!	; 0x1f4

00010e6c <__errno_location@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #73728	; 0x12000
   10e74:	ldr	pc, [ip, #492]!	; 0x1ec

00010e78 <vcsm_malloc@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #73728	; 0x12000
   10e80:	ldr	pc, [ip, #484]!	; 0x1e4

00010e84 <vcos_log_register@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #73728	; 0x12000
   10e8c:	ldr	pc, [ip, #476]!	; 0x1dc

00010e90 <sem_init@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #73728	; 0x12000
   10e98:	ldr	pc, [ip, #468]!	; 0x1d4

00010e9c <memset@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #73728	; 0x12000
   10ea4:	ldr	pc, [ip, #460]!	; 0x1cc

00010ea8 <getopt_long_only@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #73728	; 0x12000
   10eb0:	ldr	pc, [ip, #452]!	; 0x1c4

00010eb4 <vcsm_vc_hdl_from_ptr@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #73728	; 0x12000
   10ebc:	ldr	pc, [ip, #444]!	; 0x1bc

00010ec0 <vcos_pthreads_map_errno@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #73728	; 0x12000
   10ec8:	ldr	pc, [ip, #436]!	; 0x1b4

00010ecc <vcsm_lock@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #73728	; 0x12000
   10ed4:	ldr	pc, [ip, #428]!	; 0x1ac

00010ed8 <sscanf@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #73728	; 0x12000
   10ee0:	ldr	pc, [ip, #420]!	; 0x1a4

00010ee4 <vcsm_free@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #73728	; 0x12000
   10eec:	ldr	pc, [ip, #412]!	; 0x19c

00010ef0 <vcsm_unlock_ptr@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #73728	; 0x12000
   10ef8:	ldr	pc, [ip, #404]!	; 0x194

00010efc <vcsm_status@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #73728	; 0x12000
   10f04:	ldr	pc, [ip, #396]!	; 0x18c

00010f08 <vcsm_unlock_hdl@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #73728	; 0x12000
   10f10:	ldr	pc, [ip, #388]!	; 0x184

00010f14 <vcsm_resize@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #73728	; 0x12000
   10f1c:	ldr	pc, [ip, #380]!	; 0x17c

00010f20 <sem_destroy@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #73728	; 0x12000
   10f28:	ldr	pc, [ip, #372]!	; 0x174

00010f2c <abort@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #73728	; 0x12000
   10f34:	ldr	pc, [ip, #364]!	; 0x16c

Disassembly of section .text:

00010f38 <main@@Base>:
   10f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f3c:	sub	sp, sp, #100	; 0x64
   10f40:	ldr	r5, [pc, #2884]	; 11a8c <main@@Base+0xb54>
   10f44:	mov	r7, r1
   10f48:	ldr	r3, [pc, #2880]	; 11a90 <main@@Base+0xb58>
   10f4c:	mov	r6, r0
   10f50:	add	r5, pc, r5
   10f54:	add	r4, sp, #44	; 0x2c
   10f58:	ldr	r3, [r5, r3]
   10f5c:	ldr	r3, [r3]
   10f60:	str	r3, [sp, #92]	; 0x5c
   10f64:	bl	10dd0 <vcos_init@plt>
   10f68:	ldr	r3, [pc, #2852]	; 11a94 <main@@Base+0xb5c>
   10f6c:	mov	ip, #4
   10f70:	ldr	r0, [pc, #2848]	; 11a98 <main@@Base+0xb60>
   10f74:	add	r3, pc, r3
   10f78:	add	r0, pc, r0
   10f7c:	ldrb	r2, [r3, #12]
   10f80:	mov	r1, r3
   10f84:	str	ip, [r3]
   10f88:	bfc	r2, #0, #1
   10f8c:	strb	r2, [r3, #12]
   10f90:	bl	10e84 <vcos_log_register@plt>
   10f94:	ldr	r3, [pc, #2816]	; 11a9c <main@@Base+0xb64>
   10f98:	add	r3, pc, r3
   10f9c:	ldr	r2, [r3]
   10fa0:	cmp	r2, #0
   10fa4:	beq	11008 <main@@Base+0xd0>
   10fa8:	add	r3, r3, #16
   10fac:	mov	ip, #58	; 0x3a
   10fb0:	mov	r1, r4
   10fb4:	b	10fc4 <main@@Base+0x8c>
   10fb8:	ldr	r2, [r3], #16
   10fbc:	cmp	r2, #0
   10fc0:	beq	1100c <main@@Base+0xd4>
   10fc4:	ldr	r2, [r3, #-8]
   10fc8:	cmp	r2, #0
   10fcc:	bne	10fb8 <main@@Base+0x80>
   10fd0:	ldr	r2, [r3, #-4]
   10fd4:	cmp	r2, #127	; 0x7f
   10fd8:	bgt	10fb8 <main@@Base+0x80>
   10fdc:	ldr	r0, [r3, #-12]
   10fe0:	strb	r2, [r1]
   10fe4:	cmp	r0, #0
   10fe8:	addeq	r1, r1, #1
   10fec:	beq	10fb8 <main@@Base+0x80>
   10ff0:	cmp	r0, #2
   10ff4:	strb	ip, [r1, #1]
   10ff8:	strbeq	ip, [r1, #2]
   10ffc:	addne	r1, r1, #2
   11000:	addeq	r1, r1, #3
   11004:	b	10fb8 <main@@Base+0x80>
   11008:	mov	r1, r4
   1100c:	mov	r2, #5
   11010:	str	r2, [sp, #8]
   11014:	ldr	r2, [pc, #2692]	; 11aa0 <main@@Base+0xb68>
   11018:	mov	r3, #0
   1101c:	mov	r8, r3
   11020:	strb	r3, [r1]
   11024:	add	r2, pc, r2
   11028:	mov	sl, r3
   1102c:	str	r3, [sp, #16]
   11030:	mvn	r3, #0
   11034:	ldr	fp, [pc, #2664]	; 11aa4 <main@@Base+0xb6c>
   11038:	str	r3, [sp, #12]
   1103c:	str	r2, [sp, #20]
   11040:	add	fp, pc, fp
   11044:	ldr	r3, [pc, #2652]	; 11aa8 <main@@Base+0xb70>
   11048:	ldr	r2, [pc, #2652]	; 11aac <main@@Base+0xb74>
   1104c:	add	r3, pc, r3
   11050:	str	r3, [sp, #24]
   11054:	add	r2, pc, r2
   11058:	ldr	r3, [pc, #2640]	; 11ab0 <main@@Base+0xb78>
   1105c:	str	r2, [sp, #28]
   11060:	ldr	r2, [pc, #2636]	; 11ab4 <main@@Base+0xb7c>
   11064:	add	r3, pc, r3
   11068:	str	r3, [sp, #32]
   1106c:	add	r2, pc, r2
   11070:	str	r2, [sp, #36]	; 0x24
   11074:	mov	r9, #0
   11078:	str	r9, [sp]
   1107c:	mov	r0, r6
   11080:	mov	r1, r7
   11084:	mov	r2, r4
   11088:	mov	r3, fp
   1108c:	bl	10ea8 <getopt_long_only@plt>
   11090:	cmn	r0, #1
   11094:	beq	11388 <main@@Base+0x450>
   11098:	cmp	r0, #97	; 0x61
   1109c:	beq	1131c <main@@Base+0x3e4>
   110a0:	ble	1113c <main@@Base+0x204>
   110a4:	cmp	r0, #112	; 0x70
   110a8:	beq	112c8 <main@@Base+0x390>
   110ac:	cmp	r0, #115	; 0x73
   110b0:	bne	1116c <main@@Base+0x234>
   110b4:	ldr	r3, [pc, #2556]	; 11ab8 <main@@Base+0xb80>
   110b8:	add	r9, sp, #60	; 0x3c
   110bc:	ldr	r1, [sp, #20]
   110c0:	mov	r2, r9
   110c4:	ldr	r3, [r5, r3]
   110c8:	ldr	r0, [r3]
   110cc:	str	r3, [sp, #8]
   110d0:	bl	10ed8 <sscanf@plt>
   110d4:	cmp	r0, #1
   110d8:	mov	sl, r0
   110dc:	bne	113e0 <main@@Base+0x4a8>
   110e0:	mov	r0, r9
   110e4:	ldr	r1, [sp, #24]
   110e8:	bl	10e0c <strcasecmp@plt>
   110ec:	cmp	r0, #0
   110f0:	beq	11354 <main@@Base+0x41c>
   110f4:	mov	r0, r9
   110f8:	ldr	r1, [sp, #28]
   110fc:	bl	10e0c <strcasecmp@plt>
   11100:	cmp	r0, #0
   11104:	beq	11364 <main@@Base+0x42c>
   11108:	mov	r0, r9
   1110c:	ldr	r1, [sp, #32]
   11110:	bl	10e0c <strcasecmp@plt>
   11114:	cmp	r0, #0
   11118:	beq	11380 <main@@Base+0x448>
   1111c:	mov	r0, r9
   11120:	ldr	r1, [sp, #36]	; 0x24
   11124:	bl	10e0c <strcasecmp@plt>
   11128:	cmp	r0, #0
   1112c:	bne	11164 <main@@Base+0x22c>
   11130:	mov	r3, #3
   11134:	str	r3, [sp, #8]
   11138:	b	1135c <main@@Base+0x424>
   1113c:	cmp	r0, #0
   11140:	beq	11078 <main@@Base+0x140>
   11144:	cmp	r0, #63	; 0x3f
   11148:	mov	r3, r0
   1114c:	beq	11178 <main@@Base+0x240>
   11150:	ldr	r0, [pc, #2404]	; 11abc <main@@Base+0xb84>
   11154:	add	r0, pc, r0
   11158:	ldr	r2, [r0]
   1115c:	cmp	r2, #3
   11160:	bhi	1136c <main@@Base+0x434>
   11164:	mov	r0, #1
   11168:	bl	10e48 <exit@plt>
   1116c:	cmp	r0, #104	; 0x68
   11170:	mov	r3, r0
   11174:	bne	11150 <main@@Base+0x218>
   11178:	ldr	r4, [pc, #2368]	; 11ac0 <main@@Base+0xb88>
   1117c:	add	r4, pc, r4
   11180:	ldr	r3, [r4]
   11184:	cmp	r3, #3
   11188:	bls	11164 <main@@Base+0x22c>
   1118c:	ldr	r2, [pc, #2352]	; 11ac4 <main@@Base+0xb8c>
   11190:	mov	r0, r4
   11194:	mov	r1, #4
   11198:	add	r2, pc, r2
   1119c:	bl	10d7c <vcos_log_impl@plt>
   111a0:	ldr	r3, [r4]
   111a4:	cmp	r3, #3
   111a8:	bls	11164 <main@@Base+0x22c>
   111ac:	ldr	r2, [pc, #2324]	; 11ac8 <main@@Base+0xb90>
   111b0:	mov	r0, r4
   111b4:	mov	r1, #4
   111b8:	add	r2, pc, r2
   111bc:	bl	10d7c <vcos_log_impl@plt>
   111c0:	ldr	r3, [r4]
   111c4:	cmp	r3, #3
   111c8:	bls	11164 <main@@Base+0x22c>
   111cc:	ldr	r2, [pc, #2296]	; 11acc <main@@Base+0xb94>
   111d0:	mov	r0, r4
   111d4:	mov	r1, #4
   111d8:	add	r2, pc, r2
   111dc:	bl	10d7c <vcos_log_impl@plt>
   111e0:	ldr	r3, [r4]
   111e4:	cmp	r3, #3
   111e8:	bls	11164 <main@@Base+0x22c>
   111ec:	ldr	r2, [pc, #2268]	; 11ad0 <main@@Base+0xb98>
   111f0:	mov	r0, r4
   111f4:	mov	r1, #4
   111f8:	add	r2, pc, r2
   111fc:	bl	10d7c <vcos_log_impl@plt>
   11200:	ldr	r3, [r4]
   11204:	cmp	r3, #3
   11208:	bls	11164 <main@@Base+0x22c>
   1120c:	ldr	r2, [pc, #2240]	; 11ad4 <main@@Base+0xb9c>
   11210:	mov	r0, r4
   11214:	mov	r1, #4
   11218:	add	r2, pc, r2
   1121c:	bl	10d7c <vcos_log_impl@plt>
   11220:	ldr	r3, [r4]
   11224:	cmp	r3, #3
   11228:	bls	11164 <main@@Base+0x22c>
   1122c:	ldr	r2, [pc, #2212]	; 11ad8 <main@@Base+0xba0>
   11230:	mov	r0, r4
   11234:	mov	r1, #4
   11238:	add	r2, pc, r2
   1123c:	bl	10d7c <vcos_log_impl@plt>
   11240:	ldr	r3, [r4]
   11244:	cmp	r3, #3
   11248:	bls	11164 <main@@Base+0x22c>
   1124c:	ldr	r2, [pc, #2184]	; 11adc <main@@Base+0xba4>
   11250:	mov	r0, r4
   11254:	mov	r1, #4
   11258:	add	r2, pc, r2
   1125c:	bl	10d7c <vcos_log_impl@plt>
   11260:	ldr	r3, [r4]
   11264:	cmp	r3, #3
   11268:	bls	11164 <main@@Base+0x22c>
   1126c:	ldr	r2, [pc, #2156]	; 11ae0 <main@@Base+0xba8>
   11270:	mov	r0, r4
   11274:	mov	r1, #4
   11278:	add	r2, pc, r2
   1127c:	bl	10d7c <vcos_log_impl@plt>
   11280:	ldr	r3, [r4]
   11284:	cmp	r3, #3
   11288:	bls	11164 <main@@Base+0x22c>
   1128c:	ldr	r2, [pc, #2128]	; 11ae4 <main@@Base+0xbac>
   11290:	mov	r0, r4
   11294:	mov	r1, #4
   11298:	add	r2, pc, r2
   1129c:	bl	10d7c <vcos_log_impl@plt>
   112a0:	ldr	r3, [r4]
   112a4:	cmp	r3, #3
   112a8:	bls	11164 <main@@Base+0x22c>
   112ac:	ldr	r0, [pc, #2100]	; 11ae8 <main@@Base+0xbb0>
   112b0:	mov	r1, #4
   112b4:	ldr	r2, [pc, #2096]	; 11aec <main@@Base+0xbb4>
   112b8:	add	r0, pc, r0
   112bc:	add	r2, pc, r2
   112c0:	bl	10d7c <vcos_log_impl@plt>
   112c4:	b	11164 <main@@Base+0x22c>
   112c8:	ldr	r3, [pc, #2024]	; 11ab8 <main@@Base+0xb80>
   112cc:	mov	r2, #10
   112d0:	add	r1, sp, #40	; 0x28
   112d4:	ldr	r9, [r5, r3]
   112d8:	ldr	r0, [r9]
   112dc:	bl	10d94 <strtol@plt>
   112e0:	ldr	r2, [r9]
   112e4:	ldr	r3, [sp, #40]	; 0x28
   112e8:	cmp	r3, r2
   112ec:	str	r0, [sp, #12]
   112f0:	bne	11074 <main@@Base+0x13c>
   112f4:	ldr	r0, [pc, #2036]	; 11af0 <main@@Base+0xbb8>
   112f8:	add	r0, pc, r0
   112fc:	ldr	r2, [r0]
   11300:	cmp	r2, #3
   11304:	bls	11164 <main@@Base+0x22c>
   11308:	ldr	r2, [pc, #2020]	; 11af4 <main@@Base+0xbbc>
   1130c:	mov	r1, #4
   11310:	add	r2, pc, r2
   11314:	bl	10d7c <vcos_log_impl@plt>
   11318:	b	11164 <main@@Base+0x22c>
   1131c:	ldr	r3, [pc, #1940]	; 11ab8 <main@@Base+0xb80>
   11320:	mov	r2, #10
   11324:	add	r1, sp, #40	; 0x28
   11328:	ldr	r9, [r5, r3]
   1132c:	ldr	r0, [r9]
   11330:	bl	10e54 <strtoul@plt>
   11334:	ldr	r2, [r9]
   11338:	ldr	r3, [sp, #40]	; 0x28
   1133c:	cmp	r3, r2
   11340:	mov	r8, r0
   11344:	beq	11410 <main@@Base+0x4d8>
   11348:	mov	r3, #1
   1134c:	str	r3, [sp, #16]
   11350:	b	11074 <main@@Base+0x13c>
   11354:	mov	r2, #4
   11358:	str	r2, [sp, #8]
   1135c:	mov	sl, #1
   11360:	b	11074 <main@@Base+0x13c>
   11364:	str	r0, [sp, #8]
   11368:	b	1135c <main@@Base+0x424>
   1136c:	ldr	r2, [pc, #1924]	; 11af8 <main@@Base+0xbc0>
   11370:	mov	r1, #4
   11374:	add	r2, pc, r2
   11378:	bl	10d7c <vcos_log_impl@plt>
   1137c:	b	11178 <main@@Base+0x240>
   11380:	str	sl, [sp, #8]
   11384:	b	1135c <main@@Base+0x424>
   11388:	ldr	r3, [pc, #1900]	; 11afc <main@@Base+0xbc4>
   1138c:	ldr	r3, [r5, r3]
   11390:	ldr	r3, [r3]
   11394:	cmp	r3, #1
   11398:	rsb	r6, r3, r6
   1139c:	beq	113d4 <main@@Base+0x49c>
   113a0:	cmp	r6, #0
   113a4:	ble	11438 <main@@Base+0x500>
   113a8:	ldr	r0, [pc, #1872]	; 11b00 <main@@Base+0xbc8>
   113ac:	add	r0, pc, r0
   113b0:	ldr	r2, [r0]
   113b4:	cmp	r2, #3
   113b8:	bls	11164 <main@@Base+0x22c>
   113bc:	ldr	r2, [pc, #1856]	; 11b04 <main@@Base+0xbcc>
   113c0:	mov	r1, #4
   113c4:	ldr	r3, [r7, r3, lsl #2]
   113c8:	add	r2, pc, r2
   113cc:	bl	10d7c <vcos_log_impl@plt>
   113d0:	b	11178 <main@@Base+0x240>
   113d4:	cmp	r6, #0
   113d8:	ble	11178 <main@@Base+0x240>
   113dc:	b	113a8 <main@@Base+0x470>
   113e0:	ldr	r0, [pc, #1824]	; 11b08 <main@@Base+0xbd0>
   113e4:	add	r0, pc, r0
   113e8:	ldr	r3, [r0]
   113ec:	cmp	r3, #3
   113f0:	bls	11164 <main@@Base+0x22c>
   113f4:	ldr	r2, [sp, #8]
   113f8:	mov	r1, #4
   113fc:	ldr	r3, [r2]
   11400:	ldr	r2, [pc, #1796]	; 11b0c <main@@Base+0xbd4>
   11404:	add	r2, pc, r2
   11408:	bl	10d7c <vcos_log_impl@plt>
   1140c:	b	11164 <main@@Base+0x22c>
   11410:	ldr	r0, [pc, #1784]	; 11b10 <main@@Base+0xbd8>
   11414:	add	r0, pc, r0
   11418:	ldr	r2, [r0]
   1141c:	cmp	r2, #3
   11420:	bls	11164 <main@@Base+0x22c>
   11424:	ldr	r2, [pc, #1768]	; 11b14 <main@@Base+0xbdc>
   11428:	mov	r1, #4
   1142c:	add	r2, pc, r2
   11430:	bl	10d7c <vcos_log_impl@plt>
   11434:	b	11164 <main@@Base+0x22c>
   11438:	bl	10db8 <vcsm_init@plt>
   1143c:	cmn	r0, #1
   11440:	beq	1146c <main@@Base+0x534>
   11444:	ldr	r3, [sp, #16]
   11448:	cmp	r3, #1
   1144c:	beq	11494 <main@@Base+0x55c>
   11450:	cmp	sl, #1
   11454:	beq	11688 <main@@Base+0x750>
   11458:	ldr	r2, [sp, #16]
   1145c:	cmp	r2, #1
   11460:	beq	11598 <main@@Base+0x660>
   11464:	bl	10df4 <vcsm_exit@plt>
   11468:	b	11164 <main@@Base+0x22c>
   1146c:	ldr	r0, [pc, #1700]	; 11b18 <main@@Base+0xbe0>
   11470:	add	r0, pc, r0
   11474:	ldr	r3, [r0]
   11478:	cmp	r3, #3
   1147c:	bls	11164 <main@@Base+0x22c>
   11480:	ldr	r2, [pc, #1684]	; 11b1c <main@@Base+0xbe4>
   11484:	mov	r1, #4
   11488:	add	r2, pc, r2
   1148c:	bl	10d7c <vcos_log_impl@plt>
   11490:	b	11164 <main@@Base+0x22c>
   11494:	ldr	r0, [pc, #1668]	; 11b20 <main@@Base+0xbe8>
   11498:	add	r0, pc, r0
   1149c:	ldr	r3, [r0]
   114a0:	cmp	r3, #3
   114a4:	bhi	11a74 <main@@Base+0xb3c>
   114a8:	ldr	r1, [pc, #1652]	; 11b24 <main@@Base+0xbec>
   114ac:	mov	r0, r8
   114b0:	ldr	r4, [pc, #1648]	; 11b28 <main@@Base+0xbf0>
   114b4:	add	r1, pc, r1
   114b8:	bl	10e78 <vcsm_malloc@plt>
   114bc:	add	r4, pc, r4
   114c0:	ldr	r3, [r4]
   114c4:	cmp	r3, #3
   114c8:	mov	r6, r0
   114cc:	bhi	11a50 <main@@Base+0xb18>
   114d0:	mov	r0, r8
   114d4:	mov	r1, #0
   114d8:	bl	10e78 <vcsm_malloc@plt>
   114dc:	mov	r5, r0
   114e0:	ldr	r0, [pc, #1604]	; 11b2c <main@@Base+0xbf4>
   114e4:	add	r0, pc, r0
   114e8:	ldr	r3, [r0]
   114ec:	cmp	r3, #3
   114f0:	bhi	11a38 <main@@Base+0xb00>
   114f4:	mov	r0, r5
   114f8:	ldr	r4, [pc, #1584]	; 11b30 <main@@Base+0xbf8>
   114fc:	bl	10ecc <vcsm_lock@plt>
   11500:	add	r4, pc, r4
   11504:	ldr	r2, [r4]
   11508:	cmp	r2, #3
   1150c:	mov	r3, r0
   11510:	bhi	119f4 <main@@Base+0xabc>
   11514:	cmp	r6, #0
   11518:	bne	11850 <main@@Base+0x918>
   1151c:	lsl	r8, r8, #1
   11520:	mov	r0, r6
   11524:	mov	r1, r8
   11528:	bl	10f14 <vcsm_resize@plt>
   1152c:	mov	r4, r0
   11530:	ldr	r0, [pc, #1532]	; 11b34 <main@@Base+0xbfc>
   11534:	add	r0, pc, r0
   11538:	ldr	r3, [r0]
   1153c:	cmp	r3, #3
   11540:	bhi	11838 <main@@Base+0x900>
   11544:	cmp	r4, #0
   11548:	beq	11760 <main@@Base+0x828>
   1154c:	mov	r0, r5
   11550:	ldr	r4, [pc, #1504]	; 11b38 <main@@Base+0xc00>
   11554:	bl	10ecc <vcsm_lock@plt>
   11558:	add	r4, pc, r4
   1155c:	ldr	r2, [r4]
   11560:	cmp	r2, #3
   11564:	mov	r3, r0
   11568:	bhi	1171c <main@@Base+0x7e4>
   1156c:	mov	r0, r5
   11570:	bl	10ecc <vcsm_lock@plt>
   11574:	mov	r3, r0
   11578:	ldr	r0, [pc, #1468]	; 11b3c <main@@Base+0xc04>
   1157c:	add	r0, pc, r0
   11580:	ldr	r1, [r0]
   11584:	cmp	r1, #3
   11588:	bhi	116ac <main@@Base+0x774>
   1158c:	mov	r0, r5
   11590:	bl	10ee4 <vcsm_free@plt>
   11594:	b	11450 <main@@Base+0x518>
   11598:	ldr	r3, [pc, #1440]	; 11b40 <main@@Base+0xc08>
   1159c:	mov	r1, #0
   115a0:	mov	r2, r1
   115a4:	add	r3, pc, r3
   115a8:	add	r4, r3, #48	; 0x30
   115ac:	add	r5, r3, #24
   115b0:	mov	r0, r4
   115b4:	bl	10e90 <sem_init@plt>
   115b8:	subs	r1, r0, #0
   115bc:	bne	11678 <main@@Base+0x740>
   115c0:	mov	r0, r5
   115c4:	bl	10ddc <pthread_mutex_init@plt>
   115c8:	cmp	r0, #0
   115cc:	bne	1163c <main@@Base+0x704>
   115d0:	ldr	r4, [pc, #1388]	; 11b44 <main@@Base+0xc0c>
   115d4:	mov	r0, #2
   115d8:	add	r4, pc, r4
   115dc:	mov	r1, r4
   115e0:	bl	10de8 <signal@plt>
   115e4:	mov	r1, r4
   115e8:	mov	r0, #15
   115ec:	bl	10de8 <signal@plt>
   115f0:	ldr	r4, [pc, #1360]	; 11b48 <main@@Base+0xc10>
   115f4:	add	r4, pc, r4
   115f8:	add	r4, r4, #48	; 0x30
   115fc:	mov	r0, r4
   11600:	bl	10d88 <sem_wait@plt>
   11604:	cmn	r0, #1
   11608:	bne	1161c <main@@Base+0x6e4>
   1160c:	bl	10e6c <__errno_location@plt>
   11610:	ldr	r3, [r0]
   11614:	cmp	r3, #4
   11618:	beq	115fc <main@@Base+0x6c4>
   1161c:	ldr	r0, [pc, #1320]	; 11b4c <main@@Base+0xc14>
   11620:	add	r0, pc, r0
   11624:	add	r4, r0, #24
   11628:	add	r0, r0, #48	; 0x30
   1162c:	bl	10f20 <sem_destroy@plt>
   11630:	mov	r0, r4
   11634:	bl	10dac <pthread_mutex_destroy@plt>
   11638:	b	11464 <main@@Base+0x52c>
   1163c:	bl	10ec0 <vcos_pthreads_map_errno@plt>
   11640:	cmp	r0, #0
   11644:	beq	115d0 <main@@Base+0x698>
   11648:	mov	r0, r4
   1164c:	bl	10f20 <sem_destroy@plt>
   11650:	ldr	r0, [pc, #1272]	; 11b50 <main@@Base+0xc18>
   11654:	add	r0, pc, r0
   11658:	ldr	r3, [r0]
   1165c:	cmp	r3, #3
   11660:	bls	115f0 <main@@Base+0x6b8>
   11664:	ldr	r2, [pc, #1256]	; 11b54 <main@@Base+0xc1c>
   11668:	mov	r1, #4
   1166c:	add	r2, pc, r2
   11670:	bl	10d7c <vcos_log_impl@plt>
   11674:	b	115f0 <main@@Base+0x6b8>
   11678:	bl	10ec0 <vcos_pthreads_map_errno@plt>
   1167c:	cmp	r0, #0
   11680:	bne	11650 <main@@Base+0x718>
   11684:	b	115d0 <main@@Base+0x698>
   11688:	ldr	r2, [sp, #8]
   1168c:	cmp	r2, #4
   11690:	addls	pc, pc, r2, lsl #2
   11694:	b	11458 <main@@Base+0x520>
   11698:	b	1170c <main@@Base+0x7d4>
   1169c:	b	116ec <main@@Base+0x7b4>
   116a0:	b	11458 <main@@Base+0x520>
   116a4:	b	116dc <main@@Base+0x7a4>
   116a8:	b	116c0 <main@@Base+0x788>
   116ac:	ldr	r2, [pc, #1188]	; 11b58 <main@@Base+0xc20>
   116b0:	mov	r1, #4
   116b4:	add	r2, pc, r2
   116b8:	bl	10d7c <vcos_log_impl@plt>
   116bc:	b	1158c <main@@Base+0x654>
   116c0:	mov	r0, #0
   116c4:	mvn	r1, #0
   116c8:	bl	10efc <vcsm_status@plt>
   116cc:	mov	r0, #1
   116d0:	mvn	r1, #0
   116d4:	bl	10efc <vcsm_status@plt>
   116d8:	b	11458 <main@@Base+0x520>
   116dc:	ldr	r1, [sp, #12]
   116e0:	mov	r0, #3
   116e4:	bl	10efc <vcsm_status@plt>
   116e8:	b	11458 <main@@Base+0x520>
   116ec:	ldr	r3, [sp, #12]
   116f0:	cmn	r3, #1
   116f4:	movne	r1, r3
   116f8:	movne	r0, #2
   116fc:	ldreq	r1, [sp, #12]
   11700:	moveq	r0, #1
   11704:	bl	10efc <vcsm_status@plt>
   11708:	b	11458 <main@@Base+0x520>
   1170c:	mov	r0, #0
   11710:	mvn	r1, #0
   11714:	bl	10efc <vcsm_status@plt>
   11718:	b	11458 <main@@Base+0x520>
   1171c:	ldr	r2, [pc, #1080]	; 11b5c <main@@Base+0xc24>
   11720:	mov	r0, r4
   11724:	mov	r1, #4
   11728:	add	r2, pc, r2
   1172c:	bl	10d7c <vcos_log_impl@plt>
   11730:	ldr	r3, [r4]
   11734:	cmp	r3, #3
   11738:	bls	1156c <main@@Base+0x634>
   1173c:	mov	r0, r5
   11740:	bl	10f08 <vcsm_unlock_hdl@plt>
   11744:	ldr	r2, [pc, #1044]	; 11b60 <main@@Base+0xc28>
   11748:	mov	r1, #4
   1174c:	add	r2, pc, r2
   11750:	mov	r3, r0
   11754:	mov	r0, r4
   11758:	bl	10d7c <vcos_log_impl@plt>
   1175c:	b	1156c <main@@Base+0x634>
   11760:	mov	r0, r6
   11764:	bl	10ecc <vcsm_lock@plt>
   11768:	mov	r4, r0
   1176c:	ldr	r0, [pc, #1008]	; 11b64 <main@@Base+0xc2c>
   11770:	add	r0, pc, r0
   11774:	ldr	r3, [r0]
   11778:	cmp	r3, #3
   1177c:	bls	11794 <main@@Base+0x85c>
   11780:	ldr	r2, [pc, #992]	; 11b68 <main@@Base+0xc30>
   11784:	mov	r1, #4
   11788:	mov	r3, r4
   1178c:	add	r2, pc, r2
   11790:	bl	10d7c <vcos_log_impl@plt>
   11794:	cmp	r4, #0
   11798:	beq	1154c <main@@Base+0x614>
   1179c:	mov	r2, r8
   117a0:	mov	r1, #0
   117a4:	mov	r0, r4
   117a8:	ldr	r6, [pc, #956]	; 11b6c <main@@Base+0xc34>
   117ac:	bl	10e9c <memset@plt>
   117b0:	ldr	ip, [pc, #952]	; 11b70 <main@@Base+0xc38>
   117b4:	add	r6, pc, r6
   117b8:	add	ip, pc, ip
   117bc:	ldm	ip!, {r0, r1, r2, r3}
   117c0:	str	r0, [r4]
   117c4:	str	r1, [r4, #4]
   117c8:	str	r2, [r4, #8]
   117cc:	str	r3, [r4, #12]
   117d0:	ldm	ip!, {r0, r1, r2, r3}
   117d4:	ldr	ip, [r6]
   117d8:	cmp	ip, #3
   117dc:	str	r0, [r4, #16]
   117e0:	str	r1, [r4, #20]
   117e4:	str	r2, [r4, #24]
   117e8:	str	r3, [r4, #28]
   117ec:	bls	1154c <main@@Base+0x614>
   117f0:	ldr	r2, [pc, #892]	; 11b74 <main@@Base+0xc3c>
   117f4:	mov	r3, r4
   117f8:	mov	r0, r6
   117fc:	mov	r1, #4
   11800:	add	r2, pc, r2
   11804:	bl	10d7c <vcos_log_impl@plt>
   11808:	ldr	r3, [r6]
   1180c:	cmp	r3, #3
   11810:	bls	1154c <main@@Base+0x614>
   11814:	mov	r0, r4
   11818:	bl	10ef0 <vcsm_unlock_ptr@plt>
   1181c:	ldr	r2, [pc, #852]	; 11b78 <main@@Base+0xc40>
   11820:	mov	r1, #4
   11824:	add	r2, pc, r2
   11828:	mov	r3, r0
   1182c:	mov	r0, r6
   11830:	bl	10d7c <vcos_log_impl@plt>
   11834:	b	1154c <main@@Base+0x614>
   11838:	ldr	r2, [pc, #828]	; 11b7c <main@@Base+0xc44>
   1183c:	mov	r1, #4
   11840:	mov	r3, r4
   11844:	add	r2, pc, r2
   11848:	bl	10d7c <vcos_log_impl@plt>
   1184c:	b	11544 <main@@Base+0x60c>
   11850:	mov	r0, r6
   11854:	bl	10ecc <vcsm_lock@plt>
   11858:	mov	r7, r0
   1185c:	ldr	r0, [pc, #796]	; 11b80 <main@@Base+0xc48>
   11860:	add	r0, pc, r0
   11864:	ldr	r3, [r0]
   11868:	cmp	r3, #3
   1186c:	bls	11884 <main@@Base+0x94c>
   11870:	ldr	r2, [pc, #780]	; 11b84 <main@@Base+0xc4c>
   11874:	mov	r1, #4
   11878:	mov	r3, r7
   1187c:	add	r2, pc, r2
   11880:	bl	10d7c <vcos_log_impl@plt>
   11884:	cmp	r7, #0
   11888:	beq	118e0 <main@@Base+0x9a8>
   1188c:	mov	r1, #0
   11890:	mov	r2, r8
   11894:	mov	r0, r7
   11898:	ldr	r4, [pc, #744]	; 11b88 <main@@Base+0xc50>
   1189c:	bl	10e9c <memset@plt>
   118a0:	ldr	ip, [pc, #740]	; 11b8c <main@@Base+0xc54>
   118a4:	add	r4, pc, r4
   118a8:	add	ip, pc, ip
   118ac:	ldm	ip!, {r0, r1, r2, r3}
   118b0:	str	r0, [r7]
   118b4:	str	r1, [r7, #4]
   118b8:	str	r2, [r7, #8]
   118bc:	str	r3, [r7, #12]
   118c0:	ldm	ip!, {r0, r1, r2, r3}
   118c4:	ldr	ip, [r4]
   118c8:	cmp	ip, #3
   118cc:	str	r0, [r7, #16]
   118d0:	str	r1, [r7, #20]
   118d4:	str	r2, [r7, #24]
   118d8:	str	r3, [r7, #28]
   118dc:	bhi	11954 <main@@Base+0xa1c>
   118e0:	mov	r0, r6
   118e4:	bl	10ecc <vcsm_lock@plt>
   118e8:	mov	r4, r0
   118ec:	ldr	r0, [pc, #668]	; 11b90 <main@@Base+0xc58>
   118f0:	add	r0, pc, r0
   118f4:	ldr	r3, [r0]
   118f8:	cmp	r3, #3
   118fc:	bls	11914 <main@@Base+0x9dc>
   11900:	ldr	r2, [pc, #652]	; 11b94 <main@@Base+0xc5c>
   11904:	mov	r1, #4
   11908:	mov	r3, r4
   1190c:	add	r2, pc, r2
   11910:	bl	10d7c <vcos_log_impl@plt>
   11914:	cmp	r4, #0
   11918:	beq	1151c <main@@Base+0x5e4>
   1191c:	ldr	r4, [pc, #628]	; 11b98 <main@@Base+0xc60>
   11920:	add	r4, pc, r4
   11924:	ldr	r3, [r4]
   11928:	cmp	r3, #3
   1192c:	bls	1151c <main@@Base+0x5e4>
   11930:	mov	r0, r6
   11934:	bl	10f08 <vcsm_unlock_hdl@plt>
   11938:	ldr	r2, [pc, #604]	; 11b9c <main@@Base+0xc64>
   1193c:	mov	r1, #4
   11940:	add	r2, pc, r2
   11944:	mov	r3, r0
   11948:	mov	r0, r4
   1194c:	bl	10d7c <vcos_log_impl@plt>
   11950:	b	1151c <main@@Base+0x5e4>
   11954:	ldr	r2, [pc, #580]	; 11ba0 <main@@Base+0xc68>
   11958:	mov	r3, r7
   1195c:	mov	r0, r4
   11960:	mov	r1, #4
   11964:	add	r2, pc, r2
   11968:	bl	10d7c <vcos_log_impl@plt>
   1196c:	ldr	r3, [r4]
   11970:	cmp	r3, #3
   11974:	bls	118e0 <main@@Base+0x9a8>
   11978:	mov	r0, r7
   1197c:	bl	10eb4 <vcsm_vc_hdl_from_ptr@plt>
   11980:	ldr	r2, [pc, #540]	; 11ba4 <main@@Base+0xc6c>
   11984:	mov	r1, #4
   11988:	add	r2, pc, r2
   1198c:	mov	r3, r0
   11990:	mov	r0, r4
   11994:	bl	10d7c <vcos_log_impl@plt>
   11998:	ldr	r3, [r4]
   1199c:	cmp	r3, #3
   119a0:	bls	118e0 <main@@Base+0x9a8>
   119a4:	mov	r0, r7
   119a8:	bl	10e18 <vcsm_usr_handle@plt>
   119ac:	ldr	r2, [pc, #500]	; 11ba8 <main@@Base+0xc70>
   119b0:	mov	r1, #4
   119b4:	add	r2, pc, r2
   119b8:	mov	r3, r0
   119bc:	mov	r0, r4
   119c0:	bl	10d7c <vcos_log_impl@plt>
   119c4:	ldr	r3, [r4]
   119c8:	cmp	r3, #3
   119cc:	bls	118e0 <main@@Base+0x9a8>
   119d0:	mov	r0, r7
   119d4:	bl	10ef0 <vcsm_unlock_ptr@plt>
   119d8:	ldr	r2, [pc, #460]	; 11bac <main@@Base+0xc74>
   119dc:	mov	r1, #4
   119e0:	add	r2, pc, r2
   119e4:	mov	r3, r0
   119e8:	mov	r0, r4
   119ec:	bl	10d7c <vcos_log_impl@plt>
   119f0:	b	118e0 <main@@Base+0x9a8>
   119f4:	ldr	r2, [pc, #436]	; 11bb0 <main@@Base+0xc78>
   119f8:	mov	r0, r4
   119fc:	mov	r1, #4
   11a00:	add	r2, pc, r2
   11a04:	bl	10d7c <vcos_log_impl@plt>
   11a08:	ldr	r3, [r4]
   11a0c:	cmp	r3, #3
   11a10:	bls	11514 <main@@Base+0x5dc>
   11a14:	mov	r0, r5
   11a18:	bl	10f08 <vcsm_unlock_hdl@plt>
   11a1c:	ldr	r2, [pc, #400]	; 11bb4 <main@@Base+0xc7c>
   11a20:	mov	r1, #4
   11a24:	add	r2, pc, r2
   11a28:	mov	r3, r0
   11a2c:	mov	r0, r4
   11a30:	bl	10d7c <vcos_log_impl@plt>
   11a34:	b	11514 <main@@Base+0x5dc>
   11a38:	ldr	r2, [pc, #376]	; 11bb8 <main@@Base+0xc80>
   11a3c:	mov	r1, #4
   11a40:	mov	r3, r5
   11a44:	add	r2, pc, r2
   11a48:	bl	10d7c <vcos_log_impl@plt>
   11a4c:	b	114f4 <main@@Base+0x5bc>
   11a50:	bl	10e60 <vcsm_vc_hdl_from_hdl@plt>
   11a54:	ldr	r2, [pc, #352]	; 11bbc <main@@Base+0xc84>
   11a58:	mov	r1, #4
   11a5c:	mov	r3, r6
   11a60:	add	r2, pc, r2
   11a64:	str	r0, [sp]
   11a68:	mov	r0, r4
   11a6c:	bl	10d7c <vcos_log_impl@plt>
   11a70:	b	114d0 <main@@Base+0x598>
   11a74:	ldr	r2, [pc, #324]	; 11bc0 <main@@Base+0xc88>
   11a78:	mov	r1, #4
   11a7c:	mov	r3, r8
   11a80:	add	r2, pc, r2
   11a84:	bl	10d7c <vcos_log_impl@plt>
   11a88:	b	114a8 <main@@Base+0x570>
   11a8c:	andeq	r2, r1, r8, lsr #1
   11a90:	andeq	r0, r0, r4, lsr #1
   11a94:			; <UNDEFINED> instruction: 0x000121b0
   11a98:	andeq	r0, r0, ip, asr #29
   11a9c:	andeq	r2, r1, r8, lsr r1
   11aa0:	andeq	r0, r0, r0, asr #28
   11aa4:	muleq	r1, r0, r0
   11aa8:	andeq	r0, r0, r0, lsr #28
   11aac:	andeq	r0, r0, ip, lsl lr
   11ab0:	andeq	r0, r0, r0, lsl lr
   11ab4:	andeq	r0, r0, ip, lsl #28
   11ab8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   11abc:	ldrdeq	r1, [r1], -r0
   11ac0:	andeq	r1, r1, r8, lsr #31
   11ac4:	andeq	r0, r0, ip, ror #30
   11ac8:	andeq	r0, r0, r4, ror #30
   11acc:	andeq	r0, r0, r0, lsl #31
   11ad0:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   11ad4:			; <UNDEFINED> instruction: 0x00000fbc
   11ad8:	ldrdeq	r0, [r0], -ip
   11adc:	strdeq	r0, [r0], -ip
   11ae0:	andeq	r1, r0, r4, lsl r0
   11ae4:	andeq	r1, r0, r4, lsr r0
   11ae8:	andeq	r1, r1, ip, ror #28
   11aec:	andeq	r1, r0, r0, asr r0
   11af0:	andeq	r1, r1, ip, lsr #28
   11af4:	andeq	r0, r0, ip, lsr fp
   11af8:	andeq	r0, r0, ip, lsl #22
   11afc:	andeq	r0, r0, r8, lsr #1
   11b00:	andeq	r1, r1, r8, ror sp
   11b04:	ldrdeq	r0, [r0], -r4
   11b08:	andeq	r1, r1, r0, asr #26
   11b0c:	andeq	r0, r0, r8, asr #20
   11b10:	andeq	r1, r1, r0, lsl sp
   11b14:	andeq	r0, r0, r0, lsr #20
   11b18:			; <UNDEFINED> instruction: 0x00011cb4
   11b1c:	andeq	r0, r0, r4, lsr sl
   11b20:	andeq	r1, r1, ip, lsl #25
   11b24:	andeq	r0, r0, r8, asr sl
   11b28:	andeq	r1, r1, r8, ror #24
   11b2c:	andeq	r1, r1, r0, asr #24
   11b30:	andeq	r1, r1, r4, lsr #24
   11b34:	strdeq	r1, [r1], -r0
   11b38:	andeq	r1, r1, ip, asr #23
   11b3c:	andeq	r1, r1, r8, lsr #23
   11b40:	andeq	r1, r1, r0, lsl #23
   11b44:	andeq	r0, r0, r8, lsl r7
   11b48:	andeq	r1, r1, r0, lsr fp
   11b4c:	andeq	r1, r1, r4, lsl #22
   11b50:	ldrdeq	r1, [r1], -r0
   11b54:	andeq	r0, r0, ip, ror sl
   11b58:			; <UNDEFINED> instruction: 0x000008b0
   11b5c:	andeq	r0, r0, ip, lsr r8
   11b60:	andeq	r0, r0, r0, lsr r8
   11b64:			; <UNDEFINED> instruction: 0x000119b4
   11b68:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11b6c:	andeq	r1, r1, r0, ror r9
   11b70:	strdeq	r1, [r1], -r8
   11b74:	muleq	r0, ip, r8
   11b78:	andeq	r0, r0, r0, lsr #17
   11b7c:	andeq	r0, r0, ip, lsl r8
   11b80:	andeq	r1, r1, r4, asr #17
   11b84:	andeq	r0, r0, ip, lsl r7
   11b88:	andeq	r1, r1, r0, lsl #17
   11b8c:	andeq	r1, r1, r8, lsl #16
   11b90:	andeq	r1, r1, r4, lsr r8
   11b94:	andeq	r0, r0, r0, lsl r7
   11b98:	andeq	r1, r1, r4, lsl #16
   11b9c:	strdeq	r0, [r0], -ip
   11ba0:	andeq	r0, r0, ip, asr #12
   11ba4:	andeq	r0, r0, r4, asr #12
   11ba8:	andeq	r0, r0, r0, lsr r6
   11bac:	andeq	r0, r0, r0, lsr #12
   11bb0:	andeq	r0, r0, r4, ror #10
   11bb4:	andeq	r0, r0, r8, asr r5
   11bb8:	andeq	r0, r0, r0, lsl #10
   11bbc:			; <UNDEFINED> instruction: 0x000004bc
   11bc0:	andeq	r0, r0, ip, asr r4

00011bc4 <_start@@Base>:
   11bc4:	mov	fp, #0
   11bc8:	mov	lr, #0
   11bcc:	pop	{r1}		; (ldr r1, [sp], #4)
   11bd0:	mov	r2, sp
   11bd4:	push	{r2}		; (str r2, [sp, #-4]!)
   11bd8:	push	{r0}		; (str r0, [sp, #-4]!)
   11bdc:	ldr	ip, [pc, #16]	; 11bf4 <_start@@Base+0x30>
   11be0:	push	{ip}		; (str ip, [sp, #-4]!)
   11be4:	ldr	r0, [pc, #12]	; 11bf8 <_start@@Base+0x34>
   11be8:	ldr	r3, [pc, #12]	; 11bfc <_start@@Base+0x38>
   11bec:	bl	10e30 <__libc_start_main@plt>
   11bf0:	bl	10f2c <abort@plt>
   11bf4:	andeq	r1, r1, r4, lsr #28
   11bf8:	andeq	r0, r1, r8, lsr pc
   11bfc:	andeq	r1, r1, r0, asr #27
   11c00:	ldr	r3, [pc, #20]	; 11c1c <_start@@Base+0x58>
   11c04:	ldr	r2, [pc, #20]	; 11c20 <_start@@Base+0x5c>
   11c08:	add	r3, pc, r3
   11c0c:	ldr	r2, [r3, r2]
   11c10:	cmp	r2, #0
   11c14:	bxeq	lr
   11c18:	b	10e3c <__gmon_start__@plt>
   11c1c:	strdeq	r1, [r1], -r0
   11c20:	andeq	r0, r0, ip, lsr #1
   11c24:	push	{r3, lr}
   11c28:	movw	r0, #12584	; 0x3128
   11c2c:	ldr	r3, [pc, #36]	; 11c58 <_start@@Base+0x94>
   11c30:	movt	r0, #2
   11c34:	rsb	r3, r0, r3
   11c38:	cmp	r3, #6
   11c3c:	popls	{r3, pc}
   11c40:	movw	r3, #0
   11c44:	movt	r3, #0
   11c48:	cmp	r3, #0
   11c4c:	popeq	{r3, pc}
   11c50:	blx	r3
   11c54:	pop	{r3, pc}
   11c58:	andeq	r3, r2, fp, lsr #2
   11c5c:	push	{r3, lr}
   11c60:	movw	r0, #12584	; 0x3128
   11c64:	movw	r3, #12584	; 0x3128
   11c68:	movt	r0, #2
   11c6c:	movt	r3, #2
   11c70:	rsb	r3, r0, r3
   11c74:	asr	r3, r3, #2
   11c78:	add	r3, r3, r3, lsr #31
   11c7c:	asrs	r1, r3, #1
   11c80:	popeq	{r3, pc}
   11c84:	movw	r2, #0
   11c88:	movt	r2, #0
   11c8c:	cmp	r2, #0
   11c90:	popeq	{r3, pc}
   11c94:	blx	r2
   11c98:	pop	{r3, pc}
   11c9c:	push	{r4, lr}
   11ca0:	movw	r4, #12584	; 0x3128
   11ca4:	movt	r4, #2
   11ca8:	ldrb	r3, [r4]
   11cac:	cmp	r3, #0
   11cb0:	popne	{r4, pc}
   11cb4:	bl	11c24 <_start@@Base+0x60>
   11cb8:	mov	r3, #1
   11cbc:	strb	r3, [r4]
   11cc0:	pop	{r4, pc}
   11cc4:	movw	r0, #11980	; 0x2ecc
   11cc8:	movt	r0, #2
   11ccc:	push	{r3, lr}
   11cd0:	ldr	r3, [r0]
   11cd4:	cmp	r3, #0
   11cd8:	beq	11cf0 <_start@@Base+0x12c>
   11cdc:	movw	r3, #0
   11ce0:	movt	r3, #0
   11ce4:	cmp	r3, #0
   11ce8:	beq	11cf0 <_start@@Base+0x12c>
   11cec:	blx	r3
   11cf0:	pop	{r3, lr}
   11cf4:	b	11c5c <_start@@Base+0x98>
   11cf8:	ldr	r3, [pc, #168]	; 11da8 <_start@@Base+0x1e4>
   11cfc:	ldr	r2, [pc, #168]	; 11dac <_start@@Base+0x1e8>
   11d00:	add	r3, pc, r3
   11d04:	ldr	r0, [pc, #164]	; 11db0 <_start@@Base+0x1ec>
   11d08:	push	{r4, r5, lr}
   11d0c:	add	r0, pc, r0
   11d10:	ldr	r4, [r3, r2]
   11d14:	sub	sp, sp, #12
   11d18:	ldr	r2, [r0]
   11d1c:	ldr	r3, [r4]
   11d20:	cmp	r2, #3
   11d24:	str	r3, [sp, #4]
   11d28:	bls	11d3c <_start@@Base+0x178>
   11d2c:	ldr	r2, [pc, #128]	; 11db4 <_start@@Base+0x1f0>
   11d30:	mov	r1, #4
   11d34:	add	r2, pc, r2
   11d38:	bl	10d7c <vcos_log_impl@plt>
   11d3c:	ldr	r0, [pc, #116]	; 11db8 <_start@@Base+0x1f4>
   11d40:	add	r0, pc, r0
   11d44:	add	r5, r0, #48	; 0x30
   11d48:	add	r0, r0, #24
   11d4c:	bl	10dc4 <pthread_mutex_lock@plt>
   11d50:	mov	r1, sp
   11d54:	mov	r0, r5
   11d58:	bl	10e24 <sem_getvalue@plt>
   11d5c:	cmp	r0, #0
   11d60:	bne	11d70 <_start@@Base+0x1ac>
   11d64:	ldr	r3, [sp]
   11d68:	cmp	r3, #0
   11d6c:	beq	11d98 <_start@@Base+0x1d4>
   11d70:	ldr	r0, [pc, #68]	; 11dbc <_start@@Base+0x1f8>
   11d74:	add	r0, pc, r0
   11d78:	add	r0, r0, #24
   11d7c:	bl	10d70 <pthread_mutex_unlock@plt>
   11d80:	ldr	r2, [sp, #4]
   11d84:	ldr	r3, [r4]
   11d88:	cmp	r2, r3
   11d8c:	bne	11da4 <_start@@Base+0x1e0>
   11d90:	add	sp, sp, #12
   11d94:	pop	{r4, r5, pc}
   11d98:	mov	r0, r5
   11d9c:	bl	10da0 <sem_post@plt>
   11da0:	b	11d70 <_start@@Base+0x1ac>
   11da4:	bl	10e00 <__stack_chk_fail@plt>
   11da8:	strdeq	r1, [r1], -r8
   11dac:	andeq	r0, r0, r4, lsr #1
   11db0:	andeq	r1, r1, r8, lsl r4
   11db4:	strdeq	r0, [r0], -ip
   11db8:	andeq	r1, r1, r4, ror #7
   11dbc:			; <UNDEFINED> instruction: 0x000113b0

00011dc0 <__libc_csu_init@@Base>:
   11dc0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11dc4:	mov	r7, r0
   11dc8:	ldr	r6, [pc, #76]	; 11e1c <__libc_csu_init@@Base+0x5c>
   11dcc:	mov	r8, r1
   11dd0:	ldr	r5, [pc, #72]	; 11e20 <__libc_csu_init@@Base+0x60>
   11dd4:	mov	r9, r2
   11dd8:	add	r6, pc, r6
   11ddc:	bl	10d50 <_init@@Base>
   11de0:	add	r5, pc, r5
   11de4:	rsb	r6, r5, r6
   11de8:	asrs	r6, r6, #2
   11dec:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   11df0:	sub	r5, r5, #4
   11df4:	mov	r4, #0
   11df8:	add	r4, r4, #1
   11dfc:	ldr	r3, [r5, #4]!
   11e00:	mov	r0, r7
   11e04:	mov	r1, r8
   11e08:	mov	r2, r9
   11e0c:	blx	r3
   11e10:	cmp	r4, r6
   11e14:	bne	11df8 <__libc_csu_init@@Base+0x38>
   11e18:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11e1c:	andeq	r1, r1, r8, ror #1
   11e20:	ldrdeq	r1, [r1], -ip

00011e24 <__libc_csu_fini@@Base>:
   11e24:	bx	lr

Disassembly of section .fini:

00011e28 <_fini@@Base>:
   11e28:	push	{r3, lr}
   11e2c:	pop	{r3, pc}
