\doxysection{srsran\+::pdsch\+\_\+processor\+\_\+lite\+\_\+impl Class Reference}
\hypertarget{classsrsran_1_1pdsch__processor__lite__impl}{}\label{classsrsran_1_1pdsch__processor__lite__impl}\index{srsran::pdsch\_processor\_lite\_impl@{srsran::pdsch\_processor\_lite\_impl}}


Implements a PDSCH processor with low memory footprint codeblock processing.  




{\ttfamily \#include $<$pdsch\+\_\+processor\+\_\+lite\+\_\+impl.\+h$>$}



Inheritance diagram for srsran\+::pdsch\+\_\+processor\+\_\+lite\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=258pt]{df/d4e/classsrsran_1_1pdsch__processor__lite__impl__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for srsran\+::pdsch\+\_\+processor\+\_\+lite\+\_\+impl\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=268pt]{d0/d28/classsrsran_1_1pdsch__processor__lite__impl__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsrsran_1_1pdsch__processor__lite__impl_aede8f3ec45712aafc16f3b274ae237f9}{pdsch\+\_\+processor\+\_\+lite\+\_\+impl}} (std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__segmenter__tx}{ldpc\+\_\+segmenter\+\_\+tx}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{segmenter\+\_\+}}, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__encoder}{ldpc\+\_\+encoder}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{encoder\+\_\+}}, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__rate__matcher}{ldpc\+\_\+rate\+\_\+matcher}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{rate\+\_\+matcher\+\_\+}}, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pseudo__random__generator}{pseudo\+\_\+random\+\_\+generator}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{scrambler\+\_\+}}, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1modulation__mapper}{modulation\+\_\+mapper}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{modulator\+\_\+}}, std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1dmrs__pdsch__processor}{dmrs\+\_\+pdsch\+\_\+processor}} $>$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{dmrs\+\_\+}})
\begin{DoxyCompactList}\small\item\em Creates a concurrent PDSCH processor with all the dependencies. \end{DoxyCompactList}\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} \mbox{\hyperlink{classsrsran_1_1pdsch__processor__lite__impl_afa67eb9aff31265babc514d1b4a46a98}{process}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&mapper, \mbox{\hyperlink{classsrsran_1_1pdsch__processor__notifier}{pdsch\+\_\+processor\+\_\+notifier}} \&notifier, \mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{classuint8__t}{uint8\+\_\+t}} $>$, \mbox{\hyperlink{classsrsran_1_1pdsch__processor_a6c6105b34bc5b25ffb234eddcbfe3f71}{MAX\+\_\+\+NOF\+\_\+\+TRANSPORT\+\_\+\+BLOCKS}} $>$ data, \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1pdsch__processor_1_1pdu__t}{pdu\+\_\+t}} \&pdu) \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{override}}
\begin{DoxyCompactList}\small\item\em Processes a PDSCH transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1pdsch__processor}{srsran\+::pdsch\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{virtual}} {\bfseries \texorpdfstring{$\sim$}{\string~}pdsch\+\_\+processor} ()=\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{default}}
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Additional Inherited Members}
\doxysubsection*{Static Public Attributes inherited from \mbox{\hyperlink{classsrsran_1_1pdsch__processor}{srsran\+::pdsch\+\_\+processor}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{static}} \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{constexpr}} \mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries MAX\+\_\+\+NOF\+\_\+\+TRANSPORT\+\_\+\+BLOCKS} = 2
\begin{DoxyCompactList}\small\item\em Defines the maximum number of codewords that can be encoded in a PDSCH transmission. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Implements a PDSCH processor with low memory footprint codeblock processing. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsrsran_1_1pdsch__processor__lite__impl_aede8f3ec45712aafc16f3b274ae237f9}\label{classsrsran_1_1pdsch__processor__lite__impl_aede8f3ec45712aafc16f3b274ae237f9} 
\index{srsran::pdsch\_processor\_lite\_impl@{srsran::pdsch\_processor\_lite\_impl}!pdsch\_processor\_lite\_impl@{pdsch\_processor\_lite\_impl}}
\index{pdsch\_processor\_lite\_impl@{pdsch\_processor\_lite\_impl}!srsran::pdsch\_processor\_lite\_impl@{srsran::pdsch\_processor\_lite\_impl}}
\doxysubsubsection{\texorpdfstring{pdsch\_processor\_lite\_impl()}{pdsch\_processor\_lite\_impl()}}
{\footnotesize\ttfamily srsran\+::pdsch\+\_\+processor\+\_\+lite\+\_\+impl\+::pdsch\+\_\+processor\+\_\+lite\+\_\+impl (\begin{DoxyParamCaption}\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__segmenter__tx}{ldpc\+\_\+segmenter\+\_\+tx}} $>$}]{segmenter\+\_\+,  }\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__encoder}{ldpc\+\_\+encoder}} $>$}]{encoder\+\_\+,  }\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1ldpc__rate__matcher}{ldpc\+\_\+rate\+\_\+matcher}} $>$}]{rate\+\_\+matcher\+\_\+,  }\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1pseudo__random__generator}{pseudo\+\_\+random\+\_\+generator}} $>$}]{scrambler\+\_\+,  }\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1modulation__mapper}{modulation\+\_\+mapper}} $>$}]{modulator\+\_\+,  }\item[{std\+::unique\+\_\+ptr$<$ \mbox{\hyperlink{classsrsran_1_1dmrs__pdsch__processor}{dmrs\+\_\+pdsch\+\_\+processor}} $>$}]{dmrs\+\_\+ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Creates a concurrent PDSCH processor with all the dependencies. 


\begin{DoxyCode}{0}
\DoxyCodeLine{00111\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :}
\DoxyCodeLine{00112\ \ \ \ \ segmenter(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{segmenter\_}})),}
\DoxyCodeLine{00113\ \ \ \ \ encoder(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{encoder\_}})),}
\DoxyCodeLine{00114\ \ \ \ \ rate\_matcher(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{rate\_matcher\_}})),}
\DoxyCodeLine{00115\ \ \ \ \ scrambler(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{scrambler\_}})),}
\DoxyCodeLine{00116\ \ \ \ \ modulator(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{modulator\_}})),}
\DoxyCodeLine{00117\ \ \ \ \ dmrs(std::move(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{dmrs\_}})),}
\DoxyCodeLine{00118\ \ \ \ \ subprocessor(*segmenter,\ *encoder,\ *rate\_matcher,\ *scrambler,\ *modulator)}
\DoxyCodeLine{00119\ \ \ \{}
\DoxyCodeLine{00120\ \ \ \ \ srsran\_assert(segmenter\ !=\ \textcolor{keyword}{nullptr},\ \textcolor{stringliteral}{"{}Invalid\ segmenter\ pointer."{}});}
\DoxyCodeLine{00121\ \ \ \ \ srsran\_assert(scrambler\ !=\ \textcolor{keyword}{nullptr},\ \textcolor{stringliteral}{"{}Invalid\ scrambler\ pointer."{}});}
\DoxyCodeLine{00122\ \ \ \ \ srsran\_assert(dmrs\ !=\ \textcolor{keyword}{nullptr},\ \textcolor{stringliteral}{"{}Invalid\ dmrs\ pointer."{}});}
\DoxyCodeLine{00123\ \ \ \}}

\end{DoxyCode}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1pdsch__processor__lite__impl_afa67eb9aff31265babc514d1b4a46a98}\label{classsrsran_1_1pdsch__processor__lite__impl_afa67eb9aff31265babc514d1b4a46a98} 
\index{srsran::pdsch\_processor\_lite\_impl@{srsran::pdsch\_processor\_lite\_impl}!process@{process}}
\index{process@{process}!srsran::pdsch\_processor\_lite\_impl@{srsran::pdsch\_processor\_lite\_impl}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{void}} pdsch\+\_\+processor\+\_\+lite\+\_\+impl\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper}{resource\+\_\+grid\+\_\+mapper}} \&}]{mapper,  }\item[{\mbox{\hyperlink{classsrsran_1_1pdsch__processor__notifier}{pdsch\+\_\+processor\+\_\+notifier}} \&}]{notifier,  }\item[{\mbox{\hyperlink{classsrsran_1_1static__vector}{static\+\_\+vector}}$<$ \mbox{\hyperlink{classsrsran_1_1span}{span}}$<$ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{classuint8__t}{uint8\+\_\+t}} $>$, \mbox{\hyperlink{classsrsran_1_1pdsch__processor_a6c6105b34bc5b25ffb234eddcbfe3f71}{MAX\+\_\+\+NOF\+\_\+\+TRANSPORT\+\_\+\+BLOCKS}} $>$}]{data,  }\item[{\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{const}} \mbox{\hyperlink{structsrsran_1_1pdsch__processor_1_1pdu__t}{pdu\+\_\+t}} \&}]{pdu }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Processes a PDSCH transmission. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em mapper} & Resource grid mapper interface. \\
\hline
\mbox{\texttt{ out}}  & {\em notifier} & PDSCH processor notifier. \\
\hline
\mbox{\texttt{ in}}  & {\em data} & The codewords to transmit. \\
\hline
\mbox{\texttt{ in}}  & {\em pdu} & Necessary parameters to process the PDSCH transmission. \\
\hline
\end{DoxyParams}
\begin{DoxyRemark}{Remarks}
The number of transport blocks must be equal to the number of codewords in {\ttfamily pdu}. 

The size of each transport block is determined by {\ttfamily  data\mbox{[}TB index\mbox{]}.size() } 
\end{DoxyRemark}


Implements \mbox{\hyperlink{classsrsran_1_1pdsch__processor_a2717e90debaecd5e8dd5c3f27b1da387}{srsran\+::pdsch\+\_\+processor}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{00178\ \{}
\DoxyCodeLine{00179\ \ \ \mbox{\hyperlink{classsrsran_1_1pdsch__processor__validator__impl_a256b4cf840b7151c03757d9d30b076ad}{pdsch\_processor\_validator\_impl::assert\_pdu}}(pdu);}
\DoxyCodeLine{00180\ }
\DoxyCodeLine{00181\ \ \ \textcolor{comment}{//\ Configure\ new\ transmission.}}
\DoxyCodeLine{00182\ \ \ subprocessor.\mbox{\hyperlink{classsrsran_1_1pdsch__block__processor_a0e819b1d5e93764fd00bb13eb33bb975}{configure\_new\_transmission}}(data[0],\ 0,\ pdu);}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ \ \ \textcolor{comment}{//\ Get\ the\ PRB\ allocation\ mask.}}
\DoxyCodeLine{00185\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{classsrsran_1_1bounded__bitset}{bounded\_bitset<MAX\_RB>}}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{prb\_allocation\_mask}}\ =\ pdu.freq\_alloc.get\_prb\_mask(pdu.bwp\_start\_rb,\ pdu.bwp\_size\_rb);}
\DoxyCodeLine{00186\ }
\DoxyCodeLine{00187\ \ \ \textcolor{comment}{//\ First\ symbol\ used\ in\ this\ transmission.}}
\DoxyCodeLine{00188\ \ \ \textcolor{keywordtype}{unsigned}\ start\_symbol\_index\ =\ pdu.start\_symbol\_index;}
\DoxyCodeLine{00189\ }
\DoxyCodeLine{00190\ \ \ \textcolor{comment}{//\ Calculate\ the\ end\ symbol\ index\ (excluded)\ and\ assert\ it\ does\ not\ exceed\ the\ slot\ boundary.}}
\DoxyCodeLine{00191\ \ \ \textcolor{keywordtype}{unsigned}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{end\_symbol\_index}}\ =\ pdu.start\_symbol\_index\ +\ pdu.nof\_symbols;}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00193\ \ \ srsran\_assert(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{end\_symbol\_index}}\ <=\ MAX\_NSYMB\_PER\_SLOT,}
\DoxyCodeLine{00194\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}The\ time\ allocation\ of\ the\ transmission\ [\{\},\ \{\})\ exceeds\ the\ slot\ boundary."{}},}
\DoxyCodeLine{00195\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ start\_symbol\_index,}
\DoxyCodeLine{00196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{end\_symbol\_index}});}
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00198\ \ \ \textcolor{comment}{//\ PDSCH\ OFDM\ symbol\ mask.}}
\DoxyCodeLine{00199\ \ \ \mbox{\hyperlink{classsrsran_1_1symbol__slot__mask}{symbol\_slot\_mask}}\ symbols;}
\DoxyCodeLine{00200\ \ \ symbols.\mbox{\hyperlink{classsrsran_1_1bounded__bitset_a3807138159ac9d71f10a2514eecbdaab}{fill}}(start\_symbol\_index,\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{end\_symbol\_index}});}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ \ \ \textcolor{comment}{//\ Allocation\ pattern\ for\ the\ mapper.}}
\DoxyCodeLine{00203\ \ \ \mbox{\hyperlink{classsrsran_1_1re__pattern__list}{re\_pattern\_list}}\ allocation;}
\DoxyCodeLine{00204\ \ \ \mbox{\hyperlink{structsrsran_1_1re__pattern}{re\_pattern}}\ \ \ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{pdsch\_pattern}};}
\DoxyCodeLine{00205\ }
\DoxyCodeLine{00206\ \ \ \textcolor{comment}{//\ Reserved\ REs,\ including\ DM-\/RS\ and\ CSI-\/RS.}}
\DoxyCodeLine{00207\ \ \ \mbox{\hyperlink{classsrsran_1_1re__pattern__list}{re\_pattern\_list}}\ reserved(pdu.reserved);}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00209\ \ \ \textcolor{comment}{//\ Get\ DM-\/RS\ RE\ pattern.}}
\DoxyCodeLine{00210\ \ \ \mbox{\hyperlink{structsrsran_1_1re__pattern}{re\_pattern}}\ dmrs\_pattern\ =\ pdu.dmrs.get\_dmrs\_pattern(}
\DoxyCodeLine{00211\ \ \ \ \ \ \ pdu.bwp\_start\_rb,\ pdu.bwp\_size\_rb,\ pdu.nof\_cdm\_groups\_without\_data,\ pdu.dmrs\_symbol\_mask);}
\DoxyCodeLine{00212\ }
\DoxyCodeLine{00213\ \ \ \textcolor{comment}{//\ Merge\ DM-\/RS\ RE\ pattern\ into\ the\ reserved\ RE\ patterns.}}
\DoxyCodeLine{00214\ \ \ reserved.merge(dmrs\_pattern);}
\DoxyCodeLine{00215\ }
\DoxyCodeLine{00216\ \ \ \textcolor{comment}{//\ Set\ PDSCH\ allocation\ pattern.}}
\DoxyCodeLine{00217\ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{pdsch\_pattern}}.prb\_mask\ =\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{prb\_allocation\_mask}};}
\DoxyCodeLine{00218\ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{pdsch\_pattern}}.re\_mask\ \ =\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{\string~re\_prb\_mask}}();}
\DoxyCodeLine{00219\ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{pdsch\_pattern}}.symbols\ \ =\ symbols;}
\DoxyCodeLine{00220\ \ \ allocation.\mbox{\hyperlink{classsrsran_1_1re__pattern__list_ac34130c5b31c4c27d5642d940e444619}{merge}}(\mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{pdsch\_pattern}});}
\DoxyCodeLine{00221\ }
\DoxyCodeLine{00222\ \ \ \textcolor{comment}{//\ Apply\ scaling\ over\ the\ precoding.}}
\DoxyCodeLine{00223\ \ \ \mbox{\hyperlink{classsrsran_1_1static__bit__buffer}{static\_bit\_buffer<0>}}\ \ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{tmp}};}
\DoxyCodeLine{00224\ \ \ \textcolor{keywordtype}{float}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ scaling\ \ \ \ =\ modulator-\/>modulate(\mbox{\hyperlink{classsrsran_1_1span}{span<ci8\_t>}}(),\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{tmp}},\ pdu.codewords.front().modulation);}
\DoxyCodeLine{00225\ \ \ \mbox{\hyperlink{classsrsran_1_1precoding__configuration}{precoding\_configuration}}\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{precoding2}}\ =\ pdu.precoding;}
\DoxyCodeLine{00226\ \ \ \textcolor{keywordflow}{if}\ (std::isnormal(pdu.ratio\_pdsch\_data\_to\_sss\_dB))\ \{}
\DoxyCodeLine{00227\ \ \ \ \ scaling\ *=\ \mbox{\hyperlink{namespacesrsran_ae7d55278ecca0c130b7004673ffcbe55}{convert\_dB\_to\_amplitude}}(-\/pdu.ratio\_pdsch\_data\_to\_sss\_dB);}
\DoxyCodeLine{00228\ \ \ \}}
\DoxyCodeLine{00229\ \ \ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{precoding2}}\ *=\ scaling;}
\DoxyCodeLine{00230\ }
\DoxyCodeLine{00231\ \ \ \textcolor{comment}{//\ Map\ PDSCH.}}
\DoxyCodeLine{00232\ \ \ mapper.\mbox{\hyperlink{classsrsran_1_1resource__grid__mapper_a9fc1909c95b969acdd14de808d4cb0c2}{map}}(subprocessor,\ allocation,\ reserved,\ \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{precoding2}});}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ \ \ \textcolor{comment}{//\ Process\ DM-\/RS.}}
\DoxyCodeLine{00235\ \ \ process\_dmrs(mapper,\ pdu);}
\DoxyCodeLine{00236\ }
\DoxyCodeLine{00237\ \ \ \textcolor{comment}{//\ Notify\ the\ end\ of\ the\ processing.}}
\DoxyCodeLine{00238\ \ \ notifier.on\_finish\_processing();}
\DoxyCodeLine{00239\ \}}

\end{DoxyCode}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/upper/channel\+\_\+processors/pdsch\+\_\+processor\+\_\+lite\+\_\+impl.\+h\item 
lib/phy/upper/channel\+\_\+processors/pdsch\+\_\+processor\+\_\+lite\+\_\+impl.\+cpp\end{DoxyCompactItemize}
