Index: test_run_dir/ProcessorSpec925121165/Processor.fir
===================================================================
diff --git a/test_run_dir/ProcessorSpec925121165/Processor.fir b/test_run_dir/ProcessorSpec925121165/Processor.fir
new file mode 100644
--- /dev/null	
+++ b/test_run_dir/ProcessorSpec925121165/Processor.fir	
@@ -0,0 +1,1291 @@
+;buildInfoPackage: chisel3, version: 3.4.1, scalaVersion: 2.12.12, sbtVersion: 1.3.10
+circuit Processor : 
+  module ProgramCounter : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip pCSel : UInt<1>, flip haltPC : UInt<1>, flip aLUIn : UInt<32>, pCOut : UInt<32>, pCPlus4 : UInt<32>}
+    
+    reg counter : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ProgramCounter.scala 11:24]
+    node _T = eq(io.haltPC, UInt<1>("h00")) @[ProgramCounter.scala 13:8]
+    when _T : @[ProgramCounter.scala 13:19]
+      node _T_1 = eq(io.pCSel, UInt<1>("h00")) @[ProgramCounter.scala 14:10]
+      when _T_1 : @[ProgramCounter.scala 14:20]
+        node _T_2 = add(counter, UInt<3>("h04")) @[ProgramCounter.scala 15:26]
+        node _T_3 = tail(_T_2, 1) @[ProgramCounter.scala 15:26]
+        counter <= _T_3 @[ProgramCounter.scala 15:15]
+        skip @[ProgramCounter.scala 14:20]
+      else : @[ProgramCounter.scala 16:17]
+        counter <= io.aLUIn @[ProgramCounter.scala 17:15]
+        skip @[ProgramCounter.scala 16:17]
+      skip @[ProgramCounter.scala 13:19]
+    io.pCOut <= counter @[ProgramCounter.scala 20:12]
+    node _T_4 = add(counter, UInt<3>("h04")) @[ProgramCounter.scala 21:25]
+    node _T_5 = tail(_T_4, 1) @[ProgramCounter.scala 21:25]
+    io.pCPlus4 <= _T_5 @[ProgramCounter.scala 21:14]
+    
+  module InstructionMemory : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip address : UInt<32>, instOut : UInt<32>}
+    
+    cmem instMem : UInt<32>[4096] @[InstructionMemory.scala 9:20]
+    node _T = bits(io.address, 11, 0) @[InstructionMemory.scala 10:29]
+    read mport MPORT = instMem[_T], clock @[InstructionMemory.scala 10:29]
+    io.instOut <= MPORT @[InstructionMemory.scala 10:14]
+    
+  module InstructionDecoder : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip inst : UInt<32>, rd : UInt<5>, rs1 : UInt<5>, rs2 : UInt<5>, imm : UInt<25>, ctrl : UInt<9>}
+    
+    node _T = bits(io.inst, 11, 7) @[InstructionDecoder.scala 12:19]
+    io.rd <= _T @[InstructionDecoder.scala 12:9]
+    node _T_1 = bits(io.inst, 19, 15) @[InstructionDecoder.scala 13:20]
+    io.rs1 <= _T_1 @[InstructionDecoder.scala 13:10]
+    node _T_2 = bits(io.inst, 24, 20) @[InstructionDecoder.scala 14:20]
+    io.rs2 <= _T_2 @[InstructionDecoder.scala 14:10]
+    node _T_3 = bits(io.inst, 31, 7) @[InstructionDecoder.scala 15:20]
+    io.imm <= _T_3 @[InstructionDecoder.scala 15:10]
+    node hi_hi = bits(io.inst, 30, 30) @[InstructionDecoder.scala 16:25]
+    node hi_lo = bits(io.inst, 14, 12) @[InstructionDecoder.scala 16:38]
+    node lo = bits(io.inst, 6, 2) @[InstructionDecoder.scala 16:54]
+    node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
+    node _T_4 = cat(hi, lo) @[Cat.scala 30:58]
+    io.ctrl <= _T_4 @[InstructionDecoder.scala 16:11]
+    
+  module RegisterBank : 
+    input clock : Clock
+    input reset : Reset
+    output io : {dataA : UInt<32>, dataB : UInt<32>, a7 : UInt<32>, flip rd : UInt<5>, flip rs1 : UInt<5>, flip rs2 : UInt<5>, flip dataIn : UInt<32>, flip regWrite : UInt<1>, flip eCall : UInt<1>, flip call : UInt<4>}
+    
+    reg x : UInt<32>[32], clock @[RegisterBank.scala 13:14]
+    x[0] <= UInt<32>("h00") @[RegisterBank.scala 15:8]
+    io.dataA <= x[io.rs1] @[RegisterBank.scala 18:12]
+    io.dataB <= x[io.rs2] @[RegisterBank.scala 19:12]
+    io.a7 <= x[UInt<5>("h011")] @[RegisterBank.scala 22:9]
+    node _T = neq(io.rd, UInt<1>("h00")) @[RegisterBank.scala 24:29]
+    node _T_1 = and(io.regWrite, _T) @[RegisterBank.scala 24:20]
+    when _T_1 : @[RegisterBank.scala 24:37]
+      x[io.rd] <= io.dataIn @[RegisterBank.scala 26:14]
+      skip @[RegisterBank.scala 24:37]
+    when io.eCall : @[RegisterBank.scala 30:18]
+      node _T_2 = eq(UInt<1>("h00"), io.call) @[Conditional.scala 37:30]
+      when _T_2 : @[Conditional.scala 40:58]
+        node _T_3 = asSInt(x[10]) @[RegisterBank.scala 33:34]
+        node _T_4 = asUInt(reset) @[RegisterBank.scala 33:15]
+        node _T_5 = eq(_T_4, UInt<1>("h00")) @[RegisterBank.scala 33:15]
+        when _T_5 : @[RegisterBank.scala 33:15]
+          printf(clock, UInt<1>(1), "%d", _T_3) @[RegisterBank.scala 33:15]
+          skip @[RegisterBank.scala 33:15]
+        skip @[Conditional.scala 40:58]
+      else : @[Conditional.scala 39:67]
+        node _T_6 = eq(UInt<1>("h01"), io.call) @[Conditional.scala 37:30]
+        when _T_6 : @[Conditional.scala 39:67]
+          node _T_7 = asUInt(reset) @[RegisterBank.scala 36:15]
+          node _T_8 = eq(_T_7, UInt<1>("h00")) @[RegisterBank.scala 36:15]
+          when _T_8 : @[RegisterBank.scala 36:15]
+            printf(clock, UInt<1>(1), "%d.00", x[10]) @[RegisterBank.scala 36:15]
+            skip @[RegisterBank.scala 36:15]
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_9 = eq(UInt<2>("h02"), io.call) @[Conditional.scala 37:30]
+          when _T_9 : @[Conditional.scala 39:67]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_10 = eq(UInt<2>("h03"), io.call) @[Conditional.scala 37:30]
+            when _T_10 : @[Conditional.scala 39:67]
+              node _T_11 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_12 = eq(_T_11, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_12 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(0)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_13 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_14 = eq(_T_13, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_14 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[0]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_15 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_16 = eq(_T_15, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_16 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(8)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_17 = asUInt(reset) @[RegisterBank.scala 46:21]
+              node _T_18 = eq(_T_17, UInt<1>("h00")) @[RegisterBank.scala 46:21]
+              when _T_18 : @[RegisterBank.scala 46:21]
+                printf(clock, UInt<1>(1), " ") @[RegisterBank.scala 46:21]
+                skip @[RegisterBank.scala 46:21]
+              node _T_19 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_20 = eq(_T_19, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_20 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[8]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_21 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_22 = eq(_T_21, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_22 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(16)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_23 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_24 = eq(_T_23, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_24 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[16]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_25 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_26 = eq(_T_25, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_26 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(24)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_27 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_28 = eq(_T_27, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_28 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[24]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_29 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_30 = eq(_T_29, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_30 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_31 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_32 = eq(_T_31, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_32 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(1)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_33 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_34 = eq(_T_33, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_34 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[1]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_35 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_36 = eq(_T_35, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_36 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(9)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_37 = asUInt(reset) @[RegisterBank.scala 46:21]
+              node _T_38 = eq(_T_37, UInt<1>("h00")) @[RegisterBank.scala 46:21]
+              when _T_38 : @[RegisterBank.scala 46:21]
+                printf(clock, UInt<1>(1), " ") @[RegisterBank.scala 46:21]
+                skip @[RegisterBank.scala 46:21]
+              node _T_39 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_40 = eq(_T_39, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_40 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[9]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_41 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_42 = eq(_T_41, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_42 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(17)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_43 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_44 = eq(_T_43, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_44 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[17]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_45 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_46 = eq(_T_45, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_46 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(25)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_47 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_48 = eq(_T_47, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_48 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[25]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_49 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_50 = eq(_T_49, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_50 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_51 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_52 = eq(_T_51, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_52 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(2)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_53 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_54 = eq(_T_53, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_54 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[2]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_55 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_56 = eq(_T_55, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_56 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(10)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_57 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_58 = eq(_T_57, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_58 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[10]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_59 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_60 = eq(_T_59, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_60 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(18)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_61 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_62 = eq(_T_61, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_62 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[18]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_63 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_64 = eq(_T_63, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_64 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(26)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_65 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_66 = eq(_T_65, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_66 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[26]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_67 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_68 = eq(_T_67, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_68 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_69 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_70 = eq(_T_69, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_70 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(3)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_71 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_72 = eq(_T_71, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_72 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[3]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_73 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_74 = eq(_T_73, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_74 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(11)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_75 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_76 = eq(_T_75, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_76 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[11]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_77 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_78 = eq(_T_77, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_78 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(19)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_79 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_80 = eq(_T_79, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_80 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[19]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_81 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_82 = eq(_T_81, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_82 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(27)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_83 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_84 = eq(_T_83, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_84 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[27]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_85 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_86 = eq(_T_85, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_86 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_87 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_88 = eq(_T_87, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_88 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(4)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_89 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_90 = eq(_T_89, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_90 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[4]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_91 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_92 = eq(_T_91, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_92 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(12)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_93 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_94 = eq(_T_93, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_94 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[12]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_95 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_96 = eq(_T_95, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_96 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(20)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_97 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_98 = eq(_T_97, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_98 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[20]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_99 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_100 = eq(_T_99, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_100 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(28)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_101 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_102 = eq(_T_101, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_102 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[28]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_103 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_104 = eq(_T_103, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_104 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_105 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_106 = eq(_T_105, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_106 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(5)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_107 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_108 = eq(_T_107, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_108 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[5]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_109 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_110 = eq(_T_109, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_110 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(13)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_111 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_112 = eq(_T_111, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_112 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[13]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_113 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_114 = eq(_T_113, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_114 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(21)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_115 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_116 = eq(_T_115, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_116 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[21]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_117 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_118 = eq(_T_117, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_118 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(29)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_119 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_120 = eq(_T_119, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_120 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[29]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_121 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_122 = eq(_T_121, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_122 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_123 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_124 = eq(_T_123, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_124 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(6)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_125 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_126 = eq(_T_125, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_126 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[6]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_127 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_128 = eq(_T_127, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_128 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(14)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_129 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_130 = eq(_T_129, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_130 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[14]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_131 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_132 = eq(_T_131, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_132 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(22)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_133 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_134 = eq(_T_133, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_134 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[22]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_135 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_136 = eq(_T_135, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_136 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(30)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_137 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_138 = eq(_T_137, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_138 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[30]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_139 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_140 = eq(_T_139, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_140 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_141 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_142 = eq(_T_141, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_142 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(7)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_143 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_144 = eq(_T_143, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_144 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[7]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_145 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_146 = eq(_T_145, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_146 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(15)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_147 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_148 = eq(_T_147, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_148 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[15]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_149 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_150 = eq(_T_149, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_150 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(23)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_151 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_152 = eq(_T_151, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_152 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[23]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_153 = asUInt(reset) @[RegisterBank.scala 44:19]
+              node _T_154 = eq(_T_153, UInt<1>("h00")) @[RegisterBank.scala 44:19]
+              when _T_154 : @[RegisterBank.scala 44:19]
+                printf(clock, UInt<1>(1), "x(31)") @[RegisterBank.scala 44:19]
+                skip @[RegisterBank.scala 44:19]
+              node _T_155 = asUInt(reset) @[RegisterBank.scala 48:19]
+              node _T_156 = eq(_T_155, UInt<1>("h00")) @[RegisterBank.scala 48:19]
+              when _T_156 : @[RegisterBank.scala 48:19]
+                printf(clock, UInt<1>(1), " = 0x%x\t", x[31]) @[RegisterBank.scala 48:19]
+                skip @[RegisterBank.scala 48:19]
+              node _T_157 = asUInt(reset) @[RegisterBank.scala 50:17]
+              node _T_158 = eq(_T_157, UInt<1>("h00")) @[RegisterBank.scala 50:17]
+              when _T_158 : @[RegisterBank.scala 50:17]
+                printf(clock, UInt<1>(1), "\n") @[RegisterBank.scala 50:17]
+                skip @[RegisterBank.scala 50:17]
+              node _T_159 = asUInt(reset) @[RegisterBank.scala 52:15]
+              node _T_160 = eq(_T_159, UInt<1>("h00")) @[RegisterBank.scala 52:15]
+              when _T_160 : @[RegisterBank.scala 52:15]
+                printf(clock, UInt<1>(1), "\n\n") @[RegisterBank.scala 52:15]
+                skip @[RegisterBank.scala 52:15]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_161 = eq(UInt<3>("h04"), io.call) @[Conditional.scala 37:30]
+              when _T_161 : @[Conditional.scala 39:67]
+                node _T_162 = asUInt(reset) @[RegisterBank.scala 55:15]
+                node _T_163 = eq(_T_162, UInt<1>("h00")) @[RegisterBank.scala 55:15]
+                when _T_163 : @[RegisterBank.scala 55:15]
+                  printf(clock, UInt<1>(1), "%c", x[10]) @[RegisterBank.scala 55:15]
+                  skip @[RegisterBank.scala 55:15]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_164 = eq(UInt<3>("h05"), io.call) @[Conditional.scala 37:30]
+                when _T_164 : @[Conditional.scala 39:67]
+                  node _T_165 = asUInt(reset) @[RegisterBank.scala 58:15]
+                  node _T_166 = eq(_T_165, UInt<1>("h00")) @[RegisterBank.scala 58:15]
+                  when _T_166 : @[RegisterBank.scala 58:15]
+                    printf(clock, UInt<1>(1), "%x", x[10]) @[RegisterBank.scala 58:15]
+                    skip @[RegisterBank.scala 58:15]
+                  skip @[Conditional.scala 39:67]
+                else : @[Conditional.scala 39:67]
+                  node _T_167 = eq(UInt<3>("h06"), io.call) @[Conditional.scala 37:30]
+                  when _T_167 : @[Conditional.scala 39:67]
+                    node _T_168 = asUInt(reset) @[RegisterBank.scala 61:15]
+                    node _T_169 = eq(_T_168, UInt<1>("h00")) @[RegisterBank.scala 61:15]
+                    when _T_169 : @[RegisterBank.scala 61:15]
+                      printf(clock, UInt<1>(1), "%b", x[10]) @[RegisterBank.scala 61:15]
+                      skip @[RegisterBank.scala 61:15]
+                    skip @[Conditional.scala 39:67]
+                  else : @[Conditional.scala 39:67]
+                    node _T_170 = eq(UInt<3>("h07"), io.call) @[Conditional.scala 37:30]
+                    when _T_170 : @[Conditional.scala 39:67]
+                      node _T_171 = asUInt(reset) @[RegisterBank.scala 64:15]
+                      node _T_172 = eq(_T_171, UInt<1>("h00")) @[RegisterBank.scala 64:15]
+                      when _T_172 : @[RegisterBank.scala 64:15]
+                        printf(clock, UInt<1>(1), "%d", x[10]) @[RegisterBank.scala 64:15]
+                        skip @[RegisterBank.scala 64:15]
+                      skip @[Conditional.scala 39:67]
+                    else : @[Conditional.scala 39:67]
+                      node _T_173 = eq(UInt<4>("h08"), io.call) @[Conditional.scala 37:30]
+                      when _T_173 : @[Conditional.scala 39:67]
+                        node _T_174 = asSInt(x[10]) @[RegisterBank.scala 67:47]
+                        node _T_175 = asUInt(reset) @[RegisterBank.scala 67:15]
+                        node _T_176 = eq(_T_175, UInt<1>("h00")) @[RegisterBank.scala 67:15]
+                        when _T_176 : @[RegisterBank.scala 67:15]
+                          printf(clock, UInt<1>(1), "Status code: %d", _T_174) @[RegisterBank.scala 67:15]
+                          skip @[RegisterBank.scala 67:15]
+                        skip @[Conditional.scala 39:67]
+      skip @[RegisterBank.scala 30:18]
+    
+  module ControlLogic : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip ctrl : UInt<9>, flip a7 : UInt<32>, flip brEq : UInt<1>, flip brLT : UInt<1>, pCSel : UInt<1>, regWEn : UInt<1>, brUn : UInt<1>, bSel : UInt<1>, aSel : UInt<1>, memRW : UInt<1>, memUn : UInt<1>, haltPC : UInt<1>, eCall : UInt<1>, aLUSel : UInt<4>, call : UInt<4>, immSel : UInt<3>, wBSel : UInt<2>, memWidth : UInt<2>}
+    
+    io.pCSel <= UInt<1>("h00") @[ControlLogic.scala 88:12]
+    io.regWEn <= UInt<1>("h01") @[ControlLogic.scala 89:13]
+    io.brUn <= UInt<1>("h00") @[ControlLogic.scala 90:11]
+    io.bSel <= UInt<1>("h00") @[ControlLogic.scala 91:11]
+    io.aSel <= UInt<1>("h00") @[ControlLogic.scala 92:11]
+    io.memRW <= UInt<1>("h00") @[ControlLogic.scala 93:12]
+    io.aLUSel <= UInt<4>("h00") @[ControlLogic.scala 94:13]
+    io.immSel <= UInt<1>("h00") @[ControlLogic.scala 95:13]
+    io.wBSel <= UInt<1>("h01") @[ControlLogic.scala 96:12]
+    io.memUn <= UInt<1>("h00") @[ControlLogic.scala 97:12]
+    io.memWidth <= UInt<2>("h02") @[ControlLogic.scala 98:15]
+    wire _WIRE : UInt<1>
+    _WIRE <= UInt<1>("h00")
+    io.haltPC <= _WIRE @[ControlLogic.scala 99:13]
+    io.eCall <= UInt<1>("h00") @[ControlLogic.scala 100:12]
+    wire _WIRE_1 : UInt
+    _WIRE_1 <= UInt<1>("h00")
+    io.call <= _WIRE_1 @[ControlLogic.scala 101:11]
+    node _T = bits(io.ctrl, 4, 0) @[ControlLogic.scala 104:17]
+    node _T_1 = eq(UInt<4>("h0c"), _T) @[Conditional.scala 37:30]
+    when _T_1 : @[Conditional.scala 40:58]
+      node _T_2 = bits(io.ctrl, 7, 5) @[ControlLogic.scala 106:21]
+      node _T_3 = eq(UInt<1>("h00"), _T_2) @[Conditional.scala 37:30]
+      when _T_3 : @[Conditional.scala 40:58]
+        node _T_4 = bits(io.ctrl, 8, 8) @[ControlLogic.scala 109:23]
+        when _T_4 : @[ControlLogic.scala 109:27]
+          io.aLUSel <= UInt<4>("h01") @[ControlLogic.scala 110:23]
+          skip @[ControlLogic.scala 109:27]
+        else : @[ControlLogic.scala 111:22]
+          io.aLUSel <= UInt<4>("h00") @[ControlLogic.scala 112:23]
+          skip @[ControlLogic.scala 111:22]
+        skip @[Conditional.scala 40:58]
+      else : @[Conditional.scala 39:67]
+        node _T_5 = eq(UInt<1>("h01"), _T_2) @[Conditional.scala 37:30]
+        when _T_5 : @[Conditional.scala 39:67]
+          io.aLUSel <= UInt<4>("h06") @[ControlLogic.scala 117:21]
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_6 = eq(UInt<2>("h02"), _T_2) @[Conditional.scala 37:30]
+          when _T_6 : @[Conditional.scala 39:67]
+            io.aLUSel <= UInt<4>("h05") @[ControlLogic.scala 121:21]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_7 = eq(UInt<2>("h03"), _T_2) @[Conditional.scala 37:30]
+            when _T_7 : @[Conditional.scala 39:67]
+              io.aLUSel <= UInt<4>("h07") @[ControlLogic.scala 125:21]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_8 = eq(UInt<3>("h04"), _T_2) @[Conditional.scala 37:30]
+              when _T_8 : @[Conditional.scala 39:67]
+                io.aLUSel <= UInt<4>("h04") @[ControlLogic.scala 129:21]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_9 = eq(UInt<3>("h05"), _T_2) @[Conditional.scala 37:30]
+                when _T_9 : @[Conditional.scala 39:67]
+                  node _T_10 = bits(io.ctrl, 8, 8) @[ControlLogic.scala 133:23]
+                  when _T_10 : @[ControlLogic.scala 133:27]
+                    io.aLUSel <= UInt<4>("h09") @[ControlLogic.scala 134:23]
+                    skip @[ControlLogic.scala 133:27]
+                  else : @[ControlLogic.scala 135:22]
+                    io.aLUSel <= UInt<4>("h08") @[ControlLogic.scala 136:23]
+                    skip @[ControlLogic.scala 135:22]
+                  skip @[Conditional.scala 39:67]
+                else : @[Conditional.scala 39:67]
+                  node _T_11 = eq(UInt<3>("h06"), _T_2) @[Conditional.scala 37:30]
+                  when _T_11 : @[Conditional.scala 39:67]
+                    io.aLUSel <= UInt<4>("h03") @[ControlLogic.scala 141:21]
+                    skip @[Conditional.scala 39:67]
+                  else : @[Conditional.scala 39:67]
+                    node _T_12 = eq(UInt<3>("h07"), _T_2) @[Conditional.scala 37:30]
+                    when _T_12 : @[Conditional.scala 39:67]
+                      io.aLUSel <= UInt<4>("h02") @[ControlLogic.scala 145:21]
+                      skip @[Conditional.scala 39:67]
+      skip @[Conditional.scala 40:58]
+    else : @[Conditional.scala 39:67]
+      node _T_13 = eq(UInt<1>("h00"), _T) @[Conditional.scala 37:30]
+      when _T_13 : @[Conditional.scala 39:67]
+        io.wBSel <= UInt<1>("h00") @[ControlLogic.scala 150:16]
+        io.bSel <= UInt<1>("h01") @[ControlLogic.scala 151:15]
+        io.immSel <= UInt<1>("h01") @[ControlLogic.scala 152:17]
+        node _T_14 = bits(io.ctrl, 7, 5) @[ControlLogic.scala 153:21]
+        node _T_15 = eq(UInt<1>("h00"), _T_14) @[Conditional.scala 37:30]
+        when _T_15 : @[Conditional.scala 40:58]
+          io.memWidth <= UInt<1>("h00") @[ControlLogic.scala 155:23]
+          skip @[Conditional.scala 40:58]
+        else : @[Conditional.scala 39:67]
+          node _T_16 = eq(UInt<1>("h01"), _T_14) @[Conditional.scala 37:30]
+          when _T_16 : @[Conditional.scala 39:67]
+            io.memWidth <= UInt<1>("h01") @[ControlLogic.scala 158:23]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_17 = eq(UInt<2>("h02"), _T_14) @[Conditional.scala 37:30]
+            when _T_17 : @[Conditional.scala 39:67]
+              io.memWidth <= UInt<2>("h02") @[ControlLogic.scala 161:23]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_18 = eq(UInt<3>("h04"), _T_14) @[Conditional.scala 37:30]
+              when _T_18 : @[Conditional.scala 39:67]
+                io.memWidth <= UInt<1>("h00") @[ControlLogic.scala 164:23]
+                io.memUn <= UInt<1>("h01") @[ControlLogic.scala 165:20]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_19 = eq(UInt<3>("h05"), _T_14) @[Conditional.scala 37:30]
+                when _T_19 : @[Conditional.scala 39:67]
+                  io.memWidth <= UInt<1>("h01") @[ControlLogic.scala 168:23]
+                  io.memUn <= UInt<1>("h01") @[ControlLogic.scala 169:20]
+                  skip @[Conditional.scala 39:67]
+        skip @[Conditional.scala 39:67]
+      else : @[Conditional.scala 39:67]
+        node _T_20 = eq(UInt<2>("h03"), _T) @[Conditional.scala 37:30]
+        when _T_20 : @[Conditional.scala 39:67]
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_21 = eq(UInt<3>("h04"), _T) @[Conditional.scala 37:30]
+          when _T_21 : @[Conditional.scala 39:67]
+            io.bSel <= UInt<1>("h01") @[ControlLogic.scala 177:15]
+            io.immSel <= UInt<1>("h01") @[ControlLogic.scala 178:17]
+            node _T_22 = bits(io.ctrl, 7, 5) @[ControlLogic.scala 179:21]
+            node _T_23 = eq(UInt<1>("h00"), _T_22) @[Conditional.scala 37:30]
+            when _T_23 : @[Conditional.scala 40:58]
+              io.aLUSel <= UInt<4>("h00") @[ControlLogic.scala 182:21]
+              skip @[Conditional.scala 40:58]
+            else : @[Conditional.scala 39:67]
+              node _T_24 = eq(UInt<2>("h02"), _T_22) @[Conditional.scala 37:30]
+              when _T_24 : @[Conditional.scala 39:67]
+                io.aLUSel <= UInt<4>("h05") @[ControlLogic.scala 186:21]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_25 = eq(UInt<2>("h03"), _T_22) @[Conditional.scala 37:30]
+                when _T_25 : @[Conditional.scala 39:67]
+                  io.aLUSel <= UInt<4>("h07") @[ControlLogic.scala 190:21]
+                  skip @[Conditional.scala 39:67]
+                else : @[Conditional.scala 39:67]
+                  node _T_26 = eq(UInt<3>("h04"), _T_22) @[Conditional.scala 37:30]
+                  when _T_26 : @[Conditional.scala 39:67]
+                    io.aLUSel <= UInt<4>("h04") @[ControlLogic.scala 194:21]
+                    skip @[Conditional.scala 39:67]
+                  else : @[Conditional.scala 39:67]
+                    node _T_27 = eq(UInt<3>("h06"), _T_22) @[Conditional.scala 37:30]
+                    when _T_27 : @[Conditional.scala 39:67]
+                      io.aLUSel <= UInt<4>("h03") @[ControlLogic.scala 198:21]
+                      skip @[Conditional.scala 39:67]
+                    else : @[Conditional.scala 39:67]
+                      node _T_28 = eq(UInt<3>("h07"), _T_22) @[Conditional.scala 37:30]
+                      when _T_28 : @[Conditional.scala 39:67]
+                        io.aLUSel <= UInt<4>("h02") @[ControlLogic.scala 202:21]
+                        skip @[Conditional.scala 39:67]
+                      else : @[Conditional.scala 39:67]
+                        node _T_29 = eq(UInt<1>("h01"), _T_22) @[Conditional.scala 37:30]
+                        when _T_29 : @[Conditional.scala 39:67]
+                          io.aLUSel <= UInt<4>("h06") @[ControlLogic.scala 206:21]
+                          skip @[Conditional.scala 39:67]
+                        else : @[Conditional.scala 39:67]
+                          node _T_30 = eq(UInt<3>("h05"), _T_22) @[Conditional.scala 37:30]
+                          when _T_30 : @[Conditional.scala 39:67]
+                            node _T_31 = bits(io.ctrl, 8, 8) @[ControlLogic.scala 210:23]
+                            when _T_31 : @[ControlLogic.scala 210:27]
+                              io.aLUSel <= UInt<4>("h09") @[ControlLogic.scala 211:23]
+                              skip @[ControlLogic.scala 210:27]
+                            else : @[ControlLogic.scala 212:23]
+                              io.aLUSel <= UInt<4>("h08") @[ControlLogic.scala 213:23]
+                              skip @[ControlLogic.scala 212:23]
+                            skip @[Conditional.scala 39:67]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_32 = eq(UInt<3>("h06"), _T) @[Conditional.scala 37:30]
+            when _T_32 : @[Conditional.scala 39:67]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_33 = eq(UInt<5>("h019"), _T) @[Conditional.scala 37:30]
+              when _T_33 : @[Conditional.scala 39:67]
+                io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 222:16]
+                io.immSel <= UInt<1>("h01") @[ControlLogic.scala 223:17]
+                io.bSel <= UInt<1>("h01") @[ControlLogic.scala 224:15]
+                io.wBSel <= UInt<2>("h02") @[ControlLogic.scala 225:16]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_34 = eq(UInt<5>("h01c"), _T) @[Conditional.scala 37:30]
+                when _T_34 : @[Conditional.scala 39:67]
+                  io.eCall <= UInt<1>("h01") @[ControlLogic.scala 228:16]
+                  node _T_35 = eq(UInt<1>("h01"), io.a7) @[Conditional.scala 37:30]
+                  when _T_35 : @[Conditional.scala 40:58]
+                    io.call <= UInt<1>("h00") @[ControlLogic.scala 231:19]
+                    skip @[Conditional.scala 40:58]
+                  else : @[Conditional.scala 39:67]
+                    node _T_36 = eq(UInt<2>("h02"), io.a7) @[Conditional.scala 37:30]
+                    when _T_36 : @[Conditional.scala 39:67]
+                      io.call <= UInt<1>("h01") @[ControlLogic.scala 234:19]
+                      skip @[Conditional.scala 39:67]
+                    else : @[Conditional.scala 39:67]
+                      node _T_37 = eq(UInt<3>("h04"), io.a7) @[Conditional.scala 37:30]
+                      when _T_37 : @[Conditional.scala 39:67]
+                        io.call <= UInt<2>("h02") @[ControlLogic.scala 237:19]
+                        skip @[Conditional.scala 39:67]
+                      else : @[Conditional.scala 39:67]
+                        node _T_38 = eq(UInt<4>("h0a"), io.a7) @[Conditional.scala 37:30]
+                        when _T_38 : @[Conditional.scala 39:67]
+                          io.call <= UInt<2>("h03") @[ControlLogic.scala 240:19]
+                          io.haltPC <= UInt<1>("h01") @[ControlLogic.scala 241:21]
+                          skip @[Conditional.scala 39:67]
+                        else : @[Conditional.scala 39:67]
+                          node _T_39 = eq(UInt<4>("h0b"), io.a7) @[Conditional.scala 37:30]
+                          when _T_39 : @[Conditional.scala 39:67]
+                            io.call <= UInt<3>("h04") @[ControlLogic.scala 244:19]
+                            skip @[Conditional.scala 39:67]
+                          else : @[Conditional.scala 39:67]
+                            node _T_40 = eq(UInt<6>("h022"), io.a7) @[Conditional.scala 37:30]
+                            when _T_40 : @[Conditional.scala 39:67]
+                              io.call <= UInt<3>("h05") @[ControlLogic.scala 247:19]
+                              skip @[Conditional.scala 39:67]
+                            else : @[Conditional.scala 39:67]
+                              node _T_41 = eq(UInt<6>("h023"), io.a7) @[Conditional.scala 37:30]
+                              when _T_41 : @[Conditional.scala 39:67]
+                                io.call <= UInt<3>("h06") @[ControlLogic.scala 250:19]
+                                skip @[Conditional.scala 39:67]
+                              else : @[Conditional.scala 39:67]
+                                node _T_42 = eq(UInt<6>("h024"), io.a7) @[Conditional.scala 37:30]
+                                when _T_42 : @[Conditional.scala 39:67]
+                                  io.call <= UInt<3>("h07") @[ControlLogic.scala 253:19]
+                                  skip @[Conditional.scala 39:67]
+                                else : @[Conditional.scala 39:67]
+                                  node _T_43 = eq(UInt<7>("h05d"), io.a7) @[Conditional.scala 37:30]
+                                  when _T_43 : @[Conditional.scala 39:67]
+                                    io.call <= UInt<4>("h08") @[ControlLogic.scala 256:19]
+                                    io.haltPC <= UInt<1>("h01") @[ControlLogic.scala 257:21]
+                                    skip @[Conditional.scala 39:67]
+                  skip @[Conditional.scala 39:67]
+                else : @[Conditional.scala 39:67]
+                  node _T_44 = eq(UInt<4>("h08"), _T) @[Conditional.scala 37:30]
+                  when _T_44 : @[Conditional.scala 39:67]
+                    io.immSel <= UInt<2>("h02") @[ControlLogic.scala 262:17]
+                    io.bSel <= UInt<1>("h01") @[ControlLogic.scala 263:15]
+                    io.memRW <= UInt<1>("h01") @[ControlLogic.scala 264:16]
+                    io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 265:17]
+                    node _T_45 = bits(io.ctrl, 7, 5) @[ControlLogic.scala 266:21]
+                    node _T_46 = eq(UInt<1>("h00"), _T_45) @[Conditional.scala 37:30]
+                    when _T_46 : @[Conditional.scala 40:58]
+                      io.memWidth <= UInt<1>("h00") @[ControlLogic.scala 268:23]
+                      skip @[Conditional.scala 40:58]
+                    else : @[Conditional.scala 39:67]
+                      node _T_47 = eq(UInt<1>("h01"), _T_45) @[Conditional.scala 37:30]
+                      when _T_47 : @[Conditional.scala 39:67]
+                        io.memWidth <= UInt<1>("h01") @[ControlLogic.scala 271:23]
+                        skip @[Conditional.scala 39:67]
+                      else : @[Conditional.scala 39:67]
+                        node _T_48 = eq(UInt<2>("h02"), _T_45) @[Conditional.scala 37:30]
+                        when _T_48 : @[Conditional.scala 39:67]
+                          io.memWidth <= UInt<2>("h02") @[ControlLogic.scala 274:23]
+                          skip @[Conditional.scala 39:67]
+                    skip @[Conditional.scala 39:67]
+                  else : @[Conditional.scala 39:67]
+                    node _T_49 = eq(UInt<5>("h018"), _T) @[Conditional.scala 37:30]
+                    when _T_49 : @[Conditional.scala 39:67]
+                      node _T_50 = bits(io.ctrl, 7, 5) @[ControlLogic.scala 279:21]
+                      node _T_51 = eq(UInt<1>("h00"), _T_50) @[Conditional.scala 37:30]
+                      when _T_51 : @[Conditional.scala 40:58]
+                        io.immSel <= UInt<3>("h05") @[ControlLogic.scala 281:21]
+                        io.aSel <= UInt<1>("h01") @[ControlLogic.scala 282:19]
+                        io.bSel <= UInt<1>("h01") @[ControlLogic.scala 283:19]
+                        io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 284:21]
+                        when io.brEq : @[ControlLogic.scala 285:24]
+                          io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 286:22]
+                          skip @[ControlLogic.scala 285:24]
+                        skip @[Conditional.scala 40:58]
+                      else : @[Conditional.scala 39:67]
+                        node _T_52 = eq(UInt<1>("h01"), _T_50) @[Conditional.scala 37:30]
+                        when _T_52 : @[Conditional.scala 39:67]
+                          io.immSel <= UInt<3>("h05") @[ControlLogic.scala 290:21]
+                          io.aSel <= UInt<1>("h01") @[ControlLogic.scala 291:19]
+                          io.bSel <= UInt<1>("h01") @[ControlLogic.scala 292:19]
+                          io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 293:21]
+                          node _T_53 = eq(io.brEq, UInt<1>("h00")) @[ControlLogic.scala 294:16]
+                          when _T_53 : @[ControlLogic.scala 294:25]
+                            io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 295:22]
+                            skip @[ControlLogic.scala 294:25]
+                          skip @[Conditional.scala 39:67]
+                        else : @[Conditional.scala 39:67]
+                          node _T_54 = eq(UInt<3>("h04"), _T_50) @[Conditional.scala 37:30]
+                          when _T_54 : @[Conditional.scala 39:67]
+                            io.immSel <= UInt<3>("h05") @[ControlLogic.scala 299:21]
+                            io.aSel <= UInt<1>("h01") @[ControlLogic.scala 300:19]
+                            io.bSel <= UInt<1>("h01") @[ControlLogic.scala 301:19]
+                            io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 302:21]
+                            when io.brLT : @[ControlLogic.scala 303:24]
+                              io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 304:22]
+                              skip @[ControlLogic.scala 303:24]
+                            skip @[Conditional.scala 39:67]
+                          else : @[Conditional.scala 39:67]
+                            node _T_55 = eq(UInt<3>("h05"), _T_50) @[Conditional.scala 37:30]
+                            when _T_55 : @[Conditional.scala 39:67]
+                              io.immSel <= UInt<3>("h05") @[ControlLogic.scala 308:21]
+                              io.aSel <= UInt<1>("h01") @[ControlLogic.scala 309:19]
+                              io.bSel <= UInt<1>("h01") @[ControlLogic.scala 310:19]
+                              io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 311:21]
+                              node _T_56 = eq(io.brLT, UInt<1>("h00")) @[ControlLogic.scala 312:27]
+                              node _T_57 = or(io.brEq, _T_56) @[ControlLogic.scala 312:24]
+                              when _T_57 : @[ControlLogic.scala 312:36]
+                                io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 313:22]
+                                skip @[ControlLogic.scala 312:36]
+                              skip @[Conditional.scala 39:67]
+                            else : @[Conditional.scala 39:67]
+                              node _T_58 = eq(UInt<3>("h06"), _T_50) @[Conditional.scala 37:30]
+                              when _T_58 : @[Conditional.scala 39:67]
+                                io.immSel <= UInt<3>("h05") @[ControlLogic.scala 317:21]
+                                io.aSel <= UInt<1>("h01") @[ControlLogic.scala 318:19]
+                                io.bSel <= UInt<1>("h01") @[ControlLogic.scala 319:19]
+                                io.brUn <= UInt<1>("h01") @[ControlLogic.scala 320:19]
+                                io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 321:21]
+                                when io.brLT : @[ControlLogic.scala 322:24]
+                                  io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 323:22]
+                                  skip @[ControlLogic.scala 322:24]
+                                skip @[Conditional.scala 39:67]
+                              else : @[Conditional.scala 39:67]
+                                node _T_59 = eq(UInt<3>("h07"), _T_50) @[Conditional.scala 37:30]
+                                when _T_59 : @[Conditional.scala 39:67]
+                                  io.immSel <= UInt<3>("h05") @[ControlLogic.scala 327:21]
+                                  io.aSel <= UInt<1>("h01") @[ControlLogic.scala 328:19]
+                                  io.bSel <= UInt<1>("h01") @[ControlLogic.scala 329:19]
+                                  io.brUn <= UInt<1>("h01") @[ControlLogic.scala 330:19]
+                                  io.regWEn <= UInt<1>("h00") @[ControlLogic.scala 331:21]
+                                  node _T_60 = eq(io.brLT, UInt<1>("h00")) @[ControlLogic.scala 332:27]
+                                  node _T_61 = or(io.brEq, _T_60) @[ControlLogic.scala 332:24]
+                                  when _T_61 : @[ControlLogic.scala 332:36]
+                                    io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 333:22]
+                                    skip @[ControlLogic.scala 332:36]
+                                  skip @[Conditional.scala 39:67]
+                      skip @[Conditional.scala 39:67]
+                    else : @[Conditional.scala 39:67]
+                      node _T_62 = eq(UInt<4>("h0d"), _T) @[Conditional.scala 37:30]
+                      when _T_62 : @[Conditional.scala 39:67]
+                        io.immSel <= UInt<2>("h03") @[ControlLogic.scala 339:17]
+                        io.bSel <= UInt<1>("h01") @[ControlLogic.scala 340:15]
+                        skip @[Conditional.scala 39:67]
+                      else : @[Conditional.scala 39:67]
+                        node _T_63 = eq(UInt<3>("h05"), _T) @[Conditional.scala 37:30]
+                        when _T_63 : @[Conditional.scala 39:67]
+                          io.immSel <= UInt<2>("h03") @[ControlLogic.scala 343:17]
+                          io.aSel <= UInt<1>("h01") @[ControlLogic.scala 344:15]
+                          io.bSel <= UInt<1>("h01") @[ControlLogic.scala 345:15]
+                          skip @[Conditional.scala 39:67]
+                        else : @[Conditional.scala 39:67]
+                          node _T_64 = eq(UInt<5>("h01b"), _T) @[Conditional.scala 37:30]
+                          when _T_64 : @[Conditional.scala 39:67]
+                            io.immSel <= UInt<3>("h04") @[ControlLogic.scala 348:17]
+                            io.pCSel <= UInt<1>("h01") @[ControlLogic.scala 349:16]
+                            io.aSel <= UInt<1>("h01") @[ControlLogic.scala 350:15]
+                            io.bSel <= UInt<1>("h01") @[ControlLogic.scala 351:15]
+                            io.wBSel <= UInt<2>("h02") @[ControlLogic.scala 352:16]
+                            skip @[Conditional.scala 39:67]
+    
+  module ALU : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip aLUSel : UInt<4>, flip aSel : UInt<1>, flip bSel : UInt<1>, flip dataA : UInt<32>, flip dataB : UInt<32>, flip pCIn : UInt<32>, flip immIn : UInt<32>, result : UInt<32>}
+    
+    wire _WIRE : UInt
+    _WIRE <= UInt<1>("h00")
+    io.result <= _WIRE @[ALU.scala 28:13]
+    node operandA = mux(io.aSel, io.pCIn, io.dataA) @[ALU.scala 31:21]
+    node operandB = mux(io.bSel, io.immIn, io.dataB) @[ALU.scala 32:21]
+    node shamt = bits(operandB, 4, 0) @[ALU.scala 33:23]
+    node _T = eq(UInt<4>("h00"), io.aLUSel) @[Conditional.scala 37:30]
+    when _T : @[Conditional.scala 40:58]
+      node _T_1 = asSInt(operandA) @[ALU.scala 37:36]
+      node _T_2 = asSInt(operandB) @[ALU.scala 37:56]
+      node _T_3 = add(_T_1, _T_2) @[ALU.scala 37:39]
+      node _T_4 = tail(_T_3, 1) @[ALU.scala 37:39]
+      node _T_5 = asSInt(_T_4) @[ALU.scala 37:39]
+      node _T_6 = asUInt(_T_5) @[ALU.scala 37:66]
+      io.result <= _T_6 @[ALU.scala 37:17]
+      skip @[Conditional.scala 40:58]
+    else : @[Conditional.scala 39:67]
+      node _T_7 = eq(UInt<4>("h01"), io.aLUSel) @[Conditional.scala 37:30]
+      when _T_7 : @[Conditional.scala 39:67]
+        node _T_8 = asSInt(operandA) @[ALU.scala 40:36]
+        node _T_9 = asSInt(operandB) @[ALU.scala 40:56]
+        node _T_10 = sub(_T_8, _T_9) @[ALU.scala 40:39]
+        node _T_11 = tail(_T_10, 1) @[ALU.scala 40:39]
+        node _T_12 = asSInt(_T_11) @[ALU.scala 40:39]
+        node _T_13 = asUInt(_T_12) @[ALU.scala 40:66]
+        io.result <= _T_13 @[ALU.scala 40:17]
+        skip @[Conditional.scala 39:67]
+      else : @[Conditional.scala 39:67]
+        node _T_14 = eq(UInt<4>("h02"), io.aLUSel) @[Conditional.scala 37:30]
+        when _T_14 : @[Conditional.scala 39:67]
+          node _T_15 = and(operandA, operandB) @[ALU.scala 43:29]
+          io.result <= _T_15 @[ALU.scala 43:17]
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_16 = eq(UInt<4>("h03"), io.aLUSel) @[Conditional.scala 37:30]
+          when _T_16 : @[Conditional.scala 39:67]
+            node _T_17 = or(operandA, operandB) @[ALU.scala 46:29]
+            io.result <= _T_17 @[ALU.scala 46:17]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_18 = eq(UInt<4>("h04"), io.aLUSel) @[Conditional.scala 37:30]
+            when _T_18 : @[Conditional.scala 39:67]
+              node _T_19 = xor(operandA, operandB) @[ALU.scala 49:29]
+              io.result <= _T_19 @[ALU.scala 49:17]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_20 = eq(UInt<4>("h05"), io.aLUSel) @[Conditional.scala 37:30]
+              when _T_20 : @[Conditional.scala 39:67]
+                node _T_21 = asSInt(operandA) @[ALU.scala 52:27]
+                node _T_22 = asSInt(operandB) @[ALU.scala 52:47]
+                node _T_23 = lt(_T_21, _T_22) @[ALU.scala 52:30]
+                when _T_23 : @[ALU.scala 52:50]
+                  io.result <= UInt<1>("h01") @[ALU.scala 53:19]
+                  skip @[ALU.scala 52:50]
+                else : @[ALU.scala 54:19]
+                  io.result <= UInt<1>("h00") @[ALU.scala 55:19]
+                  skip @[ALU.scala 54:19]
+                skip @[Conditional.scala 39:67]
+              else : @[Conditional.scala 39:67]
+                node _T_24 = eq(UInt<4>("h06"), io.aLUSel) @[Conditional.scala 37:30]
+                when _T_24 : @[Conditional.scala 39:67]
+                  node _T_25 = dshl(operandA, shamt) @[ALU.scala 59:29]
+                  io.result <= _T_25 @[ALU.scala 59:17]
+                  skip @[Conditional.scala 39:67]
+                else : @[Conditional.scala 39:67]
+                  node _T_26 = eq(UInt<4>("h07"), io.aLUSel) @[Conditional.scala 37:30]
+                  when _T_26 : @[Conditional.scala 39:67]
+                    node _T_27 = lt(operandA, operandB) @[ALU.scala 62:21]
+                    when _T_27 : @[ALU.scala 62:32]
+                      io.result <= UInt<1>("h01") @[ALU.scala 63:19]
+                      skip @[ALU.scala 62:32]
+                    else : @[ALU.scala 64:19]
+                      io.result <= UInt<1>("h00") @[ALU.scala 65:19]
+                      skip @[ALU.scala 64:19]
+                    skip @[Conditional.scala 39:67]
+                  else : @[Conditional.scala 39:67]
+                    node _T_28 = eq(UInt<4>("h08"), io.aLUSel) @[Conditional.scala 37:30]
+                    when _T_28 : @[Conditional.scala 39:67]
+                      node _T_29 = dshr(operandA, shamt) @[ALU.scala 69:29]
+                      io.result <= _T_29 @[ALU.scala 69:17]
+                      skip @[Conditional.scala 39:67]
+                    else : @[Conditional.scala 39:67]
+                      node _T_30 = eq(UInt<4>("h09"), io.aLUSel) @[Conditional.scala 37:30]
+                      when _T_30 : @[Conditional.scala 39:67]
+                        node _T_31 = asSInt(operandA) @[ALU.scala 72:36]
+                        node _T_32 = dshr(_T_31, operandB) @[ALU.scala 72:39]
+                        node _T_33 = asUInt(_T_32) @[ALU.scala 72:58]
+                        io.result <= _T_33 @[ALU.scala 72:17]
+                        skip @[Conditional.scala 39:67]
+    
+  module ImmediateGenerator : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip immIn : UInt<25>, flip immSel : UInt<3>, immOut : UInt<32>}
+    
+    wire _WIRE : UInt
+    _WIRE <= UInt<1>("h00")
+    io.immOut <= _WIRE @[ImmediateGenerator.scala 22:13]
+    node _T = eq(UInt<1>("h00"), io.immSel) @[Conditional.scala 37:30]
+    when _T : @[Conditional.scala 40:58]
+      io.immOut <= UInt<1>("h00") @[ImmediateGenerator.scala 27:17]
+      skip @[Conditional.scala 40:58]
+    else : @[Conditional.scala 39:67]
+      node _T_1 = eq(UInt<1>("h01"), io.immSel) @[Conditional.scala 37:30]
+      when _T_1 : @[Conditional.scala 39:67]
+        node _T_2 = bits(io.immIn, 24, 24) @[ImmediateGenerator.scala 30:40]
+        node _T_3 = bits(_T_2, 0, 0) @[Bitwise.scala 72:15]
+        node hi = mux(_T_3, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
+        node lo = bits(io.immIn, 24, 13) @[ImmediateGenerator.scala 30:54]
+        node _T_4 = cat(hi, lo) @[Cat.scala 30:58]
+        io.immOut <= _T_4 @[ImmediateGenerator.scala 30:17]
+        skip @[Conditional.scala 39:67]
+      else : @[Conditional.scala 39:67]
+        node _T_5 = eq(UInt<2>("h02"), io.immSel) @[Conditional.scala 37:30]
+        when _T_5 : @[Conditional.scala 39:67]
+          node _T_6 = bits(io.immIn, 24, 24) @[ImmediateGenerator.scala 33:40]
+          node _T_7 = bits(_T_6, 0, 0) @[Bitwise.scala 72:15]
+          node hi_hi = mux(_T_7, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
+          node hi_lo = bits(io.immIn, 24, 18) @[ImmediateGenerator.scala 33:54]
+          node lo_1 = bits(io.immIn, 4, 0) @[ImmediateGenerator.scala 33:71]
+          node hi_1 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
+          node _T_8 = cat(hi_1, lo_1) @[Cat.scala 30:58]
+          io.immOut <= _T_8 @[ImmediateGenerator.scala 33:17]
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_9 = eq(UInt<2>("h03"), io.immSel) @[Conditional.scala 37:30]
+          when _T_9 : @[Conditional.scala 39:67]
+            node hi_2 = bits(io.immIn, 24, 5) @[ImmediateGenerator.scala 36:32]
+            node lo_2 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
+            node _T_10 = cat(hi_2, lo_2) @[Cat.scala 30:58]
+            io.immOut <= _T_10 @[ImmediateGenerator.scala 36:17]
+            skip @[Conditional.scala 39:67]
+          else : @[Conditional.scala 39:67]
+            node _T_11 = eq(UInt<3>("h04"), io.immSel) @[Conditional.scala 37:30]
+            when _T_11 : @[Conditional.scala 39:67]
+              node _T_12 = bits(io.immIn, 24, 24) @[ImmediateGenerator.scala 39:40]
+              node _T_13 = bits(_T_12, 0, 0) @[Bitwise.scala 72:15]
+              node hi_hi_hi = mux(_T_13, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
+              node hi_hi_lo = bits(io.immIn, 24, 24) @[ImmediateGenerator.scala 39:54]
+              node hi_lo_1 = bits(io.immIn, 12, 5) @[ImmediateGenerator.scala 39:68]
+              node lo_hi_hi = bits(io.immIn, 13, 13) @[ImmediateGenerator.scala 39:84]
+              node lo_hi_lo = bits(io.immIn, 23, 14) @[ImmediateGenerator.scala 39:98]
+              node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[Cat.scala 30:58]
+              node lo_3 = cat(lo_hi, UInt<1>("h00")) @[Cat.scala 30:58]
+              node hi_hi_1 = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
+              node hi_3 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
+              node _T_14 = cat(hi_3, lo_3) @[Cat.scala 30:58]
+              io.immOut <= _T_14 @[ImmediateGenerator.scala 39:17]
+              skip @[Conditional.scala 39:67]
+            else : @[Conditional.scala 39:67]
+              node _T_15 = eq(UInt<3>("h05"), io.immSel) @[Conditional.scala 37:30]
+              when _T_15 : @[Conditional.scala 39:67]
+                node _T_16 = bits(io.immIn, 24, 24) @[ImmediateGenerator.scala 42:40]
+                node _T_17 = bits(_T_16, 0, 0) @[Bitwise.scala 72:15]
+                node hi_hi_2 = mux(_T_17, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
+                node hi_lo_2 = bits(io.immIn, 24, 18) @[ImmediateGenerator.scala 42:54]
+                node lo_hi_1 = bits(io.immIn, 4, 1) @[ImmediateGenerator.scala 42:71]
+                node lo_4 = cat(lo_hi_1, UInt<1>("h00")) @[Cat.scala 30:58]
+                node hi_4 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
+                node _T_18 = cat(hi_4, lo_4) @[Cat.scala 30:58]
+                io.immOut <= _T_18 @[ImmediateGenerator.scala 42:17]
+                skip @[Conditional.scala 39:67]
+    
+  module DataMemory : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip address : UInt<32>, flip dataIn : UInt<32>, flip memRW : UInt<1>, flip memUn : UInt<1>, flip memWidth : UInt<2>, dataOut : UInt<32>}
+    
+    cmem dataMem : UInt<8>[2097152] @[DataMemory.scala 19:20]
+    wire _WIRE : UInt
+    _WIRE <= UInt<1>("h00")
+    io.dataOut <= _WIRE @[DataMemory.scala 21:14]
+    when io.memRW : @[DataMemory.scala 24:17]
+      node _T = eq(UInt<1>("h00"), io.memWidth) @[Conditional.scala 37:30]
+      when _T : @[Conditional.scala 40:58]
+        node _T_1 = bits(io.dataIn, 7, 0) @[DataMemory.scala 27:44]
+        node _T_2 = bits(io.address, 20, 0)
+        write mport MPORT = dataMem[_T_2], clock
+        MPORT <= _T_1
+        skip @[Conditional.scala 40:58]
+      else : @[Conditional.scala 39:67]
+        node _T_3 = eq(UInt<1>("h01"), io.memWidth) @[Conditional.scala 37:30]
+        when _T_3 : @[Conditional.scala 39:67]
+          node _T_4 = bits(io.dataIn, 7, 0) @[DataMemory.scala 30:44]
+          node _T_5 = bits(io.address, 20, 0)
+          write mport MPORT_1 = dataMem[_T_5], clock
+          MPORT_1 <= _T_4
+          node _T_6 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 31:34]
+          node _T_7 = tail(_T_6, 1) @[DataMemory.scala 31:34]
+          node _T_8 = bits(io.dataIn, 15, 8) @[DataMemory.scala 31:50]
+          node _T_9 = bits(_T_7, 20, 0)
+          write mport MPORT_2 = dataMem[_T_9], clock
+          MPORT_2 <= _T_8
+          skip @[Conditional.scala 39:67]
+        else : @[Conditional.scala 39:67]
+          node _T_10 = eq(UInt<2>("h02"), io.memWidth) @[Conditional.scala 37:30]
+          when _T_10 : @[Conditional.scala 39:67]
+            node _T_11 = bits(io.dataIn, 7, 0) @[DataMemory.scala 34:44]
+            node _T_12 = bits(io.address, 20, 0)
+            write mport MPORT_3 = dataMem[_T_12], clock
+            MPORT_3 <= _T_11
+            node _T_13 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 35:34]
+            node _T_14 = tail(_T_13, 1) @[DataMemory.scala 35:34]
+            node _T_15 = bits(io.dataIn, 15, 8) @[DataMemory.scala 35:50]
+            node _T_16 = bits(_T_14, 20, 0)
+            write mport MPORT_4 = dataMem[_T_16], clock
+            MPORT_4 <= _T_15
+            node _T_17 = add(io.address, UInt<2>("h02")) @[DataMemory.scala 36:34]
+            node _T_18 = tail(_T_17, 1) @[DataMemory.scala 36:34]
+            node _T_19 = bits(io.dataIn, 23, 16) @[DataMemory.scala 36:50]
+            node _T_20 = bits(_T_18, 20, 0)
+            write mport MPORT_5 = dataMem[_T_20], clock
+            MPORT_5 <= _T_19
+            node _T_21 = add(io.address, UInt<2>("h03")) @[DataMemory.scala 37:34]
+            node _T_22 = tail(_T_21, 1) @[DataMemory.scala 37:34]
+            node _T_23 = bits(io.dataIn, 31, 24) @[DataMemory.scala 37:50]
+            node _T_24 = bits(_T_22, 20, 0)
+            write mport MPORT_6 = dataMem[_T_24], clock
+            MPORT_6 <= _T_23
+            skip @[Conditional.scala 39:67]
+      skip @[DataMemory.scala 24:17]
+    node _T_25 = eq(UInt<1>("h00"), io.memWidth) @[Conditional.scala 37:30]
+    when _T_25 : @[Conditional.scala 40:58]
+      when io.memUn : @[DataMemory.scala 45:21]
+        node _T_26 = bits(io.address, 20, 0) @[DataMemory.scala 46:35]
+        read mport MPORT_7 = dataMem[_T_26], clock @[DataMemory.scala 46:35]
+        io.dataOut <= MPORT_7 @[DataMemory.scala 46:20]
+        skip @[DataMemory.scala 45:21]
+      else : @[DataMemory.scala 47:19]
+        node _T_27 = bits(io.address, 20, 0) @[DataMemory.scala 48:47]
+        read mport MPORT_8 = dataMem[_T_27], clock @[DataMemory.scala 48:47]
+        node _T_28 = bits(MPORT_8, 7, 7) @[DataMemory.scala 48:59]
+        node _T_29 = bits(_T_28, 0, 0) @[Bitwise.scala 72:15]
+        node hi = mux(_T_29, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
+        node _T_30 = bits(io.address, 20, 0) @[DataMemory.scala 48:76]
+        read mport lo = dataMem[_T_30], clock @[DataMemory.scala 48:76]
+        node _T_31 = cat(hi, lo) @[Cat.scala 30:58]
+        io.dataOut <= _T_31 @[DataMemory.scala 48:20]
+        skip @[DataMemory.scala 47:19]
+      skip @[Conditional.scala 40:58]
+    else : @[Conditional.scala 39:67]
+      node _T_32 = eq(UInt<1>("h01"), io.memWidth) @[Conditional.scala 37:30]
+      when _T_32 : @[Conditional.scala 39:67]
+        when io.memUn : @[DataMemory.scala 52:21]
+          node _T_33 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 53:51]
+          node _T_34 = tail(_T_33, 1) @[DataMemory.scala 53:51]
+          node _T_35 = bits(_T_34, 20, 0) @[DataMemory.scala 53:39]
+          read mport hi_1 = dataMem[_T_35], clock @[DataMemory.scala 53:39]
+          node _T_36 = bits(io.address, 20, 0) @[DataMemory.scala 53:71]
+          read mport lo_1 = dataMem[_T_36], clock @[DataMemory.scala 53:71]
+          node _T_37 = cat(hi_1, lo_1) @[Cat.scala 30:58]
+          io.dataOut <= _T_37 @[DataMemory.scala 53:20]
+          skip @[DataMemory.scala 52:21]
+        else : @[DataMemory.scala 54:19]
+          node _T_38 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 55:59]
+          node _T_39 = tail(_T_38, 1) @[DataMemory.scala 55:59]
+          node _T_40 = bits(_T_39, 20, 0) @[DataMemory.scala 55:47]
+          read mport MPORT_9 = dataMem[_T_40], clock @[DataMemory.scala 55:47]
+          node _T_41 = bits(MPORT_9, 7, 7) @[DataMemory.scala 55:65]
+          node _T_42 = bits(_T_41, 0, 0) @[Bitwise.scala 72:15]
+          node hi_2 = mux(_T_42, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
+          node _T_43 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 55:98]
+          node _T_44 = tail(_T_43, 1) @[DataMemory.scala 55:98]
+          node _T_45 = bits(_T_44, 20, 0) @[DataMemory.scala 55:86]
+          read mport hi_3 = dataMem[_T_45], clock @[DataMemory.scala 55:86]
+          node _T_46 = bits(io.address, 20, 0) @[DataMemory.scala 55:118]
+          read mport lo_2 = dataMem[_T_46], clock @[DataMemory.scala 55:118]
+          node lo_3 = cat(hi_3, lo_2) @[Cat.scala 30:58]
+          node _T_47 = cat(hi_2, lo_3) @[Cat.scala 30:58]
+          io.dataOut <= _T_47 @[DataMemory.scala 55:20]
+          skip @[DataMemory.scala 54:19]
+        skip @[Conditional.scala 39:67]
+      else : @[Conditional.scala 39:67]
+        node _T_48 = eq(UInt<2>("h02"), io.memWidth) @[Conditional.scala 37:30]
+        when _T_48 : @[Conditional.scala 39:67]
+          node _T_49 = add(io.address, UInt<2>("h03")) @[DataMemory.scala 59:49]
+          node _T_50 = tail(_T_49, 1) @[DataMemory.scala 59:49]
+          node _T_51 = bits(_T_50, 20, 0) @[DataMemory.scala 59:37]
+          read mport hi_hi = dataMem[_T_51], clock @[DataMemory.scala 59:37]
+          node _T_52 = add(io.address, UInt<2>("h02")) @[DataMemory.scala 59:80]
+          node _T_53 = tail(_T_52, 1) @[DataMemory.scala 59:80]
+          node _T_54 = bits(_T_53, 20, 0) @[DataMemory.scala 59:68]
+          read mport hi_lo = dataMem[_T_54], clock @[DataMemory.scala 59:68]
+          node _T_55 = add(io.address, UInt<1>("h01")) @[DataMemory.scala 59:111]
+          node _T_56 = tail(_T_55, 1) @[DataMemory.scala 59:111]
+          node _T_57 = bits(_T_56, 20, 0) @[DataMemory.scala 59:99]
+          read mport lo_hi = dataMem[_T_57], clock @[DataMemory.scala 59:99]
+          node _T_58 = bits(io.address, 20, 0) @[DataMemory.scala 59:130]
+          read mport lo_lo = dataMem[_T_58], clock @[DataMemory.scala 59:130]
+          node lo_4 = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
+          node hi_4 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
+          node _T_59 = cat(hi_4, lo_4) @[Cat.scala 30:58]
+          io.dataOut <= _T_59 @[DataMemory.scala 59:18]
+          skip @[Conditional.scala 39:67]
+    
+  module WriteBackSelector : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip memIn : UInt<32>, flip aLUIn : UInt<32>, flip pCplus4 : UInt<32>, flip wBSel : UInt<2>, wBOut : UInt<32>}
+    
+    wire _WIRE : UInt
+    _WIRE <= UInt<1>("h00")
+    io.wBOut <= _WIRE @[WriteBackSelector.scala 20:12]
+    node _T = eq(UInt<1>("h00"), io.wBSel) @[Conditional.scala 37:30]
+    when _T : @[Conditional.scala 40:58]
+      io.wBOut <= io.memIn @[WriteBackSelector.scala 25:16]
+      skip @[Conditional.scala 40:58]
+    else : @[Conditional.scala 39:67]
+      node _T_1 = eq(UInt<1>("h01"), io.wBSel) @[Conditional.scala 37:30]
+      when _T_1 : @[Conditional.scala 39:67]
+        io.wBOut <= io.aLUIn @[WriteBackSelector.scala 29:16]
+        skip @[Conditional.scala 39:67]
+      else : @[Conditional.scala 39:67]
+        node _T_2 = eq(UInt<2>("h02"), io.wBSel) @[Conditional.scala 37:30]
+        when _T_2 : @[Conditional.scala 39:67]
+          io.wBOut <= io.pCplus4 @[WriteBackSelector.scala 33:16]
+          skip @[Conditional.scala 39:67]
+    
+  module BranchComparator : 
+    input clock : Clock
+    input reset : Reset
+    output io : {flip dataA : UInt<32>, flip dataB : UInt<32>, flip brUn : UInt<1>, brEq : UInt<1>, brLT : UInt<1>}
+    
+    node _T = eq(io.dataA, io.dataB) @[BranchComparator.scala 10:23]
+    io.brEq <= _T @[BranchComparator.scala 10:11]
+    when io.brUn : @[BranchComparator.scala 12:16]
+      node _T_1 = lt(io.dataA, io.dataB) @[BranchComparator.scala 13:25]
+      io.brLT <= _T_1 @[BranchComparator.scala 13:13]
+      skip @[BranchComparator.scala 12:16]
+    else : @[BranchComparator.scala 14:15]
+      node _T_2 = asSInt(io.dataA) @[BranchComparator.scala 15:31]
+      node _T_3 = asSInt(io.dataB) @[BranchComparator.scala 15:51]
+      node _T_4 = lt(_T_2, _T_3) @[BranchComparator.scala 15:34]
+      io.brLT <= _T_4 @[BranchComparator.scala 15:13]
+      skip @[BranchComparator.scala 14:15]
+    
+  module Processor : 
+    input clock : Clock
+    input reset : UInt<1>
+    output io : {haltOut : UInt<1>}
+    
+    inst programCounter of ProgramCounter @[Processor.scala 12:30]
+    programCounter.clock <= clock
+    programCounter.reset <= reset
+    inst instructionMemory of InstructionMemory @[Processor.scala 13:33]
+    instructionMemory.clock <= clock
+    instructionMemory.reset <= reset
+    inst instructionDecoder of InstructionDecoder @[Processor.scala 14:34]
+    instructionDecoder.clock <= clock
+    instructionDecoder.reset <= reset
+    inst registerBank of RegisterBank @[Processor.scala 15:28]
+    registerBank.clock <= clock
+    registerBank.reset <= reset
+    inst controlLogic of ControlLogic @[Processor.scala 16:28]
+    controlLogic.clock <= clock
+    controlLogic.reset <= reset
+    inst arithmeticLogicUnit of ALU @[Processor.scala 17:35]
+    arithmeticLogicUnit.clock <= clock
+    arithmeticLogicUnit.reset <= reset
+    inst immediateGenerator of ImmediateGenerator @[Processor.scala 18:34]
+    immediateGenerator.clock <= clock
+    immediateGenerator.reset <= reset
+    inst dataMemory of DataMemory @[Processor.scala 19:26]
+    dataMemory.clock <= clock
+    dataMemory.reset <= reset
+    inst writeBackSelector of WriteBackSelector @[Processor.scala 20:33]
+    writeBackSelector.clock <= clock
+    writeBackSelector.reset <= reset
+    inst branchComparator of BranchComparator @[Processor.scala 21:32]
+    branchComparator.clock <= clock
+    branchComparator.reset <= reset
+    programCounter.io.pCSel <= controlLogic.io.pCSel @[Processor.scala 26:27]
+    programCounter.io.aLUIn <= arithmeticLogicUnit.io.result @[Processor.scala 27:27]
+    programCounter.io.haltPC <= controlLogic.io.haltPC @[Processor.scala 28:28]
+    node _T = dshr(programCounter.io.pCOut, UInt<2>("h02")) @[Processor.scala 31:59]
+    instructionMemory.io.address <= _T @[Processor.scala 31:32]
+    instructionDecoder.io.inst <= instructionMemory.io.instOut @[Processor.scala 34:30]
+    registerBank.io.rd <= instructionDecoder.io.rd @[Processor.scala 37:22]
+    registerBank.io.rs1 <= instructionDecoder.io.rs1 @[Processor.scala 38:23]
+    registerBank.io.rs2 <= instructionDecoder.io.rs2 @[Processor.scala 39:23]
+    registerBank.io.dataIn <= writeBackSelector.io.wBOut @[Processor.scala 40:26]
+    registerBank.io.regWrite <= controlLogic.io.regWEn @[Processor.scala 41:28]
+    registerBank.io.call <= controlLogic.io.call @[Processor.scala 42:24]
+    registerBank.io.eCall <= controlLogic.io.eCall @[Processor.scala 43:25]
+    controlLogic.io.ctrl <= instructionDecoder.io.ctrl @[Processor.scala 46:24]
+    controlLogic.io.brEq <= branchComparator.io.brEq @[Processor.scala 47:24]
+    controlLogic.io.brLT <= branchComparator.io.brLT @[Processor.scala 48:24]
+    controlLogic.io.a7 <= registerBank.io.a7 @[Processor.scala 49:22]
+    arithmeticLogicUnit.io.dataA <= registerBank.io.dataA @[Processor.scala 52:32]
+    arithmeticLogicUnit.io.dataB <= registerBank.io.dataB @[Processor.scala 53:32]
+    arithmeticLogicUnit.io.aSel <= controlLogic.io.aSel @[Processor.scala 54:31]
+    arithmeticLogicUnit.io.bSel <= controlLogic.io.bSel @[Processor.scala 55:31]
+    arithmeticLogicUnit.io.aLUSel <= controlLogic.io.aLUSel @[Processor.scala 56:33]
+    arithmeticLogicUnit.io.pCIn <= programCounter.io.pCOut @[Processor.scala 57:31]
+    arithmeticLogicUnit.io.immIn <= immediateGenerator.io.immOut @[Processor.scala 58:32]
+    immediateGenerator.io.immIn <= instructionDecoder.io.imm @[Processor.scala 61:31]
+    immediateGenerator.io.immSel <= controlLogic.io.immSel @[Processor.scala 62:32]
+    dataMemory.io.dataIn <= registerBank.io.dataB @[Processor.scala 65:24]
+    dataMemory.io.address <= arithmeticLogicUnit.io.result @[Processor.scala 66:25]
+    dataMemory.io.memRW <= controlLogic.io.memRW @[Processor.scala 67:23]
+    dataMemory.io.memUn <= controlLogic.io.memUn @[Processor.scala 68:23]
+    dataMemory.io.memWidth <= controlLogic.io.memWidth @[Processor.scala 69:26]
+    writeBackSelector.io.memIn <= dataMemory.io.dataOut @[Processor.scala 72:30]
+    writeBackSelector.io.aLUIn <= arithmeticLogicUnit.io.result @[Processor.scala 73:30]
+    writeBackSelector.io.pCplus4 <= programCounter.io.pCPlus4 @[Processor.scala 74:32]
+    writeBackSelector.io.wBSel <= controlLogic.io.wBSel @[Processor.scala 75:30]
+    branchComparator.io.dataA <= registerBank.io.dataA @[Processor.scala 78:29]
+    branchComparator.io.dataB <= registerBank.io.dataB @[Processor.scala 79:29]
+    branchComparator.io.brUn <= controlLogic.io.brUn @[Processor.scala 80:28]
+    io.haltOut <= controlLogic.io.haltPC @[Processor.scala 86:14]
+    
Index: test_run_dir/ProcessorSpec925121165/Processor.lo.fir
===================================================================
diff --git a/test_run_dir/ProcessorSpec925121165/Processor.lo.fir b/test_run_dir/ProcessorSpec925121165/Processor.lo.fir
new file mode 100644
--- /dev/null	
+++ b/test_run_dir/ProcessorSpec925121165/Processor.lo.fir	
@@ -0,0 +1,1417 @@
+circuit Processor :
+  module ProgramCounter :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_pCSel : UInt<1>
+    input io_haltPC : UInt<1>
+    input io_aLUIn : UInt<32>
+    output io_pCOut : UInt<32>
+    output io_pCPlus4 : UInt<32>
+
+    reg counter : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), counter) @[ProgramCounter.scala 11:24]
+    node _T = eq(io_haltPC, UInt<1>("h0")) @[ProgramCounter.scala 13:8]
+    node _T_1 = eq(io_pCSel, UInt<1>("h0")) @[ProgramCounter.scala 14:10]
+    node _T_2 = add(counter, UInt<3>("h4")) @[ProgramCounter.scala 15:26]
+    node _T_3 = tail(_T_2, 1) @[ProgramCounter.scala 15:26]
+    node _GEN_0 = mux(_T_1, _T_3, io_aLUIn) @[ProgramCounter.scala 14:20 ProgramCounter.scala 15:15 ProgramCounter.scala 17:15]
+    node _GEN_1 = mux(_T, _GEN_0, counter) @[ProgramCounter.scala 13:19 ProgramCounter.scala 11:24]
+    node _T_4 = add(counter, UInt<3>("h4")) @[ProgramCounter.scala 21:25]
+    node _T_5 = tail(_T_4, 1) @[ProgramCounter.scala 21:25]
+    io_pCOut <= counter @[ProgramCounter.scala 20:12]
+    io_pCPlus4 <= _T_5 @[ProgramCounter.scala 21:14]
+    counter <= mux(reset, UInt<32>("h0"), _GEN_1) @[ProgramCounter.scala 11:24 ProgramCounter.scala 11:24]
+
+  module InstructionMemory :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_address : UInt<32>
+    output io_instOut : UInt<32>
+
+    mem instMem : @[InstructionMemory.scala 9:20]
+      data-type => UInt<32>
+      depth => 4096
+      read-latency => 0
+      write-latency => 1
+      reader => MPORT
+      read-under-write => undefined
+    node _T = bits(io_address, 11, 0) @[InstructionMemory.scala 10:29]
+    io_instOut <= instMem.MPORT.data @[InstructionMemory.scala 10:14]
+    instMem.MPORT.addr <= _T @[InstructionMemory.scala 10:29]
+    instMem.MPORT.en <= UInt<1>("h1") @[InstructionMemory.scala 10:29]
+    instMem.MPORT.clk <= clock @[InstructionMemory.scala 10:29]
+
+  module InstructionDecoder :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_inst : UInt<32>
+    output io_rd : UInt<5>
+    output io_rs1 : UInt<5>
+    output io_rs2 : UInt<5>
+    output io_imm : UInt<25>
+    output io_ctrl : UInt<9>
+
+    node _T = bits(io_inst, 11, 7) @[InstructionDecoder.scala 12:19]
+    node _T_1 = bits(io_inst, 19, 15) @[InstructionDecoder.scala 13:20]
+    node _T_2 = bits(io_inst, 24, 20) @[InstructionDecoder.scala 14:20]
+    node _T_3 = bits(io_inst, 31, 7) @[InstructionDecoder.scala 15:20]
+    node hi_hi = bits(io_inst, 30, 30) @[InstructionDecoder.scala 16:25]
+    node hi_lo = bits(io_inst, 14, 12) @[InstructionDecoder.scala 16:38]
+    node lo = bits(io_inst, 6, 2) @[InstructionDecoder.scala 16:54]
+    node hi = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
+    node _T_4 = cat(hi, lo) @[Cat.scala 30:58]
+    io_rd <= _T @[InstructionDecoder.scala 12:9]
+    io_rs1 <= _T_1 @[InstructionDecoder.scala 13:10]
+    io_rs2 <= _T_2 @[InstructionDecoder.scala 14:10]
+    io_imm <= _T_3 @[InstructionDecoder.scala 15:10]
+    io_ctrl <= _T_4 @[InstructionDecoder.scala 16:11]
+
+  module RegisterBank :
+    input clock : Clock
+    input reset : UInt<1>
+    output io_dataA : UInt<32>
+    output io_dataB : UInt<32>
+    output io_a7 : UInt<32>
+    input io_rd : UInt<5>
+    input io_rs1 : UInt<5>
+    input io_rs2 : UInt<5>
+    input io_dataIn : UInt<32>
+    input io_regWrite : UInt<1>
+    input io_eCall : UInt<1>
+    input io_call : UInt<4>
+
+    reg x_0 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_0) @[RegisterBank.scala 13:14]
+    reg x_1 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_1) @[RegisterBank.scala 13:14]
+    reg x_2 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_2) @[RegisterBank.scala 13:14]
+    reg x_3 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_3) @[RegisterBank.scala 13:14]
+    reg x_4 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_4) @[RegisterBank.scala 13:14]
+    reg x_5 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_5) @[RegisterBank.scala 13:14]
+    reg x_6 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_6) @[RegisterBank.scala 13:14]
+    reg x_7 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_7) @[RegisterBank.scala 13:14]
+    reg x_8 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_8) @[RegisterBank.scala 13:14]
+    reg x_9 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_9) @[RegisterBank.scala 13:14]
+    reg x_10 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_10) @[RegisterBank.scala 13:14]
+    reg x_11 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_11) @[RegisterBank.scala 13:14]
+    reg x_12 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_12) @[RegisterBank.scala 13:14]
+    reg x_13 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_13) @[RegisterBank.scala 13:14]
+    reg x_14 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_14) @[RegisterBank.scala 13:14]
+    reg x_15 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_15) @[RegisterBank.scala 13:14]
+    reg x_16 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_16) @[RegisterBank.scala 13:14]
+    reg x_17 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_17) @[RegisterBank.scala 13:14]
+    reg x_18 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_18) @[RegisterBank.scala 13:14]
+    reg x_19 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_19) @[RegisterBank.scala 13:14]
+    reg x_20 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_20) @[RegisterBank.scala 13:14]
+    reg x_21 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_21) @[RegisterBank.scala 13:14]
+    reg x_22 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_22) @[RegisterBank.scala 13:14]
+    reg x_23 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_23) @[RegisterBank.scala 13:14]
+    reg x_24 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_24) @[RegisterBank.scala 13:14]
+    reg x_25 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_25) @[RegisterBank.scala 13:14]
+    reg x_26 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_26) @[RegisterBank.scala 13:14]
+    reg x_27 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_27) @[RegisterBank.scala 13:14]
+    reg x_28 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_28) @[RegisterBank.scala 13:14]
+    reg x_29 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_29) @[RegisterBank.scala 13:14]
+    reg x_30 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_30) @[RegisterBank.scala 13:14]
+    reg x_31 : UInt<32>, clock with :
+      reset => (UInt<1>("h0"), x_31) @[RegisterBank.scala 13:14]
+    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1), x_0) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1), x_1, _GEN_0) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1), x_2, _GEN_1) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1), x_3, _GEN_2) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1), x_4, _GEN_3) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1), x_5, _GEN_4) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1), x_6, _GEN_5) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1), x_7, _GEN_6) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1), x_8, _GEN_7) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1), x_9, _GEN_8) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1), x_10, _GEN_9) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1), x_11, _GEN_10) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1), x_12, _GEN_11) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1), x_13, _GEN_12) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1), x_14, _GEN_13) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1), x_15, _GEN_14) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1), x_16, _GEN_15) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1), x_17, _GEN_16) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1), x_18, _GEN_17) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1), x_19, _GEN_18) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1), x_20, _GEN_19) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1), x_21, _GEN_20) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1), x_22, _GEN_21) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1), x_23, _GEN_22) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1), x_24, _GEN_23) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1), x_25, _GEN_24) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1), x_26, _GEN_25) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1), x_27, _GEN_26) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1), x_28, _GEN_27) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1), x_29, _GEN_28) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1), x_30, _GEN_29) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1), x_31, _GEN_30) @[RegisterBank.scala 18:12 RegisterBank.scala 18:12]
+    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2), x_0) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2), x_1, _GEN_32) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2), x_2, _GEN_33) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2), x_3, _GEN_34) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2), x_4, _GEN_35) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2), x_5, _GEN_36) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2), x_6, _GEN_37) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2), x_7, _GEN_38) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2), x_8, _GEN_39) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2), x_9, _GEN_40) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2), x_10, _GEN_41) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2), x_11, _GEN_42) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2), x_12, _GEN_43) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2), x_13, _GEN_44) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2), x_14, _GEN_45) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2), x_15, _GEN_46) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2), x_16, _GEN_47) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2), x_17, _GEN_48) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2), x_18, _GEN_49) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2), x_19, _GEN_50) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2), x_20, _GEN_51) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2), x_21, _GEN_52) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2), x_22, _GEN_53) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2), x_23, _GEN_54) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2), x_24, _GEN_55) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2), x_25, _GEN_56) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2), x_26, _GEN_57) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2), x_27, _GEN_58) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2), x_28, _GEN_59) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2), x_29, _GEN_60) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2), x_30, _GEN_61) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2), x_31, _GEN_62) @[RegisterBank.scala 19:12 RegisterBank.scala 19:12]
+    node _T = neq(io_rd, UInt<1>("h0")) @[RegisterBank.scala 24:29]
+    node _T_1 = and(io_regWrite, _T) @[RegisterBank.scala 24:20]
+    node _x_io_rd = io_dataIn @[RegisterBank.scala 26:14 RegisterBank.scala 26:14]
+    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd), _x_io_rd, UInt<32>("h0")) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 15:8]
+    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd), _x_io_rd, x_1) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd), _x_io_rd, x_2) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd), _x_io_rd, x_3) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd), _x_io_rd, x_4) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd), _x_io_rd, x_5) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd), _x_io_rd, x_6) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd), _x_io_rd, x_7) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd), _x_io_rd, x_8) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd), _x_io_rd, x_9) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd), _x_io_rd, x_10) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd), _x_io_rd, x_11) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd), _x_io_rd, x_12) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd), _x_io_rd, x_13) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd), _x_io_rd, x_14) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd), _x_io_rd, x_15) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd), _x_io_rd, x_16) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd), _x_io_rd, x_17) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd), _x_io_rd, x_18) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd), _x_io_rd, x_19) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd), _x_io_rd, x_20) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd), _x_io_rd, x_21) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd), _x_io_rd, x_22) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd), _x_io_rd, x_23) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd), _x_io_rd, x_24) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd), _x_io_rd, x_25) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd), _x_io_rd, x_26) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd), _x_io_rd, x_27) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd), _x_io_rd, x_28) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd), _x_io_rd, x_29) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd), _x_io_rd, x_30) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd), _x_io_rd, x_31) @[RegisterBank.scala 26:14 RegisterBank.scala 26:14 RegisterBank.scala 13:14]
+    node _GEN_96 = mux(_T_1, _GEN_64, UInt<32>("h0")) @[RegisterBank.scala 24:37 RegisterBank.scala 15:8]
+    node _GEN_97 = mux(_T_1, _GEN_65, x_1) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_98 = mux(_T_1, _GEN_66, x_2) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_99 = mux(_T_1, _GEN_67, x_3) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_100 = mux(_T_1, _GEN_68, x_4) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_101 = mux(_T_1, _GEN_69, x_5) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_102 = mux(_T_1, _GEN_70, x_6) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_103 = mux(_T_1, _GEN_71, x_7) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_104 = mux(_T_1, _GEN_72, x_8) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_105 = mux(_T_1, _GEN_73, x_9) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_106 = mux(_T_1, _GEN_74, x_10) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_107 = mux(_T_1, _GEN_75, x_11) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_108 = mux(_T_1, _GEN_76, x_12) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_109 = mux(_T_1, _GEN_77, x_13) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_110 = mux(_T_1, _GEN_78, x_14) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_111 = mux(_T_1, _GEN_79, x_15) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_112 = mux(_T_1, _GEN_80, x_16) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_113 = mux(_T_1, _GEN_81, x_17) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_114 = mux(_T_1, _GEN_82, x_18) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_115 = mux(_T_1, _GEN_83, x_19) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_116 = mux(_T_1, _GEN_84, x_20) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_117 = mux(_T_1, _GEN_85, x_21) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_118 = mux(_T_1, _GEN_86, x_22) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_119 = mux(_T_1, _GEN_87, x_23) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_120 = mux(_T_1, _GEN_88, x_24) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_121 = mux(_T_1, _GEN_89, x_25) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_122 = mux(_T_1, _GEN_90, x_26) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_123 = mux(_T_1, _GEN_91, x_27) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_124 = mux(_T_1, _GEN_92, x_28) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_125 = mux(_T_1, _GEN_93, x_29) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_126 = mux(_T_1, _GEN_94, x_30) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _GEN_127 = mux(_T_1, _GEN_95, x_31) @[RegisterBank.scala 24:37 RegisterBank.scala 13:14]
+    node _T_2 = eq(UInt<1>("h0"), io_call) @[Conditional.scala 37:30]
+    node _T_3 = asSInt(x_10) @[RegisterBank.scala 33:34]
+    node _T_4 = asUInt(reset) @[RegisterBank.scala 33:15]
+    node _T_5 = eq(_T_4, UInt<1>("h0")) @[RegisterBank.scala 33:15]
+    node _T_6 = eq(UInt<1>("h1"), io_call) @[Conditional.scala 37:30]
+    node _T_7 = asUInt(reset) @[RegisterBank.scala 36:15]
+    node _T_8 = eq(_T_7, UInt<1>("h0")) @[RegisterBank.scala 36:15]
+    node _T_9 = eq(UInt<2>("h2"), io_call) @[Conditional.scala 37:30]
+    node _T_10 = eq(UInt<2>("h3"), io_call) @[Conditional.scala 37:30]
+    node _T_11 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_12 = eq(_T_11, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_13 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_14 = eq(_T_13, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_15 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_16 = eq(_T_15, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_17 = asUInt(reset) @[RegisterBank.scala 46:21]
+    node _T_18 = eq(_T_17, UInt<1>("h0")) @[RegisterBank.scala 46:21]
+    node _T_19 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_20 = eq(_T_19, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_21 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_22 = eq(_T_21, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_23 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_24 = eq(_T_23, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_25 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_26 = eq(_T_25, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_27 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_28 = eq(_T_27, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_29 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_30 = eq(_T_29, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_31 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_32 = eq(_T_31, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_33 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_34 = eq(_T_33, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_35 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_36 = eq(_T_35, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_37 = asUInt(reset) @[RegisterBank.scala 46:21]
+    node _T_38 = eq(_T_37, UInt<1>("h0")) @[RegisterBank.scala 46:21]
+    node _T_39 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_40 = eq(_T_39, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_41 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_42 = eq(_T_41, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_43 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_44 = eq(_T_43, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_45 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_46 = eq(_T_45, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_47 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_48 = eq(_T_47, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_49 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_50 = eq(_T_49, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_51 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_52 = eq(_T_51, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_53 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_54 = eq(_T_53, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_55 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_56 = eq(_T_55, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_57 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_58 = eq(_T_57, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_59 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_60 = eq(_T_59, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_61 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_62 = eq(_T_61, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_63 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_64 = eq(_T_63, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_65 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_66 = eq(_T_65, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_67 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_68 = eq(_T_67, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_69 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_70 = eq(_T_69, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_71 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_72 = eq(_T_71, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_73 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_74 = eq(_T_73, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_75 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_76 = eq(_T_75, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_77 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_78 = eq(_T_77, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_79 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_80 = eq(_T_79, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_81 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_82 = eq(_T_81, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_83 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_84 = eq(_T_83, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_85 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_86 = eq(_T_85, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_87 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_88 = eq(_T_87, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_89 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_90 = eq(_T_89, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_91 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_92 = eq(_T_91, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_93 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_94 = eq(_T_93, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_95 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_96 = eq(_T_95, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_97 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_98 = eq(_T_97, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_99 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_100 = eq(_T_99, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_101 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_102 = eq(_T_101, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_103 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_104 = eq(_T_103, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_105 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_106 = eq(_T_105, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_107 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_108 = eq(_T_107, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_109 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_110 = eq(_T_109, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_111 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_112 = eq(_T_111, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_113 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_114 = eq(_T_113, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_115 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_116 = eq(_T_115, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_117 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_118 = eq(_T_117, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_119 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_120 = eq(_T_119, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_121 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_122 = eq(_T_121, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_123 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_124 = eq(_T_123, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_125 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_126 = eq(_T_125, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_127 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_128 = eq(_T_127, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_129 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_130 = eq(_T_129, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_131 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_132 = eq(_T_131, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_133 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_134 = eq(_T_133, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_135 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_136 = eq(_T_135, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_137 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_138 = eq(_T_137, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_139 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_140 = eq(_T_139, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_141 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_142 = eq(_T_141, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_143 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_144 = eq(_T_143, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_145 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_146 = eq(_T_145, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_147 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_148 = eq(_T_147, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_149 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_150 = eq(_T_149, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_151 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_152 = eq(_T_151, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_153 = asUInt(reset) @[RegisterBank.scala 44:19]
+    node _T_154 = eq(_T_153, UInt<1>("h0")) @[RegisterBank.scala 44:19]
+    node _T_155 = asUInt(reset) @[RegisterBank.scala 48:19]
+    node _T_156 = eq(_T_155, UInt<1>("h0")) @[RegisterBank.scala 48:19]
+    node _T_157 = asUInt(reset) @[RegisterBank.scala 50:17]
+    node _T_158 = eq(_T_157, UInt<1>("h0")) @[RegisterBank.scala 50:17]
+    node _T_159 = asUInt(reset) @[RegisterBank.scala 52:15]
+    node _T_160 = eq(_T_159, UInt<1>("h0")) @[RegisterBank.scala 52:15]
+    node _T_161 = eq(UInt<3>("h4"), io_call) @[Conditional.scala 37:30]
+    node _T_162 = asUInt(reset) @[RegisterBank.scala 55:15]
+    node _T_163 = eq(_T_162, UInt<1>("h0")) @[RegisterBank.scala 55:15]
+    node _T_164 = eq(UInt<3>("h5"), io_call) @[Conditional.scala 37:30]
+    node _T_165 = asUInt(reset) @[RegisterBank.scala 58:15]
+    node _T_166 = eq(_T_165, UInt<1>("h0")) @[RegisterBank.scala 58:15]
+    node _T_167 = eq(UInt<3>("h6"), io_call) @[Conditional.scala 37:30]
+    node _T_168 = asUInt(reset) @[RegisterBank.scala 61:15]
+    node _T_169 = eq(_T_168, UInt<1>("h0")) @[RegisterBank.scala 61:15]
+    node _T_170 = eq(UInt<3>("h7"), io_call) @[Conditional.scala 37:30]
+    node _T_171 = asUInt(reset) @[RegisterBank.scala 64:15]
+    node _T_172 = eq(_T_171, UInt<1>("h0")) @[RegisterBank.scala 64:15]
+    node _T_173 = eq(UInt<4>("h8"), io_call) @[Conditional.scala 37:30]
+    node _T_174 = asSInt(x_10) @[RegisterBank.scala 67:47]
+    node _T_175 = asUInt(reset) @[RegisterBank.scala 67:15]
+    node _T_176 = eq(_T_175, UInt<1>("h0")) @[RegisterBank.scala 67:15]
+    node _x_io_rs1 = _GEN_31 @[RegisterBank.scala 18:12]
+    node _x_io_rs2 = _GEN_63 @[RegisterBank.scala 19:12]
+    io_dataA <= _x_io_rs1 @[RegisterBank.scala 18:12]
+    io_dataB <= _x_io_rs2 @[RegisterBank.scala 19:12]
+    io_a7 <= x_17 @[RegisterBank.scala 22:9]
+    x_0 <= _GEN_96
+    x_1 <= _GEN_97
+    x_2 <= _GEN_98
+    x_3 <= _GEN_99
+    x_4 <= _GEN_100
+    x_5 <= _GEN_101
+    x_6 <= _GEN_102
+    x_7 <= _GEN_103
+    x_8 <= _GEN_104
+    x_9 <= _GEN_105
+    x_10 <= _GEN_106
+    x_11 <= _GEN_107
+    x_12 <= _GEN_108
+    x_13 <= _GEN_109
+    x_14 <= _GEN_110
+    x_15 <= _GEN_111
+    x_16 <= _GEN_112
+    x_17 <= _GEN_113
+    x_18 <= _GEN_114
+    x_19 <= _GEN_115
+    x_20 <= _GEN_116
+    x_21 <= _GEN_117
+    x_22 <= _GEN_118
+    x_23 <= _GEN_119
+    x_24 <= _GEN_120
+    x_25 <= _GEN_121
+    x_26 <= _GEN_122
+    x_27 <= _GEN_123
+    x_28 <= _GEN_124
+    x_29 <= _GEN_125
+    x_30 <= _GEN_126
+    x_31 <= _GEN_127
+    printf(clock, and(and(and(and(UInt<1>("h1"), io_eCall), _T_2), _T_5), UInt<1>("h1")), "%d", _T_3) @[RegisterBank.scala 33:15]
+    printf(clock, and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), _T_6), _T_8), UInt<1>("h1")), "%d.00", x_10) @[RegisterBank.scala 36:15]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_12), UInt<1>("h1")), "x(0)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_14), UInt<1>("h1")), " = 0x%x\t", x_0) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_16), UInt<1>("h1")), "x(8)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_18), UInt<1>("h1")), " ") @[RegisterBank.scala 46:21]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_20), UInt<1>("h1")), " = 0x%x\t", x_8) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_22), UInt<1>("h1")), "x(16)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_24), UInt<1>("h1")), " = 0x%x\t", x_16) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_26), UInt<1>("h1")), "x(24)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_28), UInt<1>("h1")), " = 0x%x\t", x_24) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_30), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_32), UInt<1>("h1")), "x(1)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_34), UInt<1>("h1")), " = 0x%x\t", x_1) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_36), UInt<1>("h1")), "x(9)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_38), UInt<1>("h1")), " ") @[RegisterBank.scala 46:21]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_40), UInt<1>("h1")), " = 0x%x\t", x_9) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_42), UInt<1>("h1")), "x(17)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_44), UInt<1>("h1")), " = 0x%x\t", x_17) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_46), UInt<1>("h1")), "x(25)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_48), UInt<1>("h1")), " = 0x%x\t", x_25) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_50), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_52), UInt<1>("h1")), "x(2)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_54), UInt<1>("h1")), " = 0x%x\t", x_2) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_56), UInt<1>("h1")), "x(10)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_58), UInt<1>("h1")), " = 0x%x\t", x_10) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_60), UInt<1>("h1")), "x(18)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_62), UInt<1>("h1")), " = 0x%x\t", x_18) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_64), UInt<1>("h1")), "x(26)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_66), UInt<1>("h1")), " = 0x%x\t", x_26) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_68), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_70), UInt<1>("h1")), "x(3)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_72), UInt<1>("h1")), " = 0x%x\t", x_3) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_74), UInt<1>("h1")), "x(11)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_76), UInt<1>("h1")), " = 0x%x\t", x_11) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_78), UInt<1>("h1")), "x(19)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_80), UInt<1>("h1")), " = 0x%x\t", x_19) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_82), UInt<1>("h1")), "x(27)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_84), UInt<1>("h1")), " = 0x%x\t", x_27) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_86), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_88), UInt<1>("h1")), "x(4)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_90), UInt<1>("h1")), " = 0x%x\t", x_4) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_92), UInt<1>("h1")), "x(12)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_94), UInt<1>("h1")), " = 0x%x\t", x_12) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_96), UInt<1>("h1")), "x(20)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_98), UInt<1>("h1")), " = 0x%x\t", x_20) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_100), UInt<1>("h1")), "x(28)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_102), UInt<1>("h1")), " = 0x%x\t", x_28) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_104), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_106), UInt<1>("h1")), "x(5)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_108), UInt<1>("h1")), " = 0x%x\t", x_5) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_110), UInt<1>("h1")), "x(13)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_112), UInt<1>("h1")), " = 0x%x\t", x_13) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_114), UInt<1>("h1")), "x(21)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_116), UInt<1>("h1")), " = 0x%x\t", x_21) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_118), UInt<1>("h1")), "x(29)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_120), UInt<1>("h1")), " = 0x%x\t", x_29) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_122), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_124), UInt<1>("h1")), "x(6)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_126), UInt<1>("h1")), " = 0x%x\t", x_6) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_128), UInt<1>("h1")), "x(14)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_130), UInt<1>("h1")), " = 0x%x\t", x_14) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_132), UInt<1>("h1")), "x(22)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_134), UInt<1>("h1")), " = 0x%x\t", x_22) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_136), UInt<1>("h1")), "x(30)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_138), UInt<1>("h1")), " = 0x%x\t", x_30) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_140), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_142), UInt<1>("h1")), "x(7)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_144), UInt<1>("h1")), " = 0x%x\t", x_7) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_146), UInt<1>("h1")), "x(15)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_148), UInt<1>("h1")), " = 0x%x\t", x_15) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_150), UInt<1>("h1")), "x(23)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_152), UInt<1>("h1")), " = 0x%x\t", x_23) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_154), UInt<1>("h1")), "x(31)") @[RegisterBank.scala 44:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_156), UInt<1>("h1")), " = 0x%x\t", x_31) @[RegisterBank.scala 48:19]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_158), UInt<1>("h1")), "\n") @[RegisterBank.scala 50:17]
+    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_10), _T_160), UInt<1>("h1")), "\n\n") @[RegisterBank.scala 52:15]
+    printf(clock, and(and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), eq(_T_10, UInt<1>("h0"))), _T_161), _T_163), UInt<1>("h1")), "%c", x_10) @[RegisterBank.scala 55:15]
+    printf(clock, and(and(and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), eq(_T_10, UInt<1>("h0"))), eq(_T_161, UInt<1>("h0"))), _T_164), _T_166), UInt<1>("h1")), "%x", x_10) @[RegisterBank.scala 58:15]
+    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), eq(_T_10, UInt<1>("h0"))), eq(_T_161, UInt<1>("h0"))), eq(_T_164, UInt<1>("h0"))), _T_167), _T_169), UInt<1>("h1")), "%b", x_10) @[RegisterBank.scala 61:15]
+    printf(clock, and(and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), eq(_T_10, UInt<1>("h0"))), eq(_T_161, UInt<1>("h0"))), eq(_T_164, UInt<1>("h0"))), eq(_T_167, UInt<1>("h0"))), _T_170), _T_172), UInt<1>("h1")), "%d", x_10) @[RegisterBank.scala 64:15]
+    printf(clock, and(and(and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), io_eCall), eq(_T_2, UInt<1>("h0"))), eq(_T_6, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), eq(_T_10, UInt<1>("h0"))), eq(_T_161, UInt<1>("h0"))), eq(_T_164, UInt<1>("h0"))), eq(_T_167, UInt<1>("h0"))), eq(_T_170, UInt<1>("h0"))), _T_173), _T_176), UInt<1>("h1")), "Status code: %d", _T_174) @[RegisterBank.scala 67:15]
+
+  module ControlLogic :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_ctrl : UInt<9>
+    input io_a7 : UInt<32>
+    input io_brEq : UInt<1>
+    input io_brLT : UInt<1>
+    output io_pCSel : UInt<1>
+    output io_regWEn : UInt<1>
+    output io_brUn : UInt<1>
+    output io_bSel : UInt<1>
+    output io_aSel : UInt<1>
+    output io_memRW : UInt<1>
+    output io_memUn : UInt<1>
+    output io_haltPC : UInt<1>
+    output io_eCall : UInt<1>
+    output io_aLUSel : UInt<4>
+    output io_call : UInt<4>
+    output io_immSel : UInt<3>
+    output io_wBSel : UInt<2>
+    output io_memWidth : UInt<2>
+
+    node _T = bits(io_ctrl, 4, 0) @[ControlLogic.scala 104:17]
+    node _T_1 = eq(UInt<4>("hc"), _T) @[Conditional.scala 37:30]
+    node _T_2 = bits(io_ctrl, 7, 5) @[ControlLogic.scala 106:21]
+    node _T_3 = eq(UInt<1>("h0"), _T_2) @[Conditional.scala 37:30]
+    node _T_4 = bits(io_ctrl, 8, 8) @[ControlLogic.scala 109:23]
+    node _GEN_0 = mux(_T_4, UInt<4>("h1"), UInt<4>("h0")) @[ControlLogic.scala 109:27 ControlLogic.scala 110:23 ControlLogic.scala 112:23]
+    node _T_5 = eq(UInt<1>("h1"), _T_2) @[Conditional.scala 37:30]
+    node _T_6 = eq(UInt<2>("h2"), _T_2) @[Conditional.scala 37:30]
+    node _T_7 = eq(UInt<2>("h3"), _T_2) @[Conditional.scala 37:30]
+    node _T_8 = eq(UInt<3>("h4"), _T_2) @[Conditional.scala 37:30]
+    node _T_9 = eq(UInt<3>("h5"), _T_2) @[Conditional.scala 37:30]
+    node _T_10 = bits(io_ctrl, 8, 8) @[ControlLogic.scala 133:23]
+    node _GEN_1 = mux(_T_10, UInt<4>("h9"), UInt<4>("h8")) @[ControlLogic.scala 133:27 ControlLogic.scala 134:23 ControlLogic.scala 136:23]
+    node _T_11 = eq(UInt<3>("h6"), _T_2) @[Conditional.scala 37:30]
+    node _T_12 = eq(UInt<3>("h7"), _T_2) @[Conditional.scala 37:30]
+    node _GEN_2 = mux(_T_12, UInt<4>("h2"), UInt<4>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 145:21 ControlLogic.scala 94:13]
+    node _GEN_3 = mux(_T_11, UInt<4>("h3"), _GEN_2) @[Conditional.scala 39:67 ControlLogic.scala 141:21]
+    node _GEN_4 = mux(_T_9, _GEN_1, _GEN_3) @[Conditional.scala 39:67]
+    node _GEN_5 = mux(_T_8, UInt<4>("h4"), _GEN_4) @[Conditional.scala 39:67 ControlLogic.scala 129:21]
+    node _GEN_6 = mux(_T_7, UInt<4>("h7"), _GEN_5) @[Conditional.scala 39:67 ControlLogic.scala 125:21]
+    node _GEN_7 = mux(_T_6, UInt<4>("h5"), _GEN_6) @[Conditional.scala 39:67 ControlLogic.scala 121:21]
+    node _GEN_8 = mux(_T_5, UInt<4>("h6"), _GEN_7) @[Conditional.scala 39:67 ControlLogic.scala 117:21]
+    node _GEN_9 = mux(_T_3, _GEN_0, _GEN_8) @[Conditional.scala 40:58]
+    node _T_13 = eq(UInt<1>("h0"), _T) @[Conditional.scala 37:30]
+    node _T_14 = bits(io_ctrl, 7, 5) @[ControlLogic.scala 153:21]
+    node _T_15 = eq(UInt<1>("h0"), _T_14) @[Conditional.scala 37:30]
+    node _T_16 = eq(UInt<1>("h1"), _T_14) @[Conditional.scala 37:30]
+    node _T_17 = eq(UInt<2>("h2"), _T_14) @[Conditional.scala 37:30]
+    node _T_18 = eq(UInt<3>("h4"), _T_14) @[Conditional.scala 37:30]
+    node _T_19 = eq(UInt<3>("h5"), _T_14) @[Conditional.scala 37:30]
+    node _GEN_10 = mux(_T_19, UInt<1>("h1"), UInt<2>("h2")) @[Conditional.scala 39:67 ControlLogic.scala 168:23 ControlLogic.scala 98:15]
+    node _GEN_11 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 169:20 ControlLogic.scala 97:12]
+    node _GEN_12 = mux(_T_18, UInt<1>("h0"), _GEN_10) @[Conditional.scala 39:67 ControlLogic.scala 164:23]
+    node _GEN_13 = mux(_T_18, UInt<1>("h1"), _GEN_11) @[Conditional.scala 39:67 ControlLogic.scala 165:20]
+    node _GEN_14 = mux(_T_17, UInt<2>("h2"), _GEN_12) @[Conditional.scala 39:67 ControlLogic.scala 161:23]
+    node _GEN_15 = mux(_T_17, UInt<1>("h0"), _GEN_13) @[Conditional.scala 39:67 ControlLogic.scala 97:12]
+    node _GEN_16 = mux(_T_16, UInt<1>("h1"), _GEN_14) @[Conditional.scala 39:67 ControlLogic.scala 158:23]
+    node _GEN_17 = mux(_T_16, UInt<1>("h0"), _GEN_15) @[Conditional.scala 39:67 ControlLogic.scala 97:12]
+    node _GEN_18 = mux(_T_15, UInt<1>("h0"), _GEN_16) @[Conditional.scala 40:58 ControlLogic.scala 155:23]
+    node _GEN_19 = mux(_T_15, UInt<1>("h0"), _GEN_17) @[Conditional.scala 40:58 ControlLogic.scala 97:12]
+    node _T_20 = eq(UInt<2>("h3"), _T) @[Conditional.scala 37:30]
+    node _T_21 = eq(UInt<3>("h4"), _T) @[Conditional.scala 37:30]
+    node _T_22 = bits(io_ctrl, 7, 5) @[ControlLogic.scala 179:21]
+    node _T_23 = eq(UInt<1>("h0"), _T_22) @[Conditional.scala 37:30]
+    node _T_24 = eq(UInt<2>("h2"), _T_22) @[Conditional.scala 37:30]
+    node _T_25 = eq(UInt<2>("h3"), _T_22) @[Conditional.scala 37:30]
+    node _T_26 = eq(UInt<3>("h4"), _T_22) @[Conditional.scala 37:30]
+    node _T_27 = eq(UInt<3>("h6"), _T_22) @[Conditional.scala 37:30]
+    node _T_28 = eq(UInt<3>("h7"), _T_22) @[Conditional.scala 37:30]
+    node _T_29 = eq(UInt<1>("h1"), _T_22) @[Conditional.scala 37:30]
+    node _T_30 = eq(UInt<3>("h5"), _T_22) @[Conditional.scala 37:30]
+    node _T_31 = bits(io_ctrl, 8, 8) @[ControlLogic.scala 210:23]
+    node _GEN_20 = mux(_T_31, UInt<4>("h9"), UInt<4>("h8")) @[ControlLogic.scala 210:27 ControlLogic.scala 211:23 ControlLogic.scala 213:23]
+    node _GEN_21 = mux(_T_30, _GEN_20, UInt<4>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 94:13]
+    node _GEN_22 = mux(_T_29, UInt<4>("h6"), _GEN_21) @[Conditional.scala 39:67 ControlLogic.scala 206:21]
+    node _GEN_23 = mux(_T_28, UInt<4>("h2"), _GEN_22) @[Conditional.scala 39:67 ControlLogic.scala 202:21]
+    node _GEN_24 = mux(_T_27, UInt<4>("h3"), _GEN_23) @[Conditional.scala 39:67 ControlLogic.scala 198:21]
+    node _GEN_25 = mux(_T_26, UInt<4>("h4"), _GEN_24) @[Conditional.scala 39:67 ControlLogic.scala 194:21]
+    node _GEN_26 = mux(_T_25, UInt<4>("h7"), _GEN_25) @[Conditional.scala 39:67 ControlLogic.scala 190:21]
+    node _GEN_27 = mux(_T_24, UInt<4>("h5"), _GEN_26) @[Conditional.scala 39:67 ControlLogic.scala 186:21]
+    node _GEN_28 = mux(_T_23, UInt<4>("h0"), _GEN_27) @[Conditional.scala 40:58 ControlLogic.scala 182:21]
+    node _T_32 = eq(UInt<3>("h6"), _T) @[Conditional.scala 37:30]
+    node _T_33 = eq(UInt<5>("h19"), _T) @[Conditional.scala 37:30]
+    node _T_34 = eq(UInt<5>("h1c"), _T) @[Conditional.scala 37:30]
+    node _T_35 = eq(UInt<1>("h1"), io_a7) @[Conditional.scala 37:30]
+    node _T_36 = eq(UInt<2>("h2"), io_a7) @[Conditional.scala 37:30]
+    node _T_37 = eq(UInt<3>("h4"), io_a7) @[Conditional.scala 37:30]
+    node _T_38 = eq(UInt<4>("ha"), io_a7) @[Conditional.scala 37:30]
+    node _T_39 = eq(UInt<4>("hb"), io_a7) @[Conditional.scala 37:30]
+    node _T_40 = eq(UInt<6>("h22"), io_a7) @[Conditional.scala 37:30]
+    node _T_41 = eq(UInt<6>("h23"), io_a7) @[Conditional.scala 37:30]
+    node _T_42 = eq(UInt<6>("h24"), io_a7) @[Conditional.scala 37:30]
+    node _T_43 = eq(UInt<7>("h5d"), io_a7) @[Conditional.scala 37:30]
+    node _WIRE_1 = UInt<1>("h0")
+    node _GEN_29 = mux(_T_43, UInt<4>("h8"), _WIRE_1) @[Conditional.scala 39:67 ControlLogic.scala 256:19 ControlLogic.scala 101:11]
+    node _WIRE = UInt<1>("h0")
+    node _GEN_30 = mux(_T_43, UInt<1>("h1"), _WIRE) @[Conditional.scala 39:67 ControlLogic.scala 257:21 ControlLogic.scala 99:13]
+    node _GEN_31 = mux(_T_42, UInt<3>("h7"), _GEN_29) @[Conditional.scala 39:67 ControlLogic.scala 253:19]
+    node _GEN_32 = mux(_T_42, _WIRE, _GEN_30) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_33 = mux(_T_41, UInt<3>("h6"), _GEN_31) @[Conditional.scala 39:67 ControlLogic.scala 250:19]
+    node _GEN_34 = mux(_T_41, _WIRE, _GEN_32) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_35 = mux(_T_40, UInt<3>("h5"), _GEN_33) @[Conditional.scala 39:67 ControlLogic.scala 247:19]
+    node _GEN_36 = mux(_T_40, _WIRE, _GEN_34) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_37 = mux(_T_39, UInt<3>("h4"), _GEN_35) @[Conditional.scala 39:67 ControlLogic.scala 244:19]
+    node _GEN_38 = mux(_T_39, _WIRE, _GEN_36) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_39 = mux(_T_38, UInt<2>("h3"), _GEN_37) @[Conditional.scala 39:67 ControlLogic.scala 240:19]
+    node _GEN_40 = mux(_T_38, UInt<1>("h1"), _GEN_38) @[Conditional.scala 39:67 ControlLogic.scala 241:21]
+    node _GEN_41 = mux(_T_37, UInt<2>("h2"), _GEN_39) @[Conditional.scala 39:67 ControlLogic.scala 237:19]
+    node _GEN_42 = mux(_T_37, _WIRE, _GEN_40) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_43 = mux(_T_36, UInt<1>("h1"), _GEN_41) @[Conditional.scala 39:67 ControlLogic.scala 234:19]
+    node _GEN_44 = mux(_T_36, _WIRE, _GEN_42) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_45 = mux(_T_35, UInt<1>("h0"), _GEN_43) @[Conditional.scala 40:58 ControlLogic.scala 231:19]
+    node _GEN_46 = mux(_T_35, _WIRE, _GEN_44) @[Conditional.scala 40:58 ControlLogic.scala 99:13]
+    node _T_44 = eq(UInt<4>("h8"), _T) @[Conditional.scala 37:30]
+    node _T_45 = bits(io_ctrl, 7, 5) @[ControlLogic.scala 266:21]
+    node _T_46 = eq(UInt<1>("h0"), _T_45) @[Conditional.scala 37:30]
+    node _T_47 = eq(UInt<1>("h1"), _T_45) @[Conditional.scala 37:30]
+    node _T_48 = eq(UInt<2>("h2"), _T_45) @[Conditional.scala 37:30]
+    node _GEN_47 = mux(_T_48, UInt<2>("h2"), UInt<2>("h2")) @[Conditional.scala 39:67 ControlLogic.scala 274:23 ControlLogic.scala 98:15]
+    node _GEN_48 = mux(_T_47, UInt<1>("h1"), _GEN_47) @[Conditional.scala 39:67 ControlLogic.scala 271:23]
+    node _GEN_49 = mux(_T_46, UInt<1>("h0"), _GEN_48) @[Conditional.scala 40:58 ControlLogic.scala 268:23]
+    node _T_49 = eq(UInt<5>("h18"), _T) @[Conditional.scala 37:30]
+    node _T_50 = bits(io_ctrl, 7, 5) @[ControlLogic.scala 279:21]
+    node _T_51 = eq(UInt<1>("h0"), _T_50) @[Conditional.scala 37:30]
+    node _GEN_50 = mux(io_brEq, UInt<1>("h1"), UInt<1>("h0")) @[ControlLogic.scala 285:24 ControlLogic.scala 286:22 ControlLogic.scala 88:12]
+    node _T_52 = eq(UInt<1>("h1"), _T_50) @[Conditional.scala 37:30]
+    node _T_53 = eq(io_brEq, UInt<1>("h0")) @[ControlLogic.scala 294:16]
+    node _GEN_51 = mux(_T_53, UInt<1>("h1"), UInt<1>("h0")) @[ControlLogic.scala 294:25 ControlLogic.scala 295:22 ControlLogic.scala 88:12]
+    node _T_54 = eq(UInt<3>("h4"), _T_50) @[Conditional.scala 37:30]
+    node _GEN_52 = mux(io_brLT, UInt<1>("h1"), UInt<1>("h0")) @[ControlLogic.scala 303:24 ControlLogic.scala 304:22 ControlLogic.scala 88:12]
+    node _T_55 = eq(UInt<3>("h5"), _T_50) @[Conditional.scala 37:30]
+    node _T_56 = eq(io_brLT, UInt<1>("h0")) @[ControlLogic.scala 312:27]
+    node _T_57 = or(io_brEq, _T_56) @[ControlLogic.scala 312:24]
+    node _GEN_53 = mux(_T_57, UInt<1>("h1"), UInt<1>("h0")) @[ControlLogic.scala 312:36 ControlLogic.scala 313:22 ControlLogic.scala 88:12]
+    node _T_58 = eq(UInt<3>("h6"), _T_50) @[Conditional.scala 37:30]
+    node _T_59 = eq(UInt<3>("h7"), _T_50) @[Conditional.scala 37:30]
+    node _T_60 = eq(io_brLT, UInt<1>("h0")) @[ControlLogic.scala 332:27]
+    node _T_61 = or(io_brEq, _T_60) @[ControlLogic.scala 332:24]
+    node _GEN_54 = mux(_T_61, UInt<1>("h1"), UInt<1>("h0")) @[ControlLogic.scala 332:36 ControlLogic.scala 333:22 ControlLogic.scala 88:12]
+    node _GEN_55 = mux(_T_59, UInt<3>("h5"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 327:21 ControlLogic.scala 95:13]
+    node _GEN_56 = mux(_T_59, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 328:19 ControlLogic.scala 92:11]
+    node _GEN_57 = mux(_T_59, UInt<1>("h0"), UInt<1>("h1")) @[Conditional.scala 39:67 ControlLogic.scala 331:21 ControlLogic.scala 89:13]
+    node _GEN_58 = mux(_T_59, _GEN_54, UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_59 = mux(_T_58, UInt<3>("h5"), _GEN_55) @[Conditional.scala 39:67 ControlLogic.scala 317:21]
+    node _GEN_60 = mux(_T_58, UInt<1>("h1"), _GEN_56) @[Conditional.scala 39:67 ControlLogic.scala 318:19]
+    node _GEN_61 = mux(_T_58, UInt<1>("h0"), _GEN_57) @[Conditional.scala 39:67 ControlLogic.scala 321:21]
+    node _GEN_62 = mux(_T_58, _GEN_52, _GEN_58) @[Conditional.scala 39:67]
+    node _GEN_63 = mux(_T_55, UInt<3>("h5"), _GEN_59) @[Conditional.scala 39:67 ControlLogic.scala 308:21]
+    node _GEN_64 = mux(_T_55, UInt<1>("h1"), _GEN_60) @[Conditional.scala 39:67 ControlLogic.scala 309:19]
+    node _GEN_65 = mux(_T_55, UInt<1>("h0"), _GEN_61) @[Conditional.scala 39:67 ControlLogic.scala 311:21]
+    node _GEN_66 = mux(_T_55, _GEN_53, _GEN_62) @[Conditional.scala 39:67]
+    node _GEN_67 = mux(_T_55, UInt<1>("h0"), _GEN_60) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_68 = mux(_T_54, UInt<3>("h5"), _GEN_63) @[Conditional.scala 39:67 ControlLogic.scala 299:21]
+    node _GEN_69 = mux(_T_54, UInt<1>("h1"), _GEN_64) @[Conditional.scala 39:67 ControlLogic.scala 300:19]
+    node _GEN_70 = mux(_T_54, UInt<1>("h0"), _GEN_65) @[Conditional.scala 39:67 ControlLogic.scala 302:21]
+    node _GEN_71 = mux(_T_54, _GEN_52, _GEN_66) @[Conditional.scala 39:67]
+    node _GEN_72 = mux(_T_54, UInt<1>("h0"), _GEN_67) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_73 = mux(_T_52, UInt<3>("h5"), _GEN_68) @[Conditional.scala 39:67 ControlLogic.scala 290:21]
+    node _GEN_74 = mux(_T_52, UInt<1>("h1"), _GEN_69) @[Conditional.scala 39:67 ControlLogic.scala 291:19]
+    node _GEN_75 = mux(_T_52, UInt<1>("h0"), _GEN_70) @[Conditional.scala 39:67 ControlLogic.scala 293:21]
+    node _GEN_76 = mux(_T_52, _GEN_51, _GEN_71) @[Conditional.scala 39:67]
+    node _GEN_77 = mux(_T_52, UInt<1>("h0"), _GEN_72) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_78 = mux(_T_51, UInt<3>("h5"), _GEN_73) @[Conditional.scala 40:58 ControlLogic.scala 281:21]
+    node _GEN_79 = mux(_T_51, UInt<1>("h1"), _GEN_74) @[Conditional.scala 40:58 ControlLogic.scala 282:19]
+    node _GEN_80 = mux(_T_51, UInt<1>("h0"), _GEN_75) @[Conditional.scala 40:58 ControlLogic.scala 284:21]
+    node _GEN_81 = mux(_T_51, _GEN_50, _GEN_76) @[Conditional.scala 40:58]
+    node _GEN_82 = mux(_T_51, UInt<1>("h0"), _GEN_77) @[Conditional.scala 40:58 ControlLogic.scala 90:11]
+    node _T_62 = eq(UInt<4>("hd"), _T) @[Conditional.scala 37:30]
+    node _T_63 = eq(UInt<3>("h5"), _T) @[Conditional.scala 37:30]
+    node _T_64 = eq(UInt<5>("h1b"), _T) @[Conditional.scala 37:30]
+    node _GEN_83 = mux(_T_64, UInt<3>("h4"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 348:17 ControlLogic.scala 95:13]
+    node _GEN_84 = mux(_T_64, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 349:16 ControlLogic.scala 88:12]
+    node _GEN_85 = mux(_T_64, UInt<2>("h2"), UInt<1>("h1")) @[Conditional.scala 39:67 ControlLogic.scala 352:16 ControlLogic.scala 96:12]
+    node _GEN_86 = mux(_T_63, UInt<2>("h3"), _GEN_83) @[Conditional.scala 39:67 ControlLogic.scala 343:17]
+    node _GEN_87 = mux(_T_63, UInt<1>("h1"), _GEN_84) @[Conditional.scala 39:67 ControlLogic.scala 344:15]
+    node _GEN_88 = mux(_T_63, UInt<1>("h0"), _GEN_84) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_89 = mux(_T_63, UInt<1>("h1"), _GEN_85) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_90 = mux(_T_62, UInt<2>("h3"), _GEN_86) @[Conditional.scala 39:67 ControlLogic.scala 339:17]
+    node _GEN_91 = mux(_T_62, UInt<1>("h1"), _GEN_87) @[Conditional.scala 39:67 ControlLogic.scala 340:15]
+    node _GEN_92 = mux(_T_62, UInt<1>("h0"), _GEN_87) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_93 = mux(_T_62, UInt<1>("h0"), _GEN_88) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_94 = mux(_T_62, UInt<1>("h1"), _GEN_89) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_95 = mux(_T_49, _GEN_78, _GEN_90) @[Conditional.scala 39:67]
+    node _GEN_96 = mux(_T_49, _GEN_79, _GEN_92) @[Conditional.scala 39:67]
+    node _GEN_97 = mux(_T_49, _GEN_79, _GEN_91) @[Conditional.scala 39:67]
+    node _GEN_98 = mux(_T_49, _GEN_80, UInt<1>("h1")) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_99 = mux(_T_49, _GEN_81, _GEN_93) @[Conditional.scala 39:67]
+    node _GEN_100 = mux(_T_49, _GEN_82, UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_101 = mux(_T_49, UInt<1>("h1"), _GEN_94) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_102 = mux(_T_44, UInt<2>("h2"), _GEN_95) @[Conditional.scala 39:67 ControlLogic.scala 262:17]
+    node _GEN_103 = mux(_T_44, UInt<1>("h1"), _GEN_97) @[Conditional.scala 39:67 ControlLogic.scala 263:15]
+    node _GEN_104 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 264:16 ControlLogic.scala 93:12]
+    node _GEN_105 = mux(_T_44, UInt<1>("h0"), _GEN_98) @[Conditional.scala 39:67 ControlLogic.scala 265:17]
+    node _GEN_106 = mux(_T_44, _GEN_49, UInt<2>("h2")) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_107 = mux(_T_44, UInt<1>("h0"), _GEN_96) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_108 = mux(_T_44, UInt<1>("h0"), _GEN_99) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_109 = mux(_T_44, UInt<1>("h0"), _GEN_100) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_110 = mux(_T_44, UInt<1>("h1"), _GEN_101) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_111 = mux(_T_34, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 228:16 ControlLogic.scala 100:12]
+    node _GEN_112 = mux(_T_34, _GEN_45, _WIRE_1) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_113 = mux(_T_34, _GEN_46, _WIRE) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_114 = mux(_T_34, UInt<1>("h0"), _GEN_102) @[Conditional.scala 39:67 ControlLogic.scala 95:13]
+    node _GEN_115 = mux(_T_34, UInt<1>("h0"), _GEN_103) @[Conditional.scala 39:67 ControlLogic.scala 91:11]
+    node _GEN_116 = mux(_T_34, UInt<1>("h0"), _GEN_104) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_117 = mux(_T_34, UInt<1>("h1"), _GEN_105) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_118 = mux(_T_34, UInt<2>("h2"), _GEN_106) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_119 = mux(_T_34, UInt<1>("h0"), _GEN_107) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_120 = mux(_T_34, UInt<1>("h0"), _GEN_108) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_121 = mux(_T_34, UInt<1>("h0"), _GEN_109) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_122 = mux(_T_34, UInt<1>("h1"), _GEN_110) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_123 = mux(_T_33, UInt<1>("h1"), _GEN_120) @[Conditional.scala 39:67 ControlLogic.scala 222:16]
+    node _GEN_124 = mux(_T_33, UInt<1>("h1"), _GEN_114) @[Conditional.scala 39:67 ControlLogic.scala 223:17]
+    node _GEN_125 = mux(_T_33, UInt<1>("h1"), _GEN_115) @[Conditional.scala 39:67 ControlLogic.scala 224:15]
+    node _GEN_126 = mux(_T_33, UInt<2>("h2"), _GEN_122) @[Conditional.scala 39:67 ControlLogic.scala 225:16]
+    node _GEN_127 = mux(_T_33, UInt<1>("h0"), _GEN_111) @[Conditional.scala 39:67 ControlLogic.scala 100:12]
+    node _GEN_128 = mux(_T_33, _WIRE_1, _GEN_112) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_129 = mux(_T_33, _WIRE, _GEN_113) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_130 = mux(_T_33, UInt<1>("h0"), _GEN_116) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_131 = mux(_T_33, UInt<1>("h1"), _GEN_117) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_132 = mux(_T_33, UInt<2>("h2"), _GEN_118) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_133 = mux(_T_33, UInt<1>("h0"), _GEN_119) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_134 = mux(_T_33, UInt<1>("h0"), _GEN_121) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_135 = mux(_T_32, UInt<1>("h0"), _GEN_123) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_136 = mux(_T_32, UInt<1>("h0"), _GEN_124) @[Conditional.scala 39:67 ControlLogic.scala 95:13]
+    node _GEN_137 = mux(_T_32, UInt<1>("h0"), _GEN_125) @[Conditional.scala 39:67 ControlLogic.scala 91:11]
+    node _GEN_138 = mux(_T_32, UInt<1>("h1"), _GEN_126) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_139 = mux(_T_32, UInt<1>("h0"), _GEN_127) @[Conditional.scala 39:67 ControlLogic.scala 100:12]
+    node _GEN_140 = mux(_T_32, _WIRE_1, _GEN_128) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_141 = mux(_T_32, _WIRE, _GEN_129) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_142 = mux(_T_32, UInt<1>("h0"), _GEN_130) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_143 = mux(_T_32, UInt<1>("h1"), _GEN_131) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_144 = mux(_T_32, UInt<2>("h2"), _GEN_132) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_145 = mux(_T_32, UInt<1>("h0"), _GEN_133) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_146 = mux(_T_32, UInt<1>("h0"), _GEN_134) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_147 = mux(_T_21, UInt<1>("h1"), _GEN_137) @[Conditional.scala 39:67 ControlLogic.scala 177:15]
+    node _GEN_148 = mux(_T_21, UInt<1>("h1"), _GEN_136) @[Conditional.scala 39:67 ControlLogic.scala 178:17]
+    node _GEN_149 = mux(_T_21, _GEN_28, UInt<4>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 94:13]
+    node _GEN_150 = mux(_T_21, UInt<1>("h0"), _GEN_135) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_151 = mux(_T_21, UInt<1>("h1"), _GEN_138) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_152 = mux(_T_21, UInt<1>("h0"), _GEN_139) @[Conditional.scala 39:67 ControlLogic.scala 100:12]
+    node _GEN_153 = mux(_T_21, _WIRE_1, _GEN_140) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_154 = mux(_T_21, _WIRE, _GEN_141) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_155 = mux(_T_21, UInt<1>("h0"), _GEN_142) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_156 = mux(_T_21, UInt<1>("h1"), _GEN_143) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_157 = mux(_T_21, UInt<2>("h2"), _GEN_144) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_158 = mux(_T_21, UInt<1>("h0"), _GEN_145) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_159 = mux(_T_21, UInt<1>("h0"), _GEN_146) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_160 = mux(_T_20, UInt<1>("h0"), _GEN_147) @[Conditional.scala 39:67 ControlLogic.scala 91:11]
+    node _GEN_161 = mux(_T_20, UInt<1>("h0"), _GEN_148) @[Conditional.scala 39:67 ControlLogic.scala 95:13]
+    node _GEN_162 = mux(_T_20, UInt<4>("h0"), _GEN_149) @[Conditional.scala 39:67 ControlLogic.scala 94:13]
+    node _GEN_163 = mux(_T_20, UInt<1>("h0"), _GEN_150) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_164 = mux(_T_20, UInt<1>("h1"), _GEN_151) @[Conditional.scala 39:67 ControlLogic.scala 96:12]
+    node _GEN_165 = mux(_T_20, UInt<1>("h0"), _GEN_152) @[Conditional.scala 39:67 ControlLogic.scala 100:12]
+    node _GEN_166 = mux(_T_20, _WIRE_1, _GEN_153) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_167 = mux(_T_20, _WIRE, _GEN_154) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_168 = mux(_T_20, UInt<1>("h0"), _GEN_155) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_169 = mux(_T_20, UInt<1>("h1"), _GEN_156) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_170 = mux(_T_20, UInt<2>("h2"), _GEN_157) @[Conditional.scala 39:67 ControlLogic.scala 98:15]
+    node _GEN_171 = mux(_T_20, UInt<1>("h0"), _GEN_158) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_172 = mux(_T_20, UInt<1>("h0"), _GEN_159) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_173 = mux(_T_13, UInt<1>("h0"), _GEN_164) @[Conditional.scala 39:67 ControlLogic.scala 150:16]
+    node _GEN_174 = mux(_T_13, UInt<1>("h1"), _GEN_160) @[Conditional.scala 39:67 ControlLogic.scala 151:15]
+    node _GEN_175 = mux(_T_13, UInt<1>("h1"), _GEN_161) @[Conditional.scala 39:67 ControlLogic.scala 152:17]
+    node _GEN_176 = mux(_T_13, _GEN_18, _GEN_170) @[Conditional.scala 39:67]
+    node _GEN_177 = mux(_T_13, _GEN_19, UInt<1>("h0")) @[Conditional.scala 39:67 ControlLogic.scala 97:12]
+    node _GEN_178 = mux(_T_13, UInt<4>("h0"), _GEN_162) @[Conditional.scala 39:67 ControlLogic.scala 94:13]
+    node _GEN_179 = mux(_T_13, UInt<1>("h0"), _GEN_163) @[Conditional.scala 39:67 ControlLogic.scala 88:12]
+    node _GEN_180 = mux(_T_13, UInt<1>("h0"), _GEN_165) @[Conditional.scala 39:67 ControlLogic.scala 100:12]
+    node _GEN_181 = mux(_T_13, _WIRE_1, _GEN_166) @[Conditional.scala 39:67 ControlLogic.scala 101:11]
+    node _GEN_182 = mux(_T_13, _WIRE, _GEN_167) @[Conditional.scala 39:67 ControlLogic.scala 99:13]
+    node _GEN_183 = mux(_T_13, UInt<1>("h0"), _GEN_168) @[Conditional.scala 39:67 ControlLogic.scala 93:12]
+    node _GEN_184 = mux(_T_13, UInt<1>("h1"), _GEN_169) @[Conditional.scala 39:67 ControlLogic.scala 89:13]
+    node _GEN_185 = mux(_T_13, UInt<1>("h0"), _GEN_171) @[Conditional.scala 39:67 ControlLogic.scala 92:11]
+    node _GEN_186 = mux(_T_13, UInt<1>("h0"), _GEN_172) @[Conditional.scala 39:67 ControlLogic.scala 90:11]
+    node _GEN_187 = mux(_T_1, _GEN_9, _GEN_178) @[Conditional.scala 40:58]
+    node _GEN_188 = mux(_T_1, UInt<1>("h1"), _GEN_173) @[Conditional.scala 40:58 ControlLogic.scala 96:12]
+    node _GEN_189 = mux(_T_1, UInt<1>("h0"), _GEN_174) @[Conditional.scala 40:58 ControlLogic.scala 91:11]
+    node _GEN_190 = mux(_T_1, UInt<1>("h0"), _GEN_175) @[Conditional.scala 40:58 ControlLogic.scala 95:13]
+    node _GEN_191 = mux(_T_1, UInt<2>("h2"), _GEN_176) @[Conditional.scala 40:58 ControlLogic.scala 98:15]
+    node _GEN_192 = mux(_T_1, UInt<1>("h0"), _GEN_177) @[Conditional.scala 40:58 ControlLogic.scala 97:12]
+    node _GEN_193 = mux(_T_1, UInt<1>("h0"), _GEN_179) @[Conditional.scala 40:58 ControlLogic.scala 88:12]
+    node _GEN_194 = mux(_T_1, UInt<1>("h0"), _GEN_180) @[Conditional.scala 40:58 ControlLogic.scala 100:12]
+    node _GEN_195 = mux(_T_1, _WIRE_1, _GEN_181) @[Conditional.scala 40:58 ControlLogic.scala 101:11]
+    node _GEN_196 = mux(_T_1, _WIRE, _GEN_182) @[Conditional.scala 40:58 ControlLogic.scala 99:13]
+    node _GEN_197 = mux(_T_1, UInt<1>("h0"), _GEN_183) @[Conditional.scala 40:58 ControlLogic.scala 93:12]
+    node _GEN_198 = mux(_T_1, UInt<1>("h1"), _GEN_184) @[Conditional.scala 40:58 ControlLogic.scala 89:13]
+    node _GEN_199 = mux(_T_1, UInt<1>("h0"), _GEN_185) @[Conditional.scala 40:58 ControlLogic.scala 92:11]
+    node _GEN_200 = mux(_T_1, UInt<1>("h0"), _GEN_186) @[Conditional.scala 40:58 ControlLogic.scala 90:11]
+    io_pCSel <= _GEN_193
+    io_regWEn <= _GEN_198
+    io_brUn <= _GEN_200
+    io_bSel <= _GEN_189
+    io_aSel <= _GEN_199
+    io_memRW <= _GEN_197
+    io_memUn <= _GEN_192
+    io_haltPC <= _GEN_196
+    io_eCall <= _GEN_194
+    io_aLUSel <= _GEN_187
+    io_call <= _GEN_195
+    io_immSel <= _GEN_190
+    io_wBSel <= _GEN_188
+    io_memWidth <= _GEN_191
+
+  module ALU :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_aLUSel : UInt<4>
+    input io_aSel : UInt<1>
+    input io_bSel : UInt<1>
+    input io_dataA : UInt<32>
+    input io_dataB : UInt<32>
+    input io_pCIn : UInt<32>
+    input io_immIn : UInt<32>
+    output io_result : UInt<32>
+
+    node operandA = mux(io_aSel, io_pCIn, io_dataA) @[ALU.scala 31:21]
+    node operandB = mux(io_bSel, io_immIn, io_dataB) @[ALU.scala 32:21]
+    node shamt = bits(operandB, 4, 0) @[ALU.scala 33:23]
+    node _T = eq(UInt<4>("h0"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_1 = asSInt(operandA) @[ALU.scala 37:36]
+    node _T_2 = asSInt(operandB) @[ALU.scala 37:56]
+    node _T_3 = add(_T_1, _T_2) @[ALU.scala 37:39]
+    node _T_4 = tail(_T_3, 1) @[ALU.scala 37:39]
+    node _T_5 = asSInt(_T_4) @[ALU.scala 37:39]
+    node _T_6 = asUInt(_T_5) @[ALU.scala 37:66]
+    node _T_7 = eq(UInt<4>("h1"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_8 = asSInt(operandA) @[ALU.scala 40:36]
+    node _T_9 = asSInt(operandB) @[ALU.scala 40:56]
+    node _T_10 = sub(_T_8, _T_9) @[ALU.scala 40:39]
+    node _T_11 = tail(_T_10, 1) @[ALU.scala 40:39]
+    node _T_12 = asSInt(_T_11) @[ALU.scala 40:39]
+    node _T_13 = asUInt(_T_12) @[ALU.scala 40:66]
+    node _T_14 = eq(UInt<4>("h2"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_15 = and(operandA, operandB) @[ALU.scala 43:29]
+    node _T_16 = eq(UInt<4>("h3"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_17 = or(operandA, operandB) @[ALU.scala 46:29]
+    node _T_18 = eq(UInt<4>("h4"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_19 = xor(operandA, operandB) @[ALU.scala 49:29]
+    node _T_20 = eq(UInt<4>("h5"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_21 = asSInt(operandA) @[ALU.scala 52:27]
+    node _T_22 = asSInt(operandB) @[ALU.scala 52:47]
+    node _T_23 = lt(_T_21, _T_22) @[ALU.scala 52:30]
+    node _GEN_0 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 52:50 ALU.scala 53:19 ALU.scala 55:19]
+    node _T_24 = eq(UInt<4>("h6"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_25 = dshl(operandA, shamt) @[ALU.scala 59:29]
+    node _T_26 = eq(UInt<4>("h7"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_27 = lt(operandA, operandB) @[ALU.scala 62:21]
+    node _GEN_1 = mux(_T_27, UInt<1>("h1"), UInt<1>("h0")) @[ALU.scala 62:32 ALU.scala 63:19 ALU.scala 65:19]
+    node _T_28 = eq(UInt<4>("h8"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_29 = dshr(operandA, shamt) @[ALU.scala 69:29]
+    node _T_30 = eq(UInt<4>("h9"), io_aLUSel) @[Conditional.scala 37:30]
+    node _T_31 = asSInt(operandA) @[ALU.scala 72:36]
+    node _T_32 = dshr(_T_31, operandB) @[ALU.scala 72:39]
+    node _T_33 = asUInt(_T_32) @[ALU.scala 72:58]
+    node _WIRE = UInt<1>("h0")
+    node _GEN_2 = mux(_T_30, _T_33, _WIRE) @[Conditional.scala 39:67 ALU.scala 72:17 ALU.scala 28:13]
+    node _GEN_3 = mux(_T_28, _T_29, _GEN_2) @[Conditional.scala 39:67 ALU.scala 69:17]
+    node _GEN_4 = mux(_T_26, _GEN_1, _GEN_3) @[Conditional.scala 39:67]
+    node _GEN_5 = mux(_T_24, _T_25, _GEN_4) @[Conditional.scala 39:67 ALU.scala 59:17]
+    node _GEN_6 = mux(_T_20, _GEN_0, _GEN_5) @[Conditional.scala 39:67]
+    node _GEN_7 = mux(_T_18, _T_19, _GEN_6) @[Conditional.scala 39:67 ALU.scala 49:17]
+    node _GEN_8 = mux(_T_16, _T_17, _GEN_7) @[Conditional.scala 39:67 ALU.scala 46:17]
+    node _GEN_9 = mux(_T_14, _T_15, _GEN_8) @[Conditional.scala 39:67 ALU.scala 43:17]
+    node _GEN_10 = mux(_T_7, _T_13, _GEN_9) @[Conditional.scala 39:67 ALU.scala 40:17]
+    node _GEN_11 = mux(_T, _T_6, _GEN_10) @[Conditional.scala 40:58 ALU.scala 37:17]
+    io_result <= bits(_GEN_11, 31, 0)
+
+  module ImmediateGenerator :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_immIn : UInt<25>
+    input io_immSel : UInt<3>
+    output io_immOut : UInt<32>
+
+    node _T = eq(UInt<1>("h0"), io_immSel) @[Conditional.scala 37:30]
+    node _T_1 = eq(UInt<1>("h1"), io_immSel) @[Conditional.scala 37:30]
+    node _T_2 = bits(io_immIn, 24, 24) @[ImmediateGenerator.scala 30:40]
+    node _T_3 = bits(_T_2, 0, 0) @[Bitwise.scala 72:15]
+    node hi = mux(_T_3, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
+    node lo = bits(io_immIn, 24, 13) @[ImmediateGenerator.scala 30:54]
+    node _T_4 = cat(hi, lo) @[Cat.scala 30:58]
+    node _T_5 = eq(UInt<2>("h2"), io_immSel) @[Conditional.scala 37:30]
+    node _T_6 = bits(io_immIn, 24, 24) @[ImmediateGenerator.scala 33:40]
+    node _T_7 = bits(_T_6, 0, 0) @[Bitwise.scala 72:15]
+    node hi_hi = mux(_T_7, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
+    node hi_lo = bits(io_immIn, 24, 18) @[ImmediateGenerator.scala 33:54]
+    node lo_1 = bits(io_immIn, 4, 0) @[ImmediateGenerator.scala 33:71]
+    node hi_1 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
+    node _T_8 = cat(hi_1, lo_1) @[Cat.scala 30:58]
+    node _T_9 = eq(UInt<2>("h3"), io_immSel) @[Conditional.scala 37:30]
+    node hi_2 = bits(io_immIn, 24, 5) @[ImmediateGenerator.scala 36:32]
+    node lo_2 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
+    node _T_10 = cat(hi_2, lo_2) @[Cat.scala 30:58]
+    node _T_11 = eq(UInt<3>("h4"), io_immSel) @[Conditional.scala 37:30]
+    node _T_12 = bits(io_immIn, 24, 24) @[ImmediateGenerator.scala 39:40]
+    node _T_13 = bits(_T_12, 0, 0) @[Bitwise.scala 72:15]
+    node hi_hi_hi = mux(_T_13, UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12]
+    node hi_hi_lo = bits(io_immIn, 24, 24) @[ImmediateGenerator.scala 39:54]
+    node hi_lo_1 = bits(io_immIn, 12, 5) @[ImmediateGenerator.scala 39:68]
+    node lo_hi_hi = bits(io_immIn, 13, 13) @[ImmediateGenerator.scala 39:84]
+    node lo_hi_lo = bits(io_immIn, 23, 14) @[ImmediateGenerator.scala 39:98]
+    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[Cat.scala 30:58]
+    node lo_3 = cat(lo_hi, UInt<1>("h0")) @[Cat.scala 30:58]
+    node hi_hi_1 = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
+    node hi_3 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
+    node _T_14 = cat(hi_3, lo_3) @[Cat.scala 30:58]
+    node _T_15 = eq(UInt<3>("h5"), io_immSel) @[Conditional.scala 37:30]
+    node _T_16 = bits(io_immIn, 24, 24) @[ImmediateGenerator.scala 42:40]
+    node _T_17 = bits(_T_16, 0, 0) @[Bitwise.scala 72:15]
+    node hi_hi_2 = mux(_T_17, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
+    node hi_lo_2 = bits(io_immIn, 24, 18) @[ImmediateGenerator.scala 42:54]
+    node lo_hi_1 = bits(io_immIn, 4, 1) @[ImmediateGenerator.scala 42:71]
+    node lo_4 = cat(lo_hi_1, UInt<1>("h0")) @[Cat.scala 30:58]
+    node hi_4 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
+    node _T_18 = cat(hi_4, lo_4) @[Cat.scala 30:58]
+    node _WIRE = UInt<1>("h0")
+    node _GEN_0 = mux(_T_15, _T_18, _WIRE) @[Conditional.scala 39:67 ImmediateGenerator.scala 42:17 ImmediateGenerator.scala 22:13]
+    node _GEN_1 = mux(_T_11, _T_14, _GEN_0) @[Conditional.scala 39:67 ImmediateGenerator.scala 39:17]
+    node _GEN_2 = mux(_T_9, _T_10, _GEN_1) @[Conditional.scala 39:67 ImmediateGenerator.scala 36:17]
+    node _GEN_3 = mux(_T_5, _T_8, _GEN_2) @[Conditional.scala 39:67 ImmediateGenerator.scala 33:17]
+    node _GEN_4 = mux(_T_1, _T_4, _GEN_3) @[Conditional.scala 39:67 ImmediateGenerator.scala 30:17]
+    node _GEN_5 = mux(_T, UInt<1>("h0"), _GEN_4) @[Conditional.scala 40:58 ImmediateGenerator.scala 27:17]
+    io_immOut <= bits(_GEN_5, 31, 0)
+
+  module DataMemory :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_address : UInt<32>
+    input io_dataIn : UInt<32>
+    input io_memRW : UInt<1>
+    input io_memUn : UInt<1>
+    input io_memWidth : UInt<2>
+    output io_dataOut : UInt<32>
+
+    mem dataMem : @[DataMemory.scala 19:20]
+      data-type => UInt<8>
+      depth => 2097152
+      read-latency => 0
+      write-latency => 1
+      reader => MPORT_7
+      reader => MPORT_8
+      reader => lo
+      reader => hi_1
+      reader => lo_1
+      reader => MPORT_9
+      reader => hi_3
+      reader => lo_2
+      reader => hi_hi
+      reader => hi_lo
+      reader => lo_hi
+      reader => lo_lo
+      writer => MPORT
+      writer => MPORT_1
+      writer => MPORT_2
+      writer => MPORT_3
+      writer => MPORT_4
+      writer => MPORT_5
+      writer => MPORT_6
+      read-under-write => undefined
+    node _T = eq(UInt<1>("h0"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_1 = bits(io_dataIn, 7, 0) @[DataMemory.scala 27:44]
+    node _T_2 = bits(io_address, 20, 0)
+    node _T_3 = eq(UInt<1>("h1"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_4 = bits(io_dataIn, 7, 0) @[DataMemory.scala 30:44]
+    node _T_5 = bits(io_address, 20, 0)
+    node _T_6 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 31:34]
+    node _T_7 = tail(_T_6, 1) @[DataMemory.scala 31:34]
+    node _T_8 = bits(io_dataIn, 15, 8) @[DataMemory.scala 31:50]
+    node _T_9 = bits(_T_7, 20, 0)
+    node _T_10 = eq(UInt<2>("h2"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_11 = bits(io_dataIn, 7, 0) @[DataMemory.scala 34:44]
+    node _T_12 = bits(io_address, 20, 0)
+    node _T_13 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 35:34]
+    node _T_14 = tail(_T_13, 1) @[DataMemory.scala 35:34]
+    node _T_15 = bits(io_dataIn, 15, 8) @[DataMemory.scala 35:50]
+    node _T_16 = bits(_T_14, 20, 0)
+    node _T_17 = add(io_address, UInt<2>("h2")) @[DataMemory.scala 36:34]
+    node _T_18 = tail(_T_17, 1) @[DataMemory.scala 36:34]
+    node _T_19 = bits(io_dataIn, 23, 16) @[DataMemory.scala 36:50]
+    node _T_20 = bits(_T_18, 20, 0)
+    node _T_21 = add(io_address, UInt<2>("h3")) @[DataMemory.scala 37:34]
+    node _T_22 = tail(_T_21, 1) @[DataMemory.scala 37:34]
+    node _T_23 = bits(io_dataIn, 31, 24) @[DataMemory.scala 37:50]
+    node _T_24 = bits(_T_22, 20, 0)
+    node _GEN_0 = validif(_T_10, _T_12) @[Conditional.scala 39:67]
+    node _GEN_1 = validif(_T_10, clock) @[Conditional.scala 39:67]
+    node _GEN_2 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_3 = validif(_T_10, UInt<1>("h1")) @[Conditional.scala 39:67]
+    node _GEN_4 = validif(_T_10, _T_11) @[Conditional.scala 39:67]
+    node _GEN_5 = validif(_T_10, _T_16) @[Conditional.scala 39:67]
+    node _GEN_6 = validif(_T_10, _T_15) @[Conditional.scala 39:67]
+    node _GEN_7 = validif(_T_10, _T_20) @[Conditional.scala 39:67]
+    node _GEN_8 = validif(_T_10, _T_19) @[Conditional.scala 39:67]
+    node _GEN_9 = validif(_T_10, _T_24) @[Conditional.scala 39:67]
+    node _GEN_10 = validif(_T_10, _T_23) @[Conditional.scala 39:67]
+    node _GEN_11 = validif(_T_3, _T_5) @[Conditional.scala 39:67]
+    node _GEN_12 = validif(_T_3, clock) @[Conditional.scala 39:67]
+    node _GEN_13 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_14 = validif(_T_3, UInt<1>("h1")) @[Conditional.scala 39:67]
+    node _GEN_15 = validif(_T_3, _T_4) @[Conditional.scala 39:67]
+    node _GEN_16 = validif(_T_3, _T_9) @[Conditional.scala 39:67]
+    node _GEN_17 = validif(_T_3, _T_8) @[Conditional.scala 39:67]
+    node _GEN_18 = validif(eq(_T_3, UInt<1>("h0")), _GEN_0) @[Conditional.scala 39:67]
+    node _GEN_19 = validif(eq(_T_3, UInt<1>("h0")), _GEN_1) @[Conditional.scala 39:67]
+    node _GEN_20 = mux(_T_3, UInt<1>("h0"), _GEN_2) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_21 = validif(eq(_T_3, UInt<1>("h0")), _GEN_3) @[Conditional.scala 39:67]
+    node _GEN_22 = validif(eq(_T_3, UInt<1>("h0")), _GEN_4) @[Conditional.scala 39:67]
+    node _GEN_23 = validif(eq(_T_3, UInt<1>("h0")), _GEN_5) @[Conditional.scala 39:67]
+    node _GEN_24 = validif(eq(_T_3, UInt<1>("h0")), _GEN_6) @[Conditional.scala 39:67]
+    node _GEN_25 = validif(eq(_T_3, UInt<1>("h0")), _GEN_7) @[Conditional.scala 39:67]
+    node _GEN_26 = validif(eq(_T_3, UInt<1>("h0")), _GEN_8) @[Conditional.scala 39:67]
+    node _GEN_27 = validif(eq(_T_3, UInt<1>("h0")), _GEN_9) @[Conditional.scala 39:67]
+    node _GEN_28 = validif(eq(_T_3, UInt<1>("h0")), _GEN_10) @[Conditional.scala 39:67]
+    node _GEN_29 = validif(_T, _T_2) @[Conditional.scala 40:58]
+    node _GEN_30 = validif(_T, clock) @[Conditional.scala 40:58]
+    node _GEN_31 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_32 = validif(_T, UInt<1>("h1")) @[Conditional.scala 40:58]
+    node _GEN_33 = validif(_T, _T_1) @[Conditional.scala 40:58]
+    node _GEN_34 = validif(eq(_T, UInt<1>("h0")), _GEN_11) @[Conditional.scala 40:58]
+    node _GEN_35 = validif(eq(_T, UInt<1>("h0")), _GEN_12) @[Conditional.scala 40:58]
+    node _GEN_36 = mux(_T, UInt<1>("h0"), _GEN_13) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_37 = validif(eq(_T, UInt<1>("h0")), _GEN_14) @[Conditional.scala 40:58]
+    node _GEN_38 = validif(eq(_T, UInt<1>("h0")), _GEN_15) @[Conditional.scala 40:58]
+    node _GEN_39 = validif(eq(_T, UInt<1>("h0")), _GEN_16) @[Conditional.scala 40:58]
+    node _GEN_40 = validif(eq(_T, UInt<1>("h0")), _GEN_17) @[Conditional.scala 40:58]
+    node _GEN_41 = validif(eq(_T, UInt<1>("h0")), _GEN_18) @[Conditional.scala 40:58]
+    node _GEN_42 = validif(eq(_T, UInt<1>("h0")), _GEN_19) @[Conditional.scala 40:58]
+    node _GEN_43 = mux(_T, UInt<1>("h0"), _GEN_20) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_44 = validif(eq(_T, UInt<1>("h0")), _GEN_21) @[Conditional.scala 40:58]
+    node _GEN_45 = validif(eq(_T, UInt<1>("h0")), _GEN_22) @[Conditional.scala 40:58]
+    node _GEN_46 = validif(eq(_T, UInt<1>("h0")), _GEN_23) @[Conditional.scala 40:58]
+    node _GEN_47 = validif(eq(_T, UInt<1>("h0")), _GEN_24) @[Conditional.scala 40:58]
+    node _GEN_48 = validif(eq(_T, UInt<1>("h0")), _GEN_25) @[Conditional.scala 40:58]
+    node _GEN_49 = validif(eq(_T, UInt<1>("h0")), _GEN_26) @[Conditional.scala 40:58]
+    node _GEN_50 = validif(eq(_T, UInt<1>("h0")), _GEN_27) @[Conditional.scala 40:58]
+    node _GEN_51 = validif(eq(_T, UInt<1>("h0")), _GEN_28) @[Conditional.scala 40:58]
+    node _GEN_52 = validif(io_memRW, _GEN_29) @[DataMemory.scala 24:17]
+    node _GEN_53 = validif(io_memRW, _GEN_30) @[DataMemory.scala 24:17]
+    node _GEN_54 = mux(io_memRW, _GEN_31, UInt<1>("h0")) @[DataMemory.scala 24:17 DataMemory.scala 19:20]
+    node _GEN_55 = validif(io_memRW, _GEN_32) @[DataMemory.scala 24:17]
+    node _GEN_56 = validif(io_memRW, _GEN_33) @[DataMemory.scala 24:17]
+    node _GEN_57 = validif(io_memRW, _GEN_34) @[DataMemory.scala 24:17]
+    node _GEN_58 = validif(io_memRW, _GEN_35) @[DataMemory.scala 24:17]
+    node _GEN_59 = mux(io_memRW, _GEN_36, UInt<1>("h0")) @[DataMemory.scala 24:17 DataMemory.scala 19:20]
+    node _GEN_60 = validif(io_memRW, _GEN_37) @[DataMemory.scala 24:17]
+    node _GEN_61 = validif(io_memRW, _GEN_38) @[DataMemory.scala 24:17]
+    node _GEN_62 = validif(io_memRW, _GEN_39) @[DataMemory.scala 24:17]
+    node _GEN_63 = validif(io_memRW, _GEN_40) @[DataMemory.scala 24:17]
+    node _GEN_64 = validif(io_memRW, _GEN_41) @[DataMemory.scala 24:17]
+    node _GEN_65 = validif(io_memRW, _GEN_42) @[DataMemory.scala 24:17]
+    node _GEN_66 = mux(io_memRW, _GEN_43, UInt<1>("h0")) @[DataMemory.scala 24:17 DataMemory.scala 19:20]
+    node _GEN_67 = validif(io_memRW, _GEN_44) @[DataMemory.scala 24:17]
+    node _GEN_68 = validif(io_memRW, _GEN_45) @[DataMemory.scala 24:17]
+    node _GEN_69 = validif(io_memRW, _GEN_46) @[DataMemory.scala 24:17]
+    node _GEN_70 = validif(io_memRW, _GEN_47) @[DataMemory.scala 24:17]
+    node _GEN_71 = validif(io_memRW, _GEN_48) @[DataMemory.scala 24:17]
+    node _GEN_72 = validif(io_memRW, _GEN_49) @[DataMemory.scala 24:17]
+    node _GEN_73 = validif(io_memRW, _GEN_50) @[DataMemory.scala 24:17]
+    node _GEN_74 = validif(io_memRW, _GEN_51) @[DataMemory.scala 24:17]
+    node _T_25 = eq(UInt<1>("h0"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_26 = bits(io_address, 20, 0) @[DataMemory.scala 46:35]
+    node _T_27 = bits(io_address, 20, 0) @[DataMemory.scala 48:47]
+    node _T_28 = bits(dataMem.MPORT_8.data, 7, 7) @[DataMemory.scala 48:59]
+    node _T_29 = bits(_T_28, 0, 0) @[Bitwise.scala 72:15]
+    node hi = mux(_T_29, UInt<24>("hffffff"), UInt<24>("h0")) @[Bitwise.scala 72:12]
+    node _T_30 = bits(io_address, 20, 0) @[DataMemory.scala 48:76]
+    node _T_31 = cat(hi, dataMem.lo.data) @[Cat.scala 30:58]
+    node _GEN_75 = validif(io_memUn, _T_26) @[DataMemory.scala 45:21 DataMemory.scala 46:35]
+    node _GEN_76 = validif(io_memUn, clock) @[DataMemory.scala 45:21 DataMemory.scala 46:35]
+    node _GEN_77 = mux(io_memUn, UInt<1>("h1"), UInt<1>("h0")) @[DataMemory.scala 45:21 DataMemory.scala 46:35 DataMemory.scala 19:20]
+    node _GEN_78 = mux(io_memUn, dataMem.MPORT_7.data, _T_31) @[DataMemory.scala 45:21 DataMemory.scala 46:20 DataMemory.scala 48:20]
+    node _GEN_79 = validif(eq(io_memUn, UInt<1>("h0")), _T_27) @[DataMemory.scala 45:21 DataMemory.scala 48:47]
+    node _GEN_80 = validif(eq(io_memUn, UInt<1>("h0")), clock) @[DataMemory.scala 45:21 DataMemory.scala 48:47]
+    node _GEN_81 = mux(io_memUn, UInt<1>("h0"), UInt<1>("h1")) @[DataMemory.scala 45:21 DataMemory.scala 19:20 DataMemory.scala 48:47]
+    node _GEN_82 = validif(eq(io_memUn, UInt<1>("h0")), _T_30) @[DataMemory.scala 45:21 DataMemory.scala 48:76]
+    node _T_32 = eq(UInt<1>("h1"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_33 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 53:51]
+    node _T_34 = tail(_T_33, 1) @[DataMemory.scala 53:51]
+    node _T_35 = bits(_T_34, 20, 0) @[DataMemory.scala 53:39]
+    node _T_36 = bits(io_address, 20, 0) @[DataMemory.scala 53:71]
+    node _T_37 = cat(dataMem.hi_1.data, dataMem.lo_1.data) @[Cat.scala 30:58]
+    node _T_38 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 55:59]
+    node _T_39 = tail(_T_38, 1) @[DataMemory.scala 55:59]
+    node _T_40 = bits(_T_39, 20, 0) @[DataMemory.scala 55:47]
+    node _T_41 = bits(dataMem.MPORT_9.data, 7, 7) @[DataMemory.scala 55:65]
+    node _T_42 = bits(_T_41, 0, 0) @[Bitwise.scala 72:15]
+    node hi_2 = mux(_T_42, UInt<16>("hffff"), UInt<16>("h0")) @[Bitwise.scala 72:12]
+    node _T_43 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 55:98]
+    node _T_44 = tail(_T_43, 1) @[DataMemory.scala 55:98]
+    node _T_45 = bits(_T_44, 20, 0) @[DataMemory.scala 55:86]
+    node _T_46 = bits(io_address, 20, 0) @[DataMemory.scala 55:118]
+    node lo_3 = cat(dataMem.hi_3.data, dataMem.lo_2.data) @[Cat.scala 30:58]
+    node _T_47 = cat(hi_2, lo_3) @[Cat.scala 30:58]
+    node _GEN_83 = validif(io_memUn, _T_35) @[DataMemory.scala 52:21 DataMemory.scala 53:39]
+    node _GEN_84 = validif(io_memUn, _T_36) @[DataMemory.scala 52:21 DataMemory.scala 53:71]
+    node _GEN_85 = mux(io_memUn, _T_37, _T_47) @[DataMemory.scala 52:21 DataMemory.scala 53:20 DataMemory.scala 55:20]
+    node _GEN_86 = validif(eq(io_memUn, UInt<1>("h0")), _T_40) @[DataMemory.scala 52:21 DataMemory.scala 55:47]
+    node _GEN_87 = validif(eq(io_memUn, UInt<1>("h0")), _T_45) @[DataMemory.scala 52:21 DataMemory.scala 55:86]
+    node _GEN_88 = validif(eq(io_memUn, UInt<1>("h0")), _T_46) @[DataMemory.scala 52:21 DataMemory.scala 55:118]
+    node _T_48 = eq(UInt<2>("h2"), io_memWidth) @[Conditional.scala 37:30]
+    node _T_49 = add(io_address, UInt<2>("h3")) @[DataMemory.scala 59:49]
+    node _T_50 = tail(_T_49, 1) @[DataMemory.scala 59:49]
+    node _T_51 = bits(_T_50, 20, 0) @[DataMemory.scala 59:37]
+    node _T_52 = add(io_address, UInt<2>("h2")) @[DataMemory.scala 59:80]
+    node _T_53 = tail(_T_52, 1) @[DataMemory.scala 59:80]
+    node _T_54 = bits(_T_53, 20, 0) @[DataMemory.scala 59:68]
+    node _T_55 = add(io_address, UInt<1>("h1")) @[DataMemory.scala 59:111]
+    node _T_56 = tail(_T_55, 1) @[DataMemory.scala 59:111]
+    node _T_57 = bits(_T_56, 20, 0) @[DataMemory.scala 59:99]
+    node _T_58 = bits(io_address, 20, 0) @[DataMemory.scala 59:130]
+    node lo_4 = cat(dataMem.lo_hi.data, dataMem.lo_lo.data) @[Cat.scala 30:58]
+    node hi_4 = cat(dataMem.hi_hi.data, dataMem.hi_lo.data) @[Cat.scala 30:58]
+    node _T_59 = cat(hi_4, lo_4) @[Cat.scala 30:58]
+    node _GEN_89 = validif(_T_48, _T_51) @[Conditional.scala 39:67 DataMemory.scala 59:37]
+    node _GEN_90 = validif(_T_48, clock) @[Conditional.scala 39:67 DataMemory.scala 59:37]
+    node _GEN_91 = mux(_T_48, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 DataMemory.scala 59:37 DataMemory.scala 19:20]
+    node _GEN_92 = validif(_T_48, _T_54) @[Conditional.scala 39:67 DataMemory.scala 59:68]
+    node _GEN_93 = validif(_T_48, _T_57) @[Conditional.scala 39:67 DataMemory.scala 59:99]
+    node _GEN_94 = validif(_T_48, _T_58) @[Conditional.scala 39:67 DataMemory.scala 59:130]
+    node _WIRE = UInt<1>("h0")
+    node _GEN_95 = mux(_T_48, _T_59, _WIRE) @[Conditional.scala 39:67 DataMemory.scala 59:18 DataMemory.scala 21:14]
+    node _GEN_96 = validif(_T_32, _GEN_83) @[Conditional.scala 39:67]
+    node _GEN_97 = validif(_T_32, _GEN_76) @[Conditional.scala 39:67]
+    node _GEN_98 = mux(_T_32, _GEN_77, UInt<1>("h0")) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_99 = validif(_T_32, _GEN_84) @[Conditional.scala 39:67]
+    node _GEN_100 = mux(_T_32, _GEN_85, _GEN_95) @[Conditional.scala 39:67]
+    node _GEN_101 = validif(_T_32, _GEN_86) @[Conditional.scala 39:67]
+    node _GEN_102 = validif(_T_32, _GEN_80) @[Conditional.scala 39:67]
+    node _GEN_103 = mux(_T_32, _GEN_81, UInt<1>("h0")) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_104 = validif(_T_32, _GEN_87) @[Conditional.scala 39:67]
+    node _GEN_105 = validif(_T_32, _GEN_88) @[Conditional.scala 39:67]
+    node _GEN_106 = validif(eq(_T_32, UInt<1>("h0")), _GEN_89) @[Conditional.scala 39:67]
+    node _GEN_107 = validif(eq(_T_32, UInt<1>("h0")), _GEN_90) @[Conditional.scala 39:67]
+    node _GEN_108 = mux(_T_32, UInt<1>("h0"), _GEN_91) @[Conditional.scala 39:67 DataMemory.scala 19:20]
+    node _GEN_109 = validif(eq(_T_32, UInt<1>("h0")), _GEN_92) @[Conditional.scala 39:67]
+    node _GEN_110 = validif(eq(_T_32, UInt<1>("h0")), _GEN_93) @[Conditional.scala 39:67]
+    node _GEN_111 = validif(eq(_T_32, UInt<1>("h0")), _GEN_94) @[Conditional.scala 39:67]
+    node _GEN_112 = validif(_T_25, _GEN_75) @[Conditional.scala 40:58]
+    node _GEN_113 = validif(_T_25, _GEN_76) @[Conditional.scala 40:58]
+    node _GEN_114 = mux(_T_25, _GEN_77, UInt<1>("h0")) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_115 = mux(_T_25, _GEN_78, _GEN_100) @[Conditional.scala 40:58]
+    node _GEN_116 = validif(_T_25, _GEN_79) @[Conditional.scala 40:58]
+    node _GEN_117 = validif(_T_25, _GEN_80) @[Conditional.scala 40:58]
+    node _GEN_118 = mux(_T_25, _GEN_81, UInt<1>("h0")) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_119 = validif(_T_25, _GEN_82) @[Conditional.scala 40:58]
+    node _GEN_120 = validif(eq(_T_25, UInt<1>("h0")), _GEN_96) @[Conditional.scala 40:58]
+    node _GEN_121 = validif(eq(_T_25, UInt<1>("h0")), _GEN_97) @[Conditional.scala 40:58]
+    node _GEN_122 = mux(_T_25, UInt<1>("h0"), _GEN_98) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_123 = validif(eq(_T_25, UInt<1>("h0")), _GEN_99) @[Conditional.scala 40:58]
+    node _GEN_124 = validif(eq(_T_25, UInt<1>("h0")), _GEN_101) @[Conditional.scala 40:58]
+    node _GEN_125 = validif(eq(_T_25, UInt<1>("h0")), _GEN_102) @[Conditional.scala 40:58]
+    node _GEN_126 = mux(_T_25, UInt<1>("h0"), _GEN_103) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_127 = validif(eq(_T_25, UInt<1>("h0")), _GEN_104) @[Conditional.scala 40:58]
+    node _GEN_128 = validif(eq(_T_25, UInt<1>("h0")), _GEN_105) @[Conditional.scala 40:58]
+    node _GEN_129 = validif(eq(_T_25, UInt<1>("h0")), _GEN_106) @[Conditional.scala 40:58]
+    node _GEN_130 = validif(eq(_T_25, UInt<1>("h0")), _GEN_107) @[Conditional.scala 40:58]
+    node _GEN_131 = mux(_T_25, UInt<1>("h0"), _GEN_108) @[Conditional.scala 40:58 DataMemory.scala 19:20]
+    node _GEN_132 = validif(eq(_T_25, UInt<1>("h0")), _GEN_109) @[Conditional.scala 40:58]
+    node _GEN_133 = validif(eq(_T_25, UInt<1>("h0")), _GEN_110) @[Conditional.scala 40:58]
+    node _GEN_134 = validif(eq(_T_25, UInt<1>("h0")), _GEN_111) @[Conditional.scala 40:58]
+    io_dataOut <= _GEN_115
+    dataMem.MPORT_7.addr <= _GEN_112
+    dataMem.MPORT_7.en <= _GEN_114
+    dataMem.MPORT_7.clk <= _GEN_113
+    dataMem.MPORT_8.addr <= _GEN_116
+    dataMem.MPORT_8.en <= _GEN_118
+    dataMem.MPORT_8.clk <= _GEN_117
+    dataMem.lo.addr <= _GEN_119
+    dataMem.lo.en <= _GEN_118
+    dataMem.lo.clk <= _GEN_117
+    dataMem.hi_1.addr <= _GEN_120
+    dataMem.hi_1.en <= _GEN_122
+    dataMem.hi_1.clk <= _GEN_121
+    dataMem.lo_1.addr <= _GEN_123
+    dataMem.lo_1.en <= _GEN_122
+    dataMem.lo_1.clk <= _GEN_121
+    dataMem.MPORT_9.addr <= _GEN_124
+    dataMem.MPORT_9.en <= _GEN_126
+    dataMem.MPORT_9.clk <= _GEN_125
+    dataMem.hi_3.addr <= _GEN_127
+    dataMem.hi_3.en <= _GEN_126
+    dataMem.hi_3.clk <= _GEN_125
+    dataMem.lo_2.addr <= _GEN_128
+    dataMem.lo_2.en <= _GEN_126
+    dataMem.lo_2.clk <= _GEN_125
+    dataMem.hi_hi.addr <= _GEN_129
+    dataMem.hi_hi.en <= _GEN_131
+    dataMem.hi_hi.clk <= _GEN_130
+    dataMem.hi_lo.addr <= _GEN_132
+    dataMem.hi_lo.en <= _GEN_131
+    dataMem.hi_lo.clk <= _GEN_130
+    dataMem.lo_hi.addr <= _GEN_133
+    dataMem.lo_hi.en <= _GEN_131
+    dataMem.lo_hi.clk <= _GEN_130
+    dataMem.lo_lo.addr <= _GEN_134
+    dataMem.lo_lo.en <= _GEN_131
+    dataMem.lo_lo.clk <= _GEN_130
+    dataMem.MPORT.addr <= _GEN_52
+    dataMem.MPORT.en <= _GEN_54
+    dataMem.MPORT.clk <= _GEN_53
+    dataMem.MPORT.data <= _GEN_56
+    dataMem.MPORT.mask <= _GEN_55
+    dataMem.MPORT_1.addr <= _GEN_57
+    dataMem.MPORT_1.en <= _GEN_59
+    dataMem.MPORT_1.clk <= _GEN_58
+    dataMem.MPORT_1.data <= _GEN_61
+    dataMem.MPORT_1.mask <= _GEN_60
+    dataMem.MPORT_2.addr <= _GEN_62
+    dataMem.MPORT_2.en <= _GEN_59
+    dataMem.MPORT_2.clk <= _GEN_58
+    dataMem.MPORT_2.data <= _GEN_63
+    dataMem.MPORT_2.mask <= _GEN_60
+    dataMem.MPORT_3.addr <= _GEN_64
+    dataMem.MPORT_3.en <= _GEN_66
+    dataMem.MPORT_3.clk <= _GEN_65
+    dataMem.MPORT_3.data <= _GEN_68
+    dataMem.MPORT_3.mask <= _GEN_67
+    dataMem.MPORT_4.addr <= _GEN_69
+    dataMem.MPORT_4.en <= _GEN_66
+    dataMem.MPORT_4.clk <= _GEN_65
+    dataMem.MPORT_4.data <= _GEN_70
+    dataMem.MPORT_4.mask <= _GEN_67
+    dataMem.MPORT_5.addr <= _GEN_71
+    dataMem.MPORT_5.en <= _GEN_66
+    dataMem.MPORT_5.clk <= _GEN_65
+    dataMem.MPORT_5.data <= _GEN_72
+    dataMem.MPORT_5.mask <= _GEN_67
+    dataMem.MPORT_6.addr <= _GEN_73
+    dataMem.MPORT_6.en <= _GEN_66
+    dataMem.MPORT_6.clk <= _GEN_65
+    dataMem.MPORT_6.data <= _GEN_74
+    dataMem.MPORT_6.mask <= _GEN_67
+
+  module WriteBackSelector :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_memIn : UInt<32>
+    input io_aLUIn : UInt<32>
+    input io_pCplus4 : UInt<32>
+    input io_wBSel : UInt<2>
+    output io_wBOut : UInt<32>
+
+    node _T = eq(UInt<1>("h0"), io_wBSel) @[Conditional.scala 37:30]
+    node _T_1 = eq(UInt<1>("h1"), io_wBSel) @[Conditional.scala 37:30]
+    node _T_2 = eq(UInt<2>("h2"), io_wBSel) @[Conditional.scala 37:30]
+    node _WIRE = UInt<1>("h0")
+    node _GEN_0 = mux(_T_2, io_pCplus4, _WIRE) @[Conditional.scala 39:67 WriteBackSelector.scala 33:16 WriteBackSelector.scala 20:12]
+    node _GEN_1 = mux(_T_1, io_aLUIn, _GEN_0) @[Conditional.scala 39:67 WriteBackSelector.scala 29:16]
+    node _GEN_2 = mux(_T, io_memIn, _GEN_1) @[Conditional.scala 40:58 WriteBackSelector.scala 25:16]
+    io_wBOut <= _GEN_2
+
+  module BranchComparator :
+    input clock : Clock
+    input reset : UInt<1>
+    input io_dataA : UInt<32>
+    input io_dataB : UInt<32>
+    input io_brUn : UInt<1>
+    output io_brEq : UInt<1>
+    output io_brLT : UInt<1>
+
+    node _T = eq(io_dataA, io_dataB) @[BranchComparator.scala 10:23]
+    node _T_1 = lt(io_dataA, io_dataB) @[BranchComparator.scala 13:25]
+    node _T_2 = asSInt(io_dataA) @[BranchComparator.scala 15:31]
+    node _T_3 = asSInt(io_dataB) @[BranchComparator.scala 15:51]
+    node _T_4 = lt(_T_2, _T_3) @[BranchComparator.scala 15:34]
+    node _GEN_0 = mux(io_brUn, _T_1, _T_4) @[BranchComparator.scala 12:16 BranchComparator.scala 13:13 BranchComparator.scala 15:13]
+    io_brEq <= _T @[BranchComparator.scala 10:11]
+    io_brLT <= _GEN_0
+
+  module Processor :
+    input clock : Clock
+    input reset : UInt<1>
+    output io_haltOut : UInt<1>
+
+    inst programCounter of ProgramCounter @[Processor.scala 12:30]
+    inst instructionMemory of InstructionMemory @[Processor.scala 13:33]
+    inst instructionDecoder of InstructionDecoder @[Processor.scala 14:34]
+    inst registerBank of RegisterBank @[Processor.scala 15:28]
+    inst controlLogic of ControlLogic @[Processor.scala 16:28]
+    inst arithmeticLogicUnit of ALU @[Processor.scala 17:35]
+    inst immediateGenerator of ImmediateGenerator @[Processor.scala 18:34]
+    inst dataMemory of DataMemory @[Processor.scala 19:26]
+    inst writeBackSelector of WriteBackSelector @[Processor.scala 20:33]
+    inst branchComparator of BranchComparator @[Processor.scala 21:32]
+    node _T = dshr(programCounter.io_pCOut, UInt<2>("h2")) @[Processor.scala 31:59]
+    io_haltOut <= controlLogic.io_haltPC @[Processor.scala 86:14]
+    programCounter.clock <= clock
+    programCounter.reset <= reset
+    programCounter.io_pCSel <= controlLogic.io_pCSel @[Processor.scala 26:27]
+    programCounter.io_haltPC <= controlLogic.io_haltPC @[Processor.scala 28:28]
+    programCounter.io_aLUIn <= arithmeticLogicUnit.io_result @[Processor.scala 27:27]
+    instructionMemory.clock <= clock
+    instructionMemory.reset <= reset
+    instructionMemory.io_address <= _T @[Processor.scala 31:32]
+    instructionDecoder.clock <= clock
+    instructionDecoder.reset <= reset
+    instructionDecoder.io_inst <= instructionMemory.io_instOut @[Processor.scala 34:30]
+    registerBank.clock <= clock
+    registerBank.reset <= reset
+    registerBank.io_rd <= instructionDecoder.io_rd @[Processor.scala 37:22]
+    registerBank.io_rs1 <= instructionDecoder.io_rs1 @[Processor.scala 38:23]
+    registerBank.io_rs2 <= instructionDecoder.io_rs2 @[Processor.scala 39:23]
+    registerBank.io_dataIn <= writeBackSelector.io_wBOut @[Processor.scala 40:26]
+    registerBank.io_regWrite <= controlLogic.io_regWEn @[Processor.scala 41:28]
+    registerBank.io_eCall <= controlLogic.io_eCall @[Processor.scala 43:25]
+    registerBank.io_call <= controlLogic.io_call @[Processor.scala 42:24]
+    controlLogic.clock <= clock
+    controlLogic.reset <= reset
+    controlLogic.io_ctrl <= instructionDecoder.io_ctrl @[Processor.scala 46:24]
+    controlLogic.io_a7 <= registerBank.io_a7 @[Processor.scala 49:22]
+    controlLogic.io_brEq <= branchComparator.io_brEq @[Processor.scala 47:24]
+    controlLogic.io_brLT <= branchComparator.io_brLT @[Processor.scala 48:24]
+    arithmeticLogicUnit.clock <= clock
+    arithmeticLogicUnit.reset <= reset
+    arithmeticLogicUnit.io_aLUSel <= controlLogic.io_aLUSel @[Processor.scala 56:33]
+    arithmeticLogicUnit.io_aSel <= controlLogic.io_aSel @[Processor.scala 54:31]
+    arithmeticLogicUnit.io_bSel <= controlLogic.io_bSel @[Processor.scala 55:31]
+    arithmeticLogicUnit.io_dataA <= registerBank.io_dataA @[Processor.scala 52:32]
+    arithmeticLogicUnit.io_dataB <= registerBank.io_dataB @[Processor.scala 53:32]
+    arithmeticLogicUnit.io_pCIn <= programCounter.io_pCOut @[Processor.scala 57:31]
+    arithmeticLogicUnit.io_immIn <= immediateGenerator.io_immOut @[Processor.scala 58:32]
+    immediateGenerator.clock <= clock
+    immediateGenerator.reset <= reset
+    immediateGenerator.io_immIn <= instructionDecoder.io_imm @[Processor.scala 61:31]
+    immediateGenerator.io_immSel <= controlLogic.io_immSel @[Processor.scala 62:32]
+    dataMemory.clock <= clock
+    dataMemory.reset <= reset
+    dataMemory.io_address <= arithmeticLogicUnit.io_result @[Processor.scala 66:25]
+    dataMemory.io_dataIn <= registerBank.io_dataB @[Processor.scala 65:24]
+    dataMemory.io_memRW <= controlLogic.io_memRW @[Processor.scala 67:23]
+    dataMemory.io_memUn <= controlLogic.io_memUn @[Processor.scala 68:23]
+    dataMemory.io_memWidth <= controlLogic.io_memWidth @[Processor.scala 69:26]
+    writeBackSelector.clock <= clock
+    writeBackSelector.reset <= reset
+    writeBackSelector.io_memIn <= dataMemory.io_dataOut @[Processor.scala 72:30]
+    writeBackSelector.io_aLUIn <= arithmeticLogicUnit.io_result @[Processor.scala 73:30]
+    writeBackSelector.io_pCplus4 <= programCounter.io_pCPlus4 @[Processor.scala 74:32]
+    writeBackSelector.io_wBSel <= controlLogic.io_wBSel @[Processor.scala 75:30]
+    branchComparator.clock <= clock
+    branchComparator.reset <= reset
+    branchComparator.io_dataA <= registerBank.io_dataA @[Processor.scala 78:29]
+    branchComparator.io_dataB <= registerBank.io_dataB @[Processor.scala 79:29]
+    branchComparator.io_brUn <= controlLogic.io_brUn @[Processor.scala 80:28]
\ No newline at end of file
