{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510081788172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510081788172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 14:09:48 2017 " "Processing started: Tue Nov 07 14:09:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510081788172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1510081788172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO --generate_symbol=\"C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_Components/char_engine.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO --generate_symbol=\"C:/Users/Josh Andrews/Desktop/ECE 473/ECE473-Final-Project/Milestone 1/VGA_Components/char_engine.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1510081788172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(69) " "Verilog HDL information at char_engine.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 1/vga_components/char_engine.v" "" { Text "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 1/vga_components/char_engine.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1510081788702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(103) " "Verilog HDL information at char_engine.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 1/vga_components/char_engine.v" "" { Text "/users/josh andrews/desktop/ece 473/ece473-final-project/milestone 1/vga_components/char_engine.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1510081788702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510081788722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 14:09:48 2017 " "Processing ended: Tue Nov 07 14:09:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510081788722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510081788722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510081788722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1510081788722 ""}
