TimeQuest Timing Analyzer report for MC10_DragonBoard
Sat Nov 28 23:59:19 2020
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 65. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Output Enable Times
 75. Minimum Output Enable Times
 76. Output Disable Times
 77. Minimum Output Disable Times
 78. Fast 1200mV 0C Model Metastability Report
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Board Trace Model Assignments
 85. Input Transition Times
 86. Signal Integrity Metrics (Slow 1200mv 0c Model)
 87. Signal Integrity Metrics (Slow 1200mv 85c Model)
 88. Signal Integrity Metrics (Fast 1200mv 0c Model)
 89. Setup Transfers
 90. Hold Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; MC10_DragonBoard                                 ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE6E22C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; TRS80_MC10.sdc ; OK     ; Sat Nov 28 23:58:49 2020 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clk                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { Clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1120.000 ; 0.89 MHz  ; 0.000 ; 560.000 ; 50.00      ; 56        ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 11.47 MHz  ; 11.47 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 63.14 MHz  ; 63.14 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 175.62 MHz ; 175.62 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.210  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.069  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.925 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.370 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.431 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.434 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.715   ; 0.000         ;
; Clk                                                  ; 9.858   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.720  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.718 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.210  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                          ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 6.730      ;
; 4.161  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 8.870      ;
; 4.760  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                    ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 8.245      ;
; 4.982  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                        ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 8.057      ;
; 5.342  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                        ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.953     ; 7.685      ;
; 5.660  ; MC6847_gen3:VDG|G[0]                                                                          ; G[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 7.382      ;
; 6.780  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 6.251      ;
; 6.780  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 6.251      ;
; 7.059  ; MC6847_gen3:VDG|R[0]                                                                          ; R[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.983      ;
; 7.264  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                    ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.947     ; 5.769      ;
; 7.357  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.674      ;
; 7.357  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.674      ;
; 7.378  ; UART:UART0|tx_frame[0]                                                                        ; TXD                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.992     ; 5.610      ;
; 7.391  ; MC6847_gen3:VDG|R[1]                                                                          ; R[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.651      ;
; 7.414  ; MC6847_gen3:VDG|G[1]                                                                          ; G[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.628      ;
; 7.419  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                    ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 5.589      ;
; 7.444  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                    ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.978     ; 5.558      ;
; 7.482  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                    ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.971     ; 5.527      ;
; 7.497  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                      ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.940     ; 5.543      ;
; 7.569  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                      ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.940     ; 5.471      ;
; 7.578  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                        ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.953     ; 5.449      ;
; 7.668  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                    ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.947     ; 5.365      ;
; 7.669  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                        ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 5.370      ;
; 7.684  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.347      ;
; 7.684  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.347      ;
; 7.684  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.347      ;
; 7.701  ; UART:UART0|tx_frame[0]                                                                        ; CP2102_TXD                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.992     ; 5.287      ;
; 7.710  ; MC6847_gen3:VDG|B[0]                                                                          ; B[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 5.332      ;
; 7.725  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                       ; ps2_data_q                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.991     ; 5.264      ;
; 7.831  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                      ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.949     ; 5.200      ;
; 7.898  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                        ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.953     ; 5.129      ;
; 7.916  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                        ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 5.123      ;
; 8.009  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                        ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 5.030      ;
; 8.058  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                    ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 4.950      ;
; 8.083  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                    ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.971     ; 4.926      ;
; 8.107  ; MC6847_gen3:VDG|HSYNC                                                                         ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.944     ; 4.929      ;
; 8.143  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                       ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.940     ; 4.897      ;
; 8.144  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                        ; ps2_clk_q                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.979     ; 4.857      ;
; 8.147  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                         ; SDRAM_DQM                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.939     ; 4.894      ;
; 8.166  ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                        ; SDRAM_A[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 4.873      ;
; 8.171  ; MC6847_gen3:VDG|B[1]                                                                          ; B[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.938     ; 4.871      ;
; 8.200  ; MC6847_gen3:VDG|VSYNC                                                                         ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.945     ; 4.835      ;
; 8.330  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                        ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.941     ; 4.709      ;
; 8.430  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.937     ; 4.613      ;
; 9.715  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 10.095     ;
; 9.913  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 9.874      ;
; 10.046 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.764      ;
; 10.085 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.189     ; 9.727      ;
; 10.106 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                          ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 6.834      ;
; 10.193 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 9.622      ;
; 10.202 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.212      ; 10.058     ;
; 10.214 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 9.573      ;
; 10.228 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 9.583      ;
; 10.251 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.995      ;
; 10.312 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 9.501      ;
; 10.354 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 9.433      ;
; 10.359 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 9.457      ;
; 10.387 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.859      ;
; 10.391 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 9.401      ;
; 10.453 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.357      ;
; 10.509 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.760      ;
; 10.509 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.191      ; 9.730      ;
; 10.524 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 9.733      ;
; 10.524 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 9.291      ;
; 10.546 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.723      ;
; 10.549 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 9.272      ;
; 10.549 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.195      ; 9.694      ;
; 10.551 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.195      ; 9.692      ;
; 10.563 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 9.254      ;
; 10.587 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 9.685      ;
; 10.595 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.195      ; 9.648      ;
; 10.600 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.187      ; 9.635      ;
; 10.601 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.181     ; 9.219      ;
; 10.604 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.211     ; 9.186      ;
; 10.612 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 9.654      ;
; 10.613 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 9.641      ;
; 10.629 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.185     ; 9.187      ;
; 10.647 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.208     ; 9.146      ;
; 10.656 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 9.131      ;
; 10.660 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 9.597      ;
; 10.670 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.195      ; 9.573      ;
; 10.673 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.211     ; 9.117      ;
; 10.673 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.211     ; 9.117      ;
; 10.682 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.587      ;
; 10.684 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.187     ; 9.130      ;
; 10.692 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.209     ; 9.100      ;
; 10.711 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.205     ; 9.085      ;
; 10.711 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.205     ; 9.085      ;
; 10.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 9.546      ;
; 10.731 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 9.086      ;
; 10.736 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.187      ; 9.499      ;
; 10.737 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 9.508      ;
; 10.745 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.214     ; 9.042      ;
; 10.748 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 9.518      ;
; 10.752 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 9.493      ;
; 10.777 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 9.036      ;
; 10.782 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.202      ; 9.468      ;
; 10.787 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.186     ; 9.028      ;
; 10.797 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 9.457      ;
; 10.799 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.204     ; 8.998      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.069  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 10.707     ;
; 9.084  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 10.692     ;
; 9.130  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 10.632     ;
; 9.132  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 10.630     ;
; 9.134  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 10.628     ;
; 9.239  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.546     ;
; 9.254  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.531     ;
; 9.300  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.471     ;
; 9.302  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.469     ;
; 9.304  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.467     ;
; 9.409  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.225     ; 10.367     ;
; 9.556  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.229     ;
; 9.571  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.214     ;
; 9.579  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.206     ;
; 9.617  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.154     ;
; 9.618  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 10.163     ;
; 9.619  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.152     ;
; 9.621  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.150     ;
; 9.633  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 10.148     ;
; 9.663  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.122     ;
; 9.678  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 10.107     ;
; 9.679  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 10.088     ;
; 9.681  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 10.086     ;
; 9.683  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 10.084     ;
; 9.724  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.047     ;
; 9.726  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.045     ;
; 9.728  ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 10.043     ;
; 9.895  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.893      ;
; 9.896  ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.889      ;
; 9.905  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.880      ;
; 9.910  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.878      ;
; 9.920  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.865      ;
; 9.938  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.847      ;
; 9.953  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.832      ;
; 9.956  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 9.818      ;
; 9.958  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 9.816      ;
; 9.958  ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.823      ;
; 9.960  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 9.814      ;
; 9.966  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.805      ;
; 9.968  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.803      ;
; 9.970  ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.801      ;
; 9.999  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.772      ;
; 10.001 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.770      ;
; 10.003 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.782      ;
; 10.003 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 9.768      ;
; 10.235 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.213     ; 9.553      ;
; 10.245 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.540      ;
; 10.278 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 9.507      ;
; 10.517 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 9.269      ;
; 10.532 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 9.254      ;
; 10.578 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.194      ;
; 10.580 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.192      ;
; 10.582 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.190      ;
; 10.591 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 9.181      ;
; 10.826 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.635     ; 8.540      ;
; 10.857 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 8.929      ;
; 11.001 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 8.770      ;
; 11.182 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.611     ; 8.208      ;
; 11.422 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.234     ; 8.345      ;
; 11.566 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.600     ; 7.835      ;
; 11.774 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.974      ;
; 11.815 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.609     ; 7.577      ;
; 11.839 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 7.932      ;
; 11.862 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 7.909      ;
; 11.864 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.898      ;
; 11.908 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.854      ;
; 11.980 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.794      ;
; 12.066 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 7.748      ;
; 12.095 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.718      ;
; 12.115 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.597     ; 7.289      ;
; 12.128 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.617     ; 7.256      ;
; 12.218 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.576      ;
; 12.218 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.576      ;
; 12.241 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 7.531      ;
; 12.320 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.442      ;
; 12.431 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 7.383      ;
; 12.541 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 7.237      ;
; 12.605 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 7.208      ;
; 12.629 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 7.185      ;
; 12.689 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 7.082      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.754 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 7.063      ;
; 12.861 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.931      ;
; 12.861 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.931      ;
; 12.861 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.931      ;
; 12.861 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 6.931      ;
; 12.983 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 6.835      ;
; 13.033 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.166     ; 6.802      ;
; 13.091 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 6.680      ;
; 13.199 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.616     ; 6.186      ;
; 13.226 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.608     ; 6.167      ;
; 13.238 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.181     ; 6.582      ;
; 13.243 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.553      ;
; 13.310 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.540      ;
; 13.338 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 6.519      ;
; 13.338 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 6.519      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 15.925 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.901      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.079 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 3.746      ;
; 16.224 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.602      ;
; 16.294 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 3.532      ;
; 16.327 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.492      ;
; 16.327 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.492      ;
; 16.327 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.492      ;
; 16.327 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.492      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.618 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.200      ;
; 16.677 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.142      ;
; 16.677 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.142      ;
; 16.677 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 3.142      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.760 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 3.057      ;
; 16.957 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 2.860      ;
; 17.099 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.727      ;
; 17.099 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 2.727      ;
; 17.579 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 2.232      ;
; 17.864 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.956      ;
; 17.946 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.874      ;
; 18.198 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 1.619      ;
; 18.249 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 1.570      ;
; 18.275 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.545      ;
; 18.290 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 1.529      ;
; 18.312 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.508      ;
; 18.318 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.502      ;
; 18.322 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 1.498      ;
; 18.522 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 1.295      ;
; 18.591 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 1.226      ;
; 18.701 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.564      ;
; 18.728 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.537      ;
; 18.746 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.519      ;
; 18.747 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.518      ;
; 18.754 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.511      ;
; 18.802 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.217      ; 1.463      ;
; 34.306 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.618      ;
; 34.306 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 5.618      ;
; 34.343 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.578      ;
; 34.343 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.578      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.402 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.520      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.432 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 5.475      ;
; 34.461 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.462      ;
; 34.461 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.462      ;
; 34.461 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.462      ;
; 34.491 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 5.417      ;
; 34.491 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 5.417      ;
; 34.491 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 5.417      ;
; 34.529 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.393      ;
; 34.529 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.393      ;
; 34.529 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.393      ;
; 34.529 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.393      ;
; 34.529 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.393      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.370 ; button_s[0]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.778      ;
; 0.372 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.780      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.601 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.025      ;
; 0.602 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.026      ;
; 0.603 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.027      ;
; 0.605 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.029      ;
; 0.606 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.030      ;
; 0.607 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.031      ;
; 0.608 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.032      ;
; 0.609 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.033      ;
; 0.609 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.017      ;
; 0.610 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.034      ;
; 0.611 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.035      ;
; 0.632 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.638 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.034      ;
; 0.639 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 1.035      ;
; 0.644 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.068      ;
; 0.645 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.959      ;
; 0.646 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.960      ;
; 0.647 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.961      ;
; 0.648 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.072      ;
; 0.649 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.073      ;
; 0.653 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.077      ;
; 0.655 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.656 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.969      ;
; 0.684 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.996      ;
; 0.699 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.013      ;
; 0.741 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.745 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.746 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.747 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.753 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.755 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.758 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.766 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.769 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.083      ;
; 0.770 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.084      ;
; 0.771 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.776 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.813 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.125      ;
; 0.843 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.157      ;
; 0.883 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.197      ;
; 0.921 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.234      ;
; 0.926 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.239      ;
; 0.988 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.299      ;
; 1.055 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.365      ;
; 1.109 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.423      ;
; 1.144 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.458      ;
; 1.156 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.157 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.475      ;
; 1.159 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.475      ;
; 1.163 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.475      ;
; 1.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.479      ;
; 1.178 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.492      ;
; 1.185 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.497      ;
; 1.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.499      ;
; 1.210 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.522      ;
; 1.212 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.526      ;
; 1.241 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.550      ;
; 1.260 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.573      ;
; 1.265 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.574      ;
; 1.272 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.589      ;
; 1.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.593      ;
; 1.317 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.627      ;
; 1.337 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.647      ;
; 1.355 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.669      ;
; 1.361 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.680      ;
; 1.376 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.691      ;
; 1.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.695      ;
; 1.404 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.715      ;
; 1.434 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.779      ;
; 1.463 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.777      ;
; 1.482 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 1.819      ;
; 1.494 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.807      ;
; 1.496 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.809      ;
; 1.508 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.839      ;
; 1.519 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.831      ;
; 1.521 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.836      ;
; 1.547 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.864      ;
; 1.551 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|OCRH[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.954      ;
; 1.558 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.870      ;
; 1.561 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|IEDG                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 1.964      ;
; 1.587 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.900      ;
; 1.596 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 2.026      ;
; 1.596 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.198      ; 2.026      ;
; 1.614 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.927      ;
; 1.615 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 2.040      ;
; 1.617 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.924      ;
; 1.623 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.941      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.431 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.490 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.529 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]  ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.172      ; 0.933      ;
; 0.565 ; MC6847_gen3:VDG|DA[5]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.982      ;
; 0.576 ; MC6847_gen3:VDG|DA[0]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.993      ;
; 0.577 ; MC6847_gen3:VDG|DA[2]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.994      ;
; 0.581 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.894      ;
; 0.624 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP               ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.937      ;
; 0.624 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.939      ;
; 0.628 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.942      ;
; 0.629 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.631 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.945      ;
; 0.632 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.944      ;
; 0.632 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.946      ;
; 0.635 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.947      ;
; 0.646 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.960      ;
; 0.647 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.961      ;
; 0.648 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.963      ;
; 0.649 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.964      ;
; 0.649 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.964      ;
; 0.650 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.962      ;
; 0.650 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.650 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.965      ;
; 0.651 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.966      ;
; 0.653 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.965      ;
; 0.661 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.975      ;
; 0.665 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.978      ;
; 0.667 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.981      ;
; 0.675 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.987      ;
; 0.676 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.990      ;
; 0.678 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.990      ;
; 0.679 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.991      ;
; 0.681 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.995      ;
; 0.697 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.009      ;
; 0.704 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.016      ;
; 0.713 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.028      ;
; 0.720 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.034      ;
; 0.722 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.723 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.723 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.723 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.723 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.724 ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.724 ; UART:UART0|tx_timer[5]                                           ; UART:UART0|tx_timer[5]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724 ; UART:UART0|tx_timer[6]                                           ; UART:UART0|tx_timer[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724 ; UART:UART0|tx_timer[7]                                           ; UART:UART0|tx_timer[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.725 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.040      ;
; 0.725 ; UART:UART0|tx_timer[4]                                           ; UART:UART0|tx_timer[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.725 ; UART:UART0|tx_timer[3]                                           ; UART:UART0|tx_timer[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.039      ;
; 0.726 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.038      ;
; 0.726 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_activate_B                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.038      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.726 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.728 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 0.728 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.728 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.728 ; UART:UART0|tx_timer[2]                                           ; UART:UART0|tx_timer[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 0.729 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.736 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.048      ;
; 0.741 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.053      ;
; 0.741 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.056      ;
; 0.741 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.741 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.741 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.742 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.054      ;
; 0.743 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.743 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.743 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[12]           ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.744 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.744 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.744 ; UART:UART0|tx_timer[8]                                           ; UART:UART0|tx_timer[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.745 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.750 ; UART:UART0|tx_timer[0]                                           ; UART:UART0|tx_timer[0]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.064      ;
; 0.767 ; PS2_keyboard:keyboard|state.read_first                           ; PS2_keyboard:keyboard|state.process_first                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.434 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.446 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.446 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.510 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.361      ;
; 0.544 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.395      ;
; 0.552 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.403      ;
; 0.557 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.408      ;
; 0.575 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.426      ;
; 0.590 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.577      ; 1.441      ;
; 0.645 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.396      ;
; 0.687 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.438      ;
; 0.688 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.000      ;
; 0.689 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.001      ;
; 0.691 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 1.100      ;
; 0.696 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.008      ;
; 0.699 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.012      ;
; 0.720 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 1.129      ;
; 0.735 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.048      ;
; 0.739 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.052      ;
; 0.743 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.744 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.744 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.745 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.745 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.746 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.746 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.746 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.747 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.747 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.747 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.747 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.748 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.748 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.748 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.060      ;
; 0.748 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.061      ;
; 0.749 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.750 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.750 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.062      ;
; 0.751 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.751 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.063      ;
; 0.752 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.753 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.065      ;
; 0.754 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.754 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.066      ;
; 0.754 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.755 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.067      ;
; 0.757 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.760 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.767 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.079      ;
; 0.768 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.080      ;
; 0.768 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.769 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.770 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.082      ;
; 0.770 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.082      ;
; 0.770 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.082      ;
; 0.775 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.087      ;
; 0.777 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.090      ;
; 0.795 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.107      ;
; 0.813 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.126      ;
; 0.825 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.138      ;
; 0.825 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.138      ;
; 0.826 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.138      ;
; 0.858 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.170      ;
; 0.874 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.187      ;
; 0.877 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.190      ;
; 0.891 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.204      ;
; 0.896 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.208      ;
; 0.898 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.210      ;
; 0.899 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.214      ;
; 0.921 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.234      ;
; 0.947 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.260      ;
; 0.948 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.261      ;
; 0.959 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.271      ;
; 0.987 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.300      ;
; 0.988 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.740      ;
; 1.005 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.318      ;
; 1.008 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 1.420      ;
; 1.010 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 1.422      ;
; 1.025 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 1.437      ;
; 1.038 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 1.449      ;
; 1.040 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.354      ;
; 1.045 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.358      ;
; 1.050 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 1.462      ;
; 1.057 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.369      ;
; 1.059 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.373      ;
; 1.067 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 1.478      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                       ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                        ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                           ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|alt_key                                    ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                               ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                               ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                               ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                               ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[3]                                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[2]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[7]            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[5]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[0]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[1]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[2]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[3]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[4]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[5]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[6]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[7]                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[8]                                           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[0]        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[1]        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[2]        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_1_state    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[0]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[1]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_ps2_clk        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_s           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[0]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[10]           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[11]           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[12]           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[1]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[2]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[3]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[4]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[5]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[6]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[7]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[8]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[9]            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[1]                    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[1]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[2]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[3]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                    ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[0]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[1]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[2]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[3]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[4]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[5]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[6]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[7]                        ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                         ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                         ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                            ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag                         ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag_2                       ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP               ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[0]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[1]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[0]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[1]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[0]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[1]                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.729 ; 19.964       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.730 ; 19.965       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.785 ; 20.020       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[10]                                      ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[11]                                      ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[12]                                      ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[14]                                      ;
; 559.719 ; 559.939      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[15]                                      ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[2]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[4]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[5]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[6]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[7]                                          ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[7]                                       ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[0]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[1]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[2]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[4]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[5]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[6]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[7]                                 ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[13]                                      ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[1]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[2]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[3]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[4]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[5]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[6]                                       ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[13]                                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[14]                                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[9]                                 ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[5]                        ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[6]                        ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[0]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[10]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[11]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[12]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[13]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[14]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[1]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[2]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[3]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[4]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[5]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[6]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[7]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[8]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[9]                           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[0]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[10]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[11]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[12]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[13]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[14]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[15]                            ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[1]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[2]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[3]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[4]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[5]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[6]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[7]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[8]                             ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[9]                             ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[0]                                       ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[9]                                       ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[10]                                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[11]                                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[12]                                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[15]                                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[8]                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.361 ; 3.547 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 6.042 ; 6.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.613 ; 5.930 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.359 ; 5.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.419 ; 5.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.418 ; 5.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.495 ; 5.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.509 ; 5.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.042 ; 6.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.870 ; 5.202 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.886 ; 5.227 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 5.679 ; 6.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 5.542 ; 5.890 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 5.628 ; 5.981 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 5.679 ; 6.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 5.488 ; 5.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; 5.338 ; 5.643 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; 4.726 ; 4.984 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -2.525 ; -2.724 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -4.058 ; -4.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.610 ; -4.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -4.495 ; -4.849 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -4.608 ; -4.952 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -4.550 ; -4.882 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -4.616 ; -4.877 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -4.205 ; -4.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -4.467 ; -4.757 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -4.058 ; -4.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -4.080 ; -4.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -4.679 ; -4.952 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -4.710 ; -5.035 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -4.805 ; -5.147 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -4.841 ; -5.167 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -4.679 ; -4.952 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; -4.528 ; -4.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; -3.926 ; -4.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 4.919 ; 4.831 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 5.639 ; 5.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 5.639 ; 5.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 5.178 ; 5.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 7.689 ; 7.139 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 7.689 ; 7.139 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 5.935 ; 5.711 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 5.242 ; 5.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 6.290 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 6.290 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 5.958 ; 5.714 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 5.149 ; 5.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 5.648 ; 5.417 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 8.314 ; 8.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 5.451 ; 5.328 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 5.771 ; 5.560 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 7.890 ; 8.007 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 5.019 ; 4.859 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 5.340 ; 5.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 5.680 ; 5.436 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 5.433 ; 5.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 8.314 ; 8.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 5.183 ; 5.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 5.206 ; 5.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 5.852 ; 5.616 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 8.545 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.905 ; 5.742 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.930 ; 5.776 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.545 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.291 ; 5.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.867 ; 5.763 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.085 ; 5.893 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.266 ; 5.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.681 ; 5.535 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 5.202 ; 5.068 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 5.780 ; 5.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 5.518 ; 5.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 5.971 ; 5.733 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 5.205 ; 5.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 5.624 ; 5.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 3.203 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 3.099 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 4.340 ; 4.254 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 4.579 ; 4.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 5.028 ; 4.831 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 4.579 ; 4.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 5.313 ; 5.093 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 7.079 ; 6.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 5.313 ; 5.093 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 4.645 ; 4.581 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 5.334 ; 5.095 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 5.653 ; 5.346 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 5.334 ; 5.095 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 4.562 ; 4.426 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 5.034 ; 4.810 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 4.429 ; 4.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 4.845 ; 4.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 5.152 ; 4.949 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 7.297 ; 7.417 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 4.429 ; 4.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 4.744 ; 4.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 5.070 ; 4.834 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 4.833 ; 4.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 7.709 ; 7.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 4.593 ; 4.466 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 4.609 ; 4.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 5.235 ; 5.007 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 4.673 ; 4.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.287 ; 5.128 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.310 ; 5.161 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.931 ; 7.981 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 4.698 ; 4.598 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.250 ; 5.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.459 ; 5.273 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.673 ; 4.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.072 ; 4.929 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 4.612 ; 4.481 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 5.166 ; 4.948 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 4.915 ; 4.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 5.350 ; 5.120 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 4.615 ; 4.467 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 5.017 ; 4.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 2.705 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 2.604 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.665 ; 5.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.569 ; 6.456 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.569 ; 6.456 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 9.063 ; 9.188 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.992 ; 5.879 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.992 ; 5.879 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.665 ; 5.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.665 ; 5.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.665 ; 5.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.029 ; 4.916 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.897 ; 5.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.897 ; 5.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.402 ; 8.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.343 ; 5.230 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.343 ; 5.230 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.029 ; 4.916 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.029 ; 4.916 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.029 ; 4.916 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.426     ; 5.539     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.236     ; 6.349     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.236     ; 6.349     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 9.012     ; 8.887     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.745     ; 5.858     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.745     ; 5.858     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.426     ; 5.539     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.426     ; 5.539     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.426     ; 5.539     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.795     ; 4.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.573     ; 5.686     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.573     ; 5.686     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.358     ; 8.233     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.102     ; 5.215     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.102     ; 5.215     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 4.795     ; 4.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.795     ; 4.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.795     ; 4.908     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 11.9 MHz   ; 11.9 MHz        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 69.46 MHz  ; 69.46 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 185.12 MHz ; 185.12 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.019  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.721  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.149 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.366 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.380 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.381 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.716   ; 0.000         ;
; Clk                                                  ; 9.855   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.718  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.717 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.019  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                          ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 5.921      ;
; 5.603  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 7.887      ;
; 6.113  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                    ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 7.355      ;
; 6.377  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                        ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 7.121      ;
; 6.775  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                        ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.494     ; 6.711      ;
; 6.826  ; MC6847_gen3:VDG|G[0]                                                                          ; G[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 6.675      ;
; 7.708  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.782      ;
; 7.708  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.782      ;
; 7.953  ; MC6847_gen3:VDG|R[0]                                                                          ; R[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 5.548      ;
; 8.196  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                    ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.487     ; 5.297      ;
; 8.270  ; MC6847_gen3:VDG|R[1]                                                                          ; R[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 5.231      ;
; 8.291  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.199      ;
; 8.291  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 5.199      ;
; 8.309  ; UART:UART0|tx_frame[0]                                                                        ; TXD                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.530     ; 5.141      ;
; 8.328  ; MC6847_gen3:VDG|G[1]                                                                          ; G[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 5.173      ;
; 8.330  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                    ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 5.139      ;
; 8.341  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                    ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.513     ; 5.126      ;
; 8.408  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                      ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.481     ; 5.091      ;
; 8.420  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                    ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.510     ; 5.050      ;
; 8.488  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                      ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.481     ; 5.011      ;
; 8.493  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                        ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.494     ; 4.993      ;
; 8.575  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                        ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 4.923      ;
; 8.583  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                    ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.487     ; 4.910      ;
; 8.584  ; UART:UART0|tx_frame[0]                                                                        ; CP2102_TXD                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.530     ; 4.866      ;
; 8.609  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.881      ;
; 8.609  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.881      ;
; 8.609  ; SDRAM_controller:SDRAM_inst|gate_out                                                          ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.881      ;
; 8.610  ; MC6847_gen3:VDG|B[0]                                                                          ; B[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.891      ;
; 8.631  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                       ; ps2_data_q                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.530     ; 4.819      ;
; 8.720  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                      ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.490     ; 4.770      ;
; 8.790  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                        ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.494     ; 4.696      ;
; 8.799  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                        ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 4.699      ;
; 8.883  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                        ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 4.615      ;
; 8.944  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                    ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 4.525      ;
; 8.977  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                    ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.510     ; 4.493      ;
; 8.992  ; MC6847_gen3:VDG|HSYNC                                                                         ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.487     ; 4.501      ;
; 9.014  ; MC6847_gen3:VDG|B[1]                                                                          ; B[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.479     ; 4.487      ;
; 9.031  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                       ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.481     ; 4.468      ;
; 9.031  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                         ; SDRAM_DQM                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.480     ; 4.469      ;
; 9.039  ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                        ; ps2_clk_q                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.519     ; 4.422      ;
; 9.051  ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                        ; SDRAM_A[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 4.447      ;
; 9.087  ; MC6847_gen3:VDG|VSYNC                                                                         ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.487     ; 4.406      ;
; 9.216  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                        ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 4.282      ;
; 9.338  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.460     ; 4.182      ;
; 10.344 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.169     ; 9.489      ;
; 10.517 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.294      ;
; 10.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.169     ; 9.208      ;
; 10.670 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 9.164      ;
; 10.677 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 9.543      ;
; 10.698 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.187      ; 9.528      ;
; 10.796 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 9.015      ;
; 10.800 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.036      ;
; 10.868 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 9.352      ;
; 10.876 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                          ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 6.064      ;
; 10.927 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.186      ; 9.298      ;
; 10.933 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 8.878      ;
; 10.946 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 8.888      ;
; 10.949 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.288      ;
; 10.973 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 8.841      ;
; 10.987 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.225      ;
; 10.996 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.241      ;
; 11.015 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 9.221      ;
; 11.018 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 9.190      ;
; 11.040 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.172      ;
; 11.040 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.172      ;
; 11.052 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.160      ;
; 11.055 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 8.779      ;
; 11.064 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.199      ; 9.174      ;
; 11.067 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.150      ;
; 11.081 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 8.755      ;
; 11.101 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 8.741      ;
; 11.118 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.186      ; 9.107      ;
; 11.125 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.189      ; 9.103      ;
; 11.126 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 8.711      ;
; 11.138 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.173      ; 9.074      ;
; 11.140 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 9.097      ;
; 11.148 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 8.664      ;
; 11.148 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.190     ; 8.664      ;
; 11.168 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.169     ; 8.665      ;
; 11.190 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 8.645      ;
; 11.206 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.175      ; 9.008      ;
; 11.206 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 9.030      ;
; 11.209 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.169      ; 8.999      ;
; 11.213 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.191     ; 8.598      ;
; 11.213 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 9.004      ;
; 11.220 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.175      ; 8.994      ;
; 11.236 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 8.607      ;
; 11.237 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 8.980      ;
; 11.252 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.188     ; 8.562      ;
; 11.259 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 8.970      ;
; 11.276 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 8.567      ;
; 11.278 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 8.556      ;
; 11.279 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 8.563      ;
; 11.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.165     ; 8.552      ;
; 11.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 8.927      ;
; 11.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 8.927      ;
; 11.298 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.181      ; 8.922      ;
; 11.302 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.178      ; 8.915      ;
; 11.303 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.168     ; 8.531      ;
; 11.312 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.190      ; 8.917      ;
+--------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.721  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 10.066     ;
; 9.748  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 10.039     ;
; 9.757  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 10.018     ;
; 9.759  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 10.016     ;
; 9.761  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 10.014     ;
; 9.871  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.923      ;
; 9.898  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.896      ;
; 9.907  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.875      ;
; 9.909  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.873      ;
; 9.911  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.871      ;
; 10.036 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 9.751      ;
; 10.186 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.608      ;
; 10.224 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.566      ;
; 10.249 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.545      ;
; 10.251 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.539      ;
; 10.260 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 9.518      ;
; 10.262 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 9.516      ;
; 10.264 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 9.514      ;
; 10.276 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.518      ;
; 10.285 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.497      ;
; 10.287 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.495      ;
; 10.289 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.493      ;
; 10.320 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 9.475      ;
; 10.347 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 9.448      ;
; 10.356 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 9.427      ;
; 10.358 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 9.425      ;
; 10.360 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 9.423      ;
; 10.453 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.341      ;
; 10.464 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.330      ;
; 10.480 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.314      ;
; 10.485 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.312      ;
; 10.489 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.293      ;
; 10.491 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.291      ;
; 10.493 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.289      ;
; 10.498 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.296      ;
; 10.500 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.282      ;
; 10.502 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.280      ;
; 10.504 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 9.278      ;
; 10.512 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.285      ;
; 10.521 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.264      ;
; 10.523 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.262      ;
; 10.525 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 9.260      ;
; 10.539 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.251      ;
; 10.564 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.230      ;
; 10.635 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 9.160      ;
; 10.768 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.026      ;
; 10.793 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 9.001      ;
; 10.800 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.997      ;
; 11.125 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 8.659      ;
; 11.170 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 8.626      ;
; 11.204 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 8.592      ;
; 11.206 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 8.578      ;
; 11.208 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 8.576      ;
; 11.210 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 8.574      ;
; 11.413 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.575     ; 8.014      ;
; 11.499 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 8.297      ;
; 11.646 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 8.136      ;
; 11.720 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.558     ; 7.724      ;
; 11.892 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.224     ; 7.886      ;
; 12.098 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 7.358      ;
; 12.218 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 7.542      ;
; 12.263 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.519      ;
; 12.269 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.506      ;
; 12.315 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.467      ;
; 12.360 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.551     ; 7.091      ;
; 12.388 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 7.397      ;
; 12.586 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.189      ;
; 12.594 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.546     ; 6.862      ;
; 12.608 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 7.214      ;
; 12.613 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 7.190      ;
; 12.613 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.199     ; 7.190      ;
; 12.630 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 7.190      ;
; 12.659 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.562     ; 6.781      ;
; 12.696 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 7.088      ;
; 12.702 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.227     ; 7.073      ;
; 12.898 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 6.892      ;
; 12.965 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.857      ;
; 13.144 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 6.676      ;
; 13.149 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 6.673      ;
; 13.202 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.600      ;
; 13.202 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.600      ;
; 13.202 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.600      ;
; 13.202 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.600      ;
; 13.242 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.219     ; 6.541      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.276 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.177     ; 6.549      ;
; 13.352 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 6.488      ;
; 13.430 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 6.352      ;
; 13.490 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 6.334      ;
; 13.583 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.224      ;
; 13.694 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.560     ; 5.748      ;
; 13.708 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.097      ;
; 13.708 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.552     ; 5.742      ;
; 13.708 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.097      ;
; 13.708 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.097      ;
; 13.708 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.097      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.149 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 3.701      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.289 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.560      ;
; 16.411 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.438      ;
; 16.482 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 3.367      ;
; 16.511 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.331      ;
; 16.511 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.331      ;
; 16.511 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.331      ;
; 16.511 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.331      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.790 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 3.051      ;
; 16.836 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.006      ;
; 16.836 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.006      ;
; 16.836 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 3.006      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 16.950 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.891      ;
; 17.124 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 2.717      ;
; 17.261 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 2.588      ;
; 17.261 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.153     ; 2.588      ;
; 17.713 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.167     ; 2.122      ;
; 17.980 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.863      ;
; 18.071 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.772      ;
; 18.335 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.505      ;
; 18.352 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 1.490      ;
; 18.380 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.463      ;
; 18.392 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 1.450      ;
; 18.424 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.419      ;
; 18.428 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.415      ;
; 18.430 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 1.413      ;
; 18.668 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.172      ;
; 18.728 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 1.112      ;
; 18.735 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.500      ;
; 18.759 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.476      ;
; 18.784 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.451      ;
; 18.785 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.450      ;
; 18.790 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.445      ;
; 18.840 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.196      ; 1.395      ;
; 34.598 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.331      ;
; 34.598 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.331      ;
; 34.706 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 5.228      ;
; 34.706 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 5.228      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.726 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.190      ;
; 34.772 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 5.145      ;
; 34.772 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 5.145      ;
; 34.772 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 5.145      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.781 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 5.150      ;
; 34.827 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.105      ;
; 34.827 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.105      ;
; 34.827 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 5.105      ;
; 34.875 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.055      ;
; 34.903 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.013      ;
; 34.903 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.013      ;
; 34.903 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.013      ;
; 34.903 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.013      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.366 ; button_s[0]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 0.717      ;
; 0.368 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 0.719      ;
; 0.380 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.570 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.953      ;
; 0.572 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.955      ;
; 0.573 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.956      ;
; 0.573 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.956      ;
; 0.575 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.958      ;
; 0.575 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.958      ;
; 0.576 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.959      ;
; 0.577 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.960      ;
; 0.577 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.960      ;
; 0.578 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.961      ;
; 0.579 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.962      ;
; 0.580 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.963      ;
; 0.580 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.963      ;
; 0.582 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 0.965      ;
; 0.584 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 0.935      ;
; 0.589 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.599 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.599 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.600 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.606 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.891      ;
; 0.608 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.610 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.616 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 0.956      ;
; 0.618 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 0.958      ;
; 0.620 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.908      ;
; 0.687 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.976      ;
; 0.688 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.977      ;
; 0.690 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.979      ;
; 0.690 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.697 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.697 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.700 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.989      ;
; 0.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.716 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.005      ;
; 0.716 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.719 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.752 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.037      ;
; 0.785 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.073      ;
; 0.815 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.103      ;
; 0.845 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.852 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.138      ;
; 0.887 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.171      ;
; 0.936 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.221      ;
; 1.032 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.322      ;
; 1.033 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.044 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.330      ;
; 1.046 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.335      ;
; 1.060 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.345      ;
; 1.063 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.350      ;
; 1.068 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.356      ;
; 1.088 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.375      ;
; 1.101 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.101 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.386      ;
; 1.103 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.105 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.392      ;
; 1.106 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.120 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.151 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.430      ;
; 1.157 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.446      ;
; 1.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.455      ;
; 1.171 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.191 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.476      ;
; 1.218 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.509      ;
; 1.246 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.539      ;
; 1.254 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.534      ;
; 1.271 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 1.603      ;
; 1.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.573      ;
; 1.306 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.595      ;
; 1.326 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.633      ;
; 1.361 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.647      ;
; 1.362 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.648      ;
; 1.365 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.670      ;
; 1.370 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.666      ;
; 1.389 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.678      ;
; 1.396 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.687      ;
; 1.400 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|OCRH[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 1.748      ;
; 1.410 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|IEDG                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 1.758      ;
; 1.412 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.700      ;
; 1.414 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.702      ;
; 1.434 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.723      ;
; 1.444 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.832      ;
; 1.446 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.726      ;
; 1.447 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.735      ;
; 1.455 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.847      ;
; 1.455 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.740      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.380 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.456 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.743      ;
; 0.499 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]  ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.150      ; 0.864      ;
; 0.503 ; MC6847_gen3:VDG|DA[5]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 0.880      ;
; 0.537 ; MC6847_gen3:VDG|DA[0]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 0.914      ;
; 0.538 ; MC6847_gen3:VDG|DA[2]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 0.915      ;
; 0.553 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.841      ;
; 0.580 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP               ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.867      ;
; 0.581 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.869      ;
; 0.585 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.874      ;
; 0.586 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.875      ;
; 0.587 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.874      ;
; 0.587 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.876      ;
; 0.588 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.877      ;
; 0.590 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.877      ;
; 0.591 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.878      ;
; 0.592 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.881      ;
; 0.598 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.887      ;
; 0.600 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.889      ;
; 0.602 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.889      ;
; 0.602 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.602 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.602 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.602 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.891      ;
; 0.603 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.603 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.604 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.604 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.891      ;
; 0.604 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.892      ;
; 0.614 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.902      ;
; 0.616 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.903      ;
; 0.624 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.911      ;
; 0.625 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.912      ;
; 0.631 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.919      ;
; 0.633 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.922      ;
; 0.644 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.933      ;
; 0.653 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.939      ;
; 0.668 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.956      ;
; 0.670 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.671 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.671 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.671 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.671 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.671 ; UART:UART0|tx_timer[6]                                           ; UART:UART0|tx_timer[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.960      ;
; 0.671 ; UART:UART0|tx_timer[7]                                           ; UART:UART0|tx_timer[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.960      ;
; 0.673 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.673 ; UART:UART0|tx_timer[4]                                           ; UART:UART0|tx_timer[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.962      ;
; 0.673 ; UART:UART0|tx_timer[5]                                           ; UART:UART0|tx_timer[5]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.962      ;
; 0.674 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.963      ;
; 0.674 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.674 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.674 ; UART:UART0|tx_timer[3]                                           ; UART:UART0|tx_timer[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.963      ;
; 0.675 ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.675 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.964      ;
; 0.676 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.676 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.676 ; UART:UART0|tx_timer[2]                                           ; UART:UART0|tx_timer[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.965      ;
; 0.677 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.966      ;
; 0.677 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.966      ;
; 0.678 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.679 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.965      ;
; 0.679 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_activate_B                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.965      ;
; 0.684 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.973      ;
; 0.685 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.974      ;
; 0.686 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.975      ;
; 0.687 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[12]           ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.688 ; UART:UART0|tx_timer[8]                                           ; UART:UART0|tx_timer[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.688 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.689 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.978      ;
; 0.689 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.978      ;
; 0.690 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.979      ;
; 0.691 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.693 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.694 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.694 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.697 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.699 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.383 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.396 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.476 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.236      ;
; 0.503 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.263      ;
; 0.516 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.276      ;
; 0.521 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.281      ;
; 0.533 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.293      ;
; 0.545 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.510      ; 1.305      ;
; 0.588 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.261      ;
; 0.616 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.904      ;
; 0.617 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.905      ;
; 0.617 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.904      ;
; 0.617 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.904      ;
; 0.626 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.299      ;
; 0.650 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.021      ;
; 0.681 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.156      ; 1.052      ;
; 0.684 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.686 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.686 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.687 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.687 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.687 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.687 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.688 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.688 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.688 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.975      ;
; 0.689 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.689 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.690 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.691 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.978      ;
; 0.692 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.693 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.979      ;
; 0.693 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.693 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.694 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.694 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.694 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.695 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.981      ;
; 0.698 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.699 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.985      ;
; 0.699 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.985      ;
; 0.699 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.699 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.700 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.986      ;
; 0.701 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.987      ;
; 0.701 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.701 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.705 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.992      ;
; 0.712 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.000      ;
; 0.712 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.715 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.716 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.004      ;
; 0.716 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.004      ;
; 0.717 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.718 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.005      ;
; 0.723 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.009      ;
; 0.725 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.012      ;
; 0.737 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.024      ;
; 0.750 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.037      ;
; 0.760 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.047      ;
; 0.789 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.076      ;
; 0.789 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.076      ;
; 0.790 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.077      ;
; 0.792 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.080      ;
; 0.794 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.082      ;
; 0.797 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.085      ;
; 0.805 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.093      ;
; 0.810 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.097      ;
; 0.811 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.098      ;
; 0.855 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.142      ;
; 0.860 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.147      ;
; 0.869 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.157      ;
; 0.870 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.158      ;
; 0.871 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.159      ;
; 0.899 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.901 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.575      ;
; 0.914 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.159      ; 1.288      ;
; 0.916 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.159      ; 1.290      ;
; 0.923 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.211      ;
; 0.926 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.214      ;
; 0.932 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.159      ; 1.306      ;
; 0.937 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.225      ;
; 0.937 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.224      ;
; 0.940 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.158      ; 1.313      ;
; 0.953 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.159      ; 1.327      ;
; 0.956 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.244      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_ps2_clk        ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_active                                             ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[1]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[2]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[3]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[4]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[5]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[6]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[7]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[8]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_frame[9]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[0]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[1]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[2]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[3]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[4]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[5]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[6]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[7]                                           ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; UART:UART0|tx_timer[8]                                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|alt_key                                    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[2]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[7]            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                        ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                           ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[1]                    ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[3]                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[6]                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TAPE_S                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[0]                                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[2]                                                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[0]        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[1]        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|prev_status[2]        ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_1_state    ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.trig_state      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[0]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[1]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_s           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[0]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[10]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[11]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[12]           ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[1]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[2]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[3]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[4]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[5]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[6]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[7]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[8]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[9]            ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[5]                    ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[8]                    ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[0]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[1]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[0]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[1]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[0]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[1]                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.801 ; 20.031       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.804 ; 20.034       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[11]                                      ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[12]                                      ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[2]                ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ;
; 559.717 ; 559.933      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[10]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[14]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[15]                                      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[7]                                       ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[0]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[13]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[14]                                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[1]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[2]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[4]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[5]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[6]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[7]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[9]                                 ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[5]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[6]                        ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[7]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state   ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.psha_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pula_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulb_state     ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_lo_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_hi_state   ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rts_lo_state   ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_lo_state  ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state   ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[0]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[10]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[11]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[12]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[13]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[14]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[1]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[2]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[3]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[4]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[5]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[6]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[7]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[8]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[9]                           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[0]                             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[10]                            ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[11]                            ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[12]                            ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[13]                            ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|program_counter_6801:PC01|pc[14]                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 2.936 ; 3.253 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 5.389 ; 5.392 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 4.985 ; 5.103 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.722 ; 4.928 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.780 ; 4.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 4.773 ; 4.964 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 4.871 ; 4.922 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 4.860 ; 5.050 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.389 ; 5.392 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.261 ; 4.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.274 ; 4.471 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 5.054 ; 5.178 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 4.912 ; 5.058 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 4.997 ; 5.141 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 5.054 ; 5.178 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 4.846 ; 4.981 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; 4.707 ; 4.856 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; 4.135 ; 4.239 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -2.198 ; -2.513 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -3.545 ; -3.718 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.062 ; -4.270 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -3.959 ; -4.146 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -4.061 ; -4.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -4.008 ; -4.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -4.065 ; -4.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -3.674 ; -3.892 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -3.925 ; -4.067 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -3.545 ; -3.718 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -3.560 ; -3.744 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -4.127 ; -4.257 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -4.173 ; -4.308 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -4.266 ; -4.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -4.309 ; -4.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -4.127 ; -4.257 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; -3.989 ; -4.136 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; -3.426 ; -3.520 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 4.562 ; 4.403 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 5.290 ; 4.938 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 5.290 ; 4.938 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 4.886 ; 4.625 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 7.074 ; 6.395 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 7.074 ; 6.395 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 5.572 ; 5.178 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 4.908 ; 4.727 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 5.947 ; 5.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 5.947 ; 5.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 5.630 ; 5.255 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 4.813 ; 4.573 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 5.316 ; 4.922 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 7.523 ; 7.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 5.110 ; 4.860 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 5.407 ; 5.070 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 7.125 ; 7.074 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 4.684 ; 4.437 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 5.017 ; 4.719 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 5.325 ; 4.954 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 5.101 ; 4.789 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 7.523 ; 7.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 4.849 ; 4.610 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 4.869 ; 4.677 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 5.492 ; 5.119 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 7.787 ; 7.578 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.559 ; 5.229 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.570 ; 5.270 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.787 ; 7.578 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 4.956 ; 4.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.480 ; 5.269 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.704 ; 5.382 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.923 ; 4.705 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.317 ; 5.057 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 4.869 ; 4.631 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 5.412 ; 5.069 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 5.180 ; 4.896 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 5.591 ; 5.234 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 4.861 ; 4.624 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 5.269 ; 4.950 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 2.984 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 2.841 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 4.031 ; 3.876 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 4.335 ; 4.080 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 4.726 ; 4.383 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 4.335 ; 4.080 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 4.998 ; 4.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 6.512 ; 5.841 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 4.998 ; 4.614 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 4.356 ; 4.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 5.053 ; 4.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 5.357 ; 4.920 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 5.053 ; 4.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 4.272 ; 4.041 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 4.749 ; 4.370 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 4.142 ; 3.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 4.552 ; 4.310 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 4.837 ; 4.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 6.579 ; 6.535 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 4.142 ; 3.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 4.465 ; 4.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 4.760 ; 4.403 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 4.546 ; 4.244 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 6.964 ; 6.841 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 4.304 ; 4.072 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 4.319 ; 4.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 4.921 ; 4.562 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 4.375 ; 4.164 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 4.986 ; 4.667 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.996 ; 4.706 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.218 ; 7.022 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 4.407 ; 4.195 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 4.910 ; 4.706 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.125 ; 4.814 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.375 ; 4.164 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.753 ; 4.502 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 4.323 ; 4.093 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 4.844 ; 4.513 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 4.622 ; 4.347 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 5.017 ; 4.673 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 4.316 ; 4.087 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 4.707 ; 4.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 2.524 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 2.385 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.291 ; 5.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.192 ; 6.085 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 6.192 ; 6.085 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.249 ; 8.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.609 ; 5.502 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.609 ; 5.502 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.291 ; 5.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.291 ; 5.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.291 ; 5.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.712 ; 4.605 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.577 ; 5.470 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.577 ; 5.470 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.645 ; 7.693 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.018 ; 4.911 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.018 ; 4.911 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 4.712 ; 4.605 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.712 ; 4.605 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.712 ; 4.605 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.938     ; 5.045     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.661     ; 5.768     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.661     ; 5.768     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.940     ; 7.892     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.227     ; 5.334     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.227     ; 5.334     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 4.938     ; 5.045     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.938     ; 5.045     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.938     ; 5.045     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.370     ; 4.477     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.063     ; 5.170     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.063     ; 5.170     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.351     ; 7.303     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 4.647     ; 4.754     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 4.647     ; 4.754     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 4.370     ; 4.477     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.370     ; 4.477     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.370     ; 4.477     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.494  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.989 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.154 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.089 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.165 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.167 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; Clk                                                  ; 9.423   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.734   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.734  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.494  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                         ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 3.446      ;
; 10.079 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 5.032      ;
; 10.324 ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                   ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 4.775      ;
; 10.426 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                       ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 4.688      ;
; 10.609 ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                       ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.874     ; 4.497      ;
; 11.089 ; MC6847_gen3:VDG|G[0]                                                                         ; G[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 4.025      ;
; 12.013 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 3.098      ;
; 12.013 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 3.098      ;
; 12.157 ; MC6847_gen3:VDG|R[0]                                                                         ; R[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.957      ;
; 12.204 ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                   ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.867     ; 2.909      ;
; 12.253 ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                   ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 2.847      ;
; 12.254 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.857      ;
; 12.254 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.857      ;
; 12.272 ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                   ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.827      ;
; 12.286 ; UART:UART0|tx_frame[0]                                                                       ; TXD                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.897     ; 2.797      ;
; 12.298 ; MC6847_gen3:VDG|R[1]                                                                         ; R[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.816      ;
; 12.305 ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                   ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.882     ; 2.793      ;
; 12.336 ; MC6847_gen3:VDG|G[1]                                                                         ; G[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.778      ;
; 12.366 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                     ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 2.749      ;
; 12.394 ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                   ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.867     ; 2.719      ;
; 12.394 ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                       ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.874     ; 2.712      ;
; 12.397 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                     ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 2.718      ;
; 12.424 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.687      ;
; 12.424 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.687      ;
; 12.424 ; SDRAM_controller:SDRAM_inst|gate_out                                                         ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.687      ;
; 12.460 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                      ; ps2_data_q                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.896     ; 2.624      ;
; 12.473 ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                                                       ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.641      ;
; 12.475 ; MC6847_gen3:VDG|B[0]                                                                         ; B[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.639      ;
; 12.489 ; UART:UART0|tx_frame[0]                                                                       ; CP2102_TXD                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.897     ; 2.594      ;
; 12.503 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                     ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.869     ; 2.608      ;
; 12.514 ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                       ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.874     ; 2.592      ;
; 12.562 ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                       ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.552      ;
; 12.582 ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                   ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.517      ;
; 12.587 ; MC6847_gen3:VDG|HSYNC                                                                        ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.868     ; 2.525      ;
; 12.603 ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                   ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 2.497      ;
; 12.612 ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                                                       ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.502      ;
; 12.623 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                      ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.865     ; 2.492      ;
; 12.636 ; MC6847_gen3:VDG|VSYNC                                                                        ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.870     ; 2.474      ;
; 12.644 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q                                       ; ps2_clk_q                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.891     ; 2.445      ;
; 12.644 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                                                        ; SDRAM_DQM                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.864     ; 2.472      ;
; 12.665 ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                                                       ; SDRAM_A[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.449      ;
; 12.668 ; MC6847_gen3:VDG|B[1]                                                                         ; B[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.446      ;
; 12.723 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                               ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.905     ; 2.352      ;
; 12.763 ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                       ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.866     ; 2.351      ;
; 13.540 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]                                         ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 3.400      ;
; 15.295 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.599      ;
; 15.296 ; SDRAM_DQ[6]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.787      ; 3.478      ;
; 15.426 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.455      ;
; 15.432 ; button[2]                                                                                    ; button_s[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.782      ; 3.337      ;
; 15.467 ; SDRAM_DQ[0]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.298      ;
; 15.474 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.423      ;
; 15.491 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.404      ;
; 15.506 ; button[0]                                                                                    ; button_s[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.782      ; 3.263      ;
; 15.515 ; button[1]                                                                                    ; button_s[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.811      ; 3.283      ;
; 15.517 ; SDRAM_DQ[5]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.787      ; 3.257      ;
; 15.565 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.329      ;
; 15.568 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.313      ;
; 15.571 ; SDRAM_DQ[3]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[3]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.194      ;
; 15.575 ; SDRAM_DQ[4]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[4]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.190      ;
; 15.579 ; SDRAM_DQ[3]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.186      ;
; 15.580 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.091      ; 4.520      ;
; 15.583 ; SDRAM_DQ[0]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.787      ; 3.191      ;
; 15.591 ; SDRAM_DQ[2]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.174      ;
; 15.592 ; SDRAM_DQ[2]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.173      ;
; 15.593 ; button[3]                                                                                    ; button_s[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.790      ; 3.184      ;
; 15.605 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 4.279      ;
; 15.608 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.273      ;
; 15.610 ; SDRAM_DQ[4]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.787      ; 3.164      ;
; 15.614 ; SDRAM_DQ[1]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.151      ;
; 15.622 ; SDRAM_DQ[1]                                                                                  ; SDRAM_controller:SDRAM_inst|A_data_out[1]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.143      ;
; 15.626 ; SDRAM_DQ[6]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[6]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.139      ;
; 15.638 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.090      ; 4.461      ;
; 15.662 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.233      ;
; 15.670 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.089     ; 4.228      ;
; 15.671 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.090      ; 4.428      ;
; 15.684 ; ps2_clk_d                                                                                    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_s                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.805      ; 3.108      ;
; 15.709 ; SDRAM_DQ[5]                                                                                  ; SDRAM_controller:SDRAM_inst|B_data_out[5]                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.778      ; 3.056      ;
; 15.711 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.396      ;
; 15.715 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.090      ; 4.384      ;
; 15.725 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.170      ;
; 15.725 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.177      ;
; 15.732 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.374      ;
; 15.733 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.093     ; 4.161      ;
; 15.734 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 4.169      ;
; 15.744 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.153      ;
; 15.746 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.156      ;
; 15.747 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 4.137      ;
; 15.748 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.090      ; 4.351      ;
; 15.753 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.106     ; 4.128      ;
; 15.753 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.084      ; 4.340      ;
; 15.760 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.091     ; 4.136      ;
; 15.762 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.345      ;
; 15.763 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.139      ;
; 15.765 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.341      ;
; 15.769 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.337      ;
; 15.784 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.083      ; 4.308      ;
; 15.786 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.branch_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.083      ; 4.306      ;
; 15.787 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.103     ; 4.097      ;
; 15.789 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pulx_hi_state ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.092     ; 4.106      ;
; 15.798 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state    ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.083      ; 4.294      ;
+--------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.989 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.924      ;
; 14.990 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.923      ;
; 15.000 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.909      ;
; 15.002 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.907      ;
; 15.003 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 4.906      ;
; 15.083 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.837      ;
; 15.084 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.836      ;
; 15.094 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.822      ;
; 15.096 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.820      ;
; 15.097 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.819      ;
; 15.143 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 4.770      ;
; 15.227 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.688      ;
; 15.228 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.687      ;
; 15.237 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.683      ;
; 15.238 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.673      ;
; 15.240 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.671      ;
; 15.241 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 4.670      ;
; 15.294 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.628      ;
; 15.295 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.627      ;
; 15.305 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.613      ;
; 15.307 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.611      ;
; 15.308 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 4.610      ;
; 15.316 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.604      ;
; 15.317 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.603      ;
; 15.327 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.589      ;
; 15.329 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.587      ;
; 15.330 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.586      ;
; 15.345 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.575      ;
; 15.346 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.574      ;
; 15.356 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.560      ;
; 15.358 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.558      ;
; 15.359 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.557      ;
; 15.367 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.553      ;
; 15.368 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.552      ;
; 15.378 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.538      ;
; 15.380 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.536      ;
; 15.381 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 4.534      ;
; 15.381 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 4.535      ;
; 15.387 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.537      ;
; 15.388 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.536      ;
; 15.398 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.522      ;
; 15.400 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.520      ;
; 15.401 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.519      ;
; 15.448 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 4.474      ;
; 15.470 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.450      ;
; 15.499 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.421      ;
; 15.521 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 4.399      ;
; 15.541 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.383      ;
; 15.660 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.263      ;
; 15.661 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.262      ;
; 15.671 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.248      ;
; 15.673 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.246      ;
; 15.674 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.245      ;
; 15.766 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 4.153      ;
; 15.814 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.109      ;
; 16.123 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.261     ; 3.603      ;
; 16.192 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.724      ;
; 16.247 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.664      ;
; 16.326 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.602      ;
; 16.326 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.602      ;
; 16.371 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 3.363      ;
; 16.379 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.537      ;
; 16.413 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.487      ;
; 16.419 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.497      ;
; 16.453 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.486      ;
; 16.474 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.464      ;
; 16.499 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.410      ;
; 16.505 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 3.236      ;
; 16.509 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.411      ;
; 16.525 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.384      ;
; 16.556 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 3.366      ;
; 16.570 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.349      ;
; 16.582 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.250     ; 3.155      ;
; 16.693 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.233      ;
; 16.693 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.233      ;
; 16.693 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.233      ;
; 16.693 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.233      ;
; 16.706 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRH[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.232      ;
; 16.718 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.221      ;
; 16.730 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.179      ;
; 16.736 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.257     ; 2.994      ;
; 16.752 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.166      ;
; 16.753 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 3.198      ;
; 16.765 ; reset                                                                                                       ; MC6803_gen2:CPU0|OCRL[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.174      ;
; 16.795 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.249     ; 2.943      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.821 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 3.117      ;
; 16.874 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[1]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.055      ;
; 16.874 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[3]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.055      ;
; 16.874 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[2]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.055      ;
; 16.874 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[4]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.055      ;
; 16.874 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.055      ;
; 16.878 ; button_s[3]                                                                                                 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.053      ;
; 16.914 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.025      ;
; 16.934 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 2.982      ;
; 16.992 ; reset                                                                                                       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.write8_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.932      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.154 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 1.754      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.241 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 1.664      ;
; 18.298 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.608      ;
; 18.332 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.574      ;
; 18.422 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.482      ;
; 18.422 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.482      ;
; 18.422 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.482      ;
; 18.422 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.482      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.552 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.349      ;
; 18.581 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.323      ;
; 18.581 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.323      ;
; 18.581 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 1.323      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.597 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.304      ;
; 18.663 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 1.238      ;
; 18.678 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.228      ;
; 18.678 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 1.228      ;
; 18.948 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 0.953      ;
; 19.088 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.817      ;
; 19.125 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.780      ;
; 19.231 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.669      ;
; 19.250 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 0.654      ;
; 19.256 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.649      ;
; 19.264 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 0.640      ;
; 19.270 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.635      ;
; 19.279 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.626      ;
; 19.282 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 0.623      ;
; 19.348 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.552      ;
; 19.371 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 0.529      ;
; 19.399 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.706      ;
; 19.407 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.698      ;
; 19.415 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.690      ;
; 19.415 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.690      ;
; 19.422 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.683      ;
; 19.439 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.096      ; 0.666      ;
; 37.403 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.548      ;
; 37.403 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.548      ;
; 37.504 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.034     ; 2.449      ;
; 37.504 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.034     ; 2.449      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.565 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.377      ;
; 37.594 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.351      ;
; 37.594 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.351      ;
; 37.594 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.351      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.618 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.333      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
; 37.621 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.321      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.089 ; button_s[0]                                                                                   ; MC6803_gen2:CPU0|nmi_s                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.320      ;
; 0.090 ; button_s[2]                                                                                   ; MC6803_gen2:CPU0|hold_s                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.321      ;
; 0.164 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|TOF_reset                                                                    ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|OCF_reset                                                                    ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.168 ; TAPE_S                                                                                        ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.399      ;
; 0.190 ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.415      ;
; 0.191 ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                     ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.416      ;
; 0.219 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.413      ;
; 0.221 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.415      ;
; 0.222 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.416      ;
; 0.225 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.419      ;
; 0.226 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.420      ;
; 0.227 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.421      ;
; 0.229 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.423      ;
; 0.231 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.425      ;
; 0.232 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.426      ;
; 0.233 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.427      ;
; 0.234 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.428      ;
; 0.235 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.429      ;
; 0.235 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.429      ;
; 0.236 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.430      ;
; 0.240 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; MC6803_gen2:CPU0|OCF                                                                          ; MC6803_gen2:CPU0|OCF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.387      ;
; 0.246 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.250 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.251 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.256 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.284 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.287 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.287 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[10]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[11]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[15]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.294 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[9]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.294 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.296 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.298 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.298 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.indexed_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.301 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[13]                        ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[14]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.313 ; MC6803_gen2:CPU0|TOF                                                                          ; MC6803_gen2:CPU0|TOF_reset                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.456      ;
; 0.324 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.467      ;
; 0.327 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.470      ;
; 0.329 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.353 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.375 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.517      ;
; 0.414 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.555      ;
; 0.415 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.423 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.566      ;
; 0.429 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.576      ;
; 0.436 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.445 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[6]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.449 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.592      ;
; 0.452 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.455 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.455 ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.599      ;
; 0.458 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.extended_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.459 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.466 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.606      ;
; 0.477 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.616      ;
; 0.480 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.621      ;
; 0.483 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.630      ;
; 0.493 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.632      ;
; 0.504 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.513 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.525 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.658      ;
; 0.529 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|NMI_mux_6801:NMI_mux_inst|nmi_ack                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.534 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.675      ;
; 0.536 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.537 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.680      ;
; 0.562 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[8]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[8]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.581 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.715      ;
; 0.584 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|OCRH[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.815      ;
; 0.593 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.744      ;
; 0.593 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|IEDG                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.824      ;
; 0.595 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[4]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[12]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.757      ;
; 0.600 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.int_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.802      ;
; 0.600 ; button_s[3]                                                                                   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.802      ;
; 0.603 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[15]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.603 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.745      ;
; 0.612 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.765      ;
; 0.618 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.bsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.760      ;
; 0.624 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[1]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.764      ;
; 0.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[3]                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.765      ;
; 0.634 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[8]                           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|effective_address_6801:EA01|ea[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.635 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.782      ;
; 0.638 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[0]                         ; MC6803_gen2:CPU0|cpu01:cpu01_inst|data_fetch_6801:data_fetch_01|md[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 0.766      ;
; 0.640 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|opcode_fetch_6801:opcode_fetch_01|op_code[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.jsr_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.646 ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.647 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state_sequencer_6801:state_sequencer01|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.165 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.165 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|shift_key                                  ; PS2_keyboard:keyboard|shift_key                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|caps_lock                                  ; PS2_keyboard:keyboard|caps_lock                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|state.read_second                          ; PS2_keyboard:keyboard|state.read_second                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.delay_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[1]                                           ; UART:UART0|tx_frame[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_active                                             ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[7]                                           ; UART:UART0|tx_frame[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[9]                                           ; UART:UART0|tx_frame[9]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[8]                                           ; UART:UART0|tx_frame[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[6]                                           ; UART:UART0|tx_frame[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[2]                                           ; UART:UART0|tx_frame[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[3]                                           ; UART:UART0|tx_frame[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; UART:UART0|tx_frame[4]                                           ; UART:UART0|tx_frame[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|special_make                               ; PS2_keyboard:keyboard|special_make                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.read_third                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|scroll_lock                                ; PS2_keyboard:keyboard|scroll_lock                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|num_lock                                   ; PS2_keyboard:keyboard|num_lock                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|IV_control_6801:IV_inst|iv[1]  ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.372      ;
; 0.189 ; MC6847_gen3:VDG|DA[5]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.381      ;
; 0.193 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                    ; SDRAM_controller:SDRAM_inst|SDRAM_DQM                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.333      ;
; 0.198 ; MC6847_gen3:VDG|DA[0]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.389      ;
; 0.198 ; MC6847_gen3:VDG|DA[2]                                            ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.389      ;
; 0.229 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_ready            ; UART:UART0|tx_active                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.370      ;
; 0.233 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP               ; SDRAM_controller:SDRAM_inst|state.S_write_A                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.233 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.375      ;
; 0.237 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.377      ;
; 0.237 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.378      ;
; 0.237 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.378      ;
; 0.238 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.379      ;
; 0.238 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.379      ;
; 0.239 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.379      ;
; 0.239 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.380      ;
; 0.242 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                           ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.243 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.385      ;
; 0.243 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.385      ;
; 0.243 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.385      ;
; 0.243 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.384      ;
; 0.244 ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP               ; SDRAM_controller:SDRAM_inst|state.S_read_B                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.383      ;
; 0.245 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.245 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.245 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.246 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.385      ;
; 0.246 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.247 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13               ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.247 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.253 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.253 ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[8]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.392      ;
; 0.257 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.257 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.send_2_state    ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_req         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.399      ;
; 0.260 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.401      ;
; 0.261 ; PS2_keyboard:keyboard|kb_indicators:kb_led|state.long_wait_state ; PS2_keyboard:keyboard|kb_indicators:kb_led|tx_data[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.402      ;
; 0.263 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.405      ;
; 0.267 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.406      ;
; 0.270 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.409      ;
; 0.270 ; SDRAM_controller:SDRAM_inst|refresh_flag                         ; SDRAM_controller:SDRAM_inst|state.S_activate_B                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.409      ;
; 0.272 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                    ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.275 ; PS2_keyboard:keyboard|state.read_third                           ; PS2_keyboard:keyboard|state.process_third                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.275 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[9]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.276 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[7]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.277 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[8]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.277 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[5]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.277 ; UART:UART0|tx_timer[6]                                           ; UART:UART0|tx_timer[6]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.277 ; UART:UART0|tx_timer[7]                                           ; UART:UART0|tx_timer[7]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.278 ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.278 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278 ; UART:UART0|tx_timer[5]                                           ; UART:UART0|tx_timer[5]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.279 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.279 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[6]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279 ; UART:UART0|tx_timer[4]                                           ; UART:UART0|tx_timer[4]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279 ; UART:UART0|tx_timer[3]                                           ; UART:UART0|tx_timer[3]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279 ; UART:UART0|tx_timer[2]                                           ; UART:UART0|tx_timer[2]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.280 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                   ; SDRAM_controller:SDRAM_inst|state.S_activate_A                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.280 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.280 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.280 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.282 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                     ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.282 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done             ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.424      ;
; 0.284 ; UART:UART0|tx_timer[8]                                           ; UART:UART0|tx_timer[8]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.285 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; UART:UART0|tx_timer[1]                                           ; UART:UART0|tx_timer[1]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|timer[12]           ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_clk_q           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.286 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.287 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.288 ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.289 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]     ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.290 ; UART:UART0|tx_timer[0]                                           ; UART:UART0|tx_timer[0]                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.167 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.171 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.569      ;
; 0.174 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.186 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.584      ;
; 0.189 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.587      ;
; 0.191 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.589      ;
; 0.196 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.594      ;
; 0.205 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 0.603      ;
; 0.231 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.577      ;
; 0.250 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.251 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.252 ; MC6847_gen3:VDG|active_area               ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.255 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.396      ;
; 0.260 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.606      ;
; 0.260 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.447      ;
; 0.267 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.454      ;
; 0.283 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.284 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.285 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.286 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.287 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.288 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.288 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.288 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.288 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.289 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.289 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.289 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.289 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.290 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.290 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.291 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.291 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.292 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.292 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.292 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.293 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.295 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.296 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.296 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.297 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.298 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.299 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.301 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.301 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.304 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.308 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.448      ;
; 0.308 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.448      ;
; 0.309 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.449      ;
; 0.317 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.455      ;
; 0.322 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.463      ;
; 0.324 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.465      ;
; 0.324 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.464      ;
; 0.324 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.464      ;
; 0.327 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.465      ;
; 0.328 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.466      ;
; 0.328 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.469      ;
; 0.346 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.489      ;
; 0.356 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.356 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.497      ;
; 0.359 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.499      ;
; 0.361 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.553      ;
; 0.362 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.554      ;
; 0.363 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.501      ;
; 0.367 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.559      ;
; 0.370 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.511      ;
; 0.371 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.562      ;
; 0.373 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.376 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.568      ;
; 0.381 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.572      ;
; 0.385 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.734      ;
; 0.398 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.539      ;
; 0.399 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.402 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.543      ;
; 0.407 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.548      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|num_lock                                                                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scroll_lock                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[10]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[11]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[12]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[13]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[14]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[15]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[16]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[17]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[18]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|kb_indicators:kb_led|counter[19]                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[0]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[1]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[2]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[3]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[4]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[5]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[6]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_data[7]                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_inhibit                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_second                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[4]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[8]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[6]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[7]                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[3]                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[5]                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[1]                                                                                                 ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|prev_tx_last                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_data_q                                                     ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[0]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[10]                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[11]                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[1]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[2]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[3]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[4]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[5]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[6]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[7]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[8]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|rx_shift_reg[9]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_done                                                        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_ready                                                       ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[1]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[2]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[3]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[4]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[5]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[6]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[7]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[8]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|tx_shift_reg[9]                                                ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[3]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[5]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[6]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[7]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[1]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[8]                                                               ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[0]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[1]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[2]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[3]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[4]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[5]                                                                   ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_data_out[6]                                                                   ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[0]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B[1]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[0]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G[1]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[0]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R[1]                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.745 ; 559.975      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                                        ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                                        ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[3]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EOCI                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|ETOI                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|IEDG                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[0]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[1]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[2]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[3]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[4]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[5]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[7]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[2]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OLVL                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[11]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[12]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[13]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[14]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[15]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|hold_s                                                                                              ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|nmi_s                                                                                               ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[5]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[7]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EICI                                                                                                ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF                                                                                                 ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF_reset                                                                                           ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[5]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[7]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[1]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[2]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[3]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[4]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF                                                                                                 ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF_reset                                                                                           ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[0]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[10]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[1]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[2]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[3]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[4]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[5]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[6]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[7]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[8]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[9]                                                                                          ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                                        ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                                        ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                                        ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                                       ;
; 559.757 ; 559.973      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                                      ;
; 559.791 ; 560.021      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|CC_6801:CC01|cc[0]                                                                 ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[13]                                                             ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|SP_6801:SP_inst|sp[1]                                                              ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|XREG_6801:XREG_inst|xreg[3]                                                        ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accumulator_b_6801:accb_inst|accb[0]                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 1.726 ; 2.147 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 2.864 ; 3.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.717 ; 3.559 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.593 ; 3.412 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 2.620 ; 3.435 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.634 ; 3.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.637 ; 3.451 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.670 ; 3.509 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.864 ; 3.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.395 ; 3.193 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 2.406 ; 3.208 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 2.737 ; 3.594 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 2.687 ; 3.520 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 2.682 ; 3.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 2.737 ; 3.594 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 2.639 ; 3.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; 2.550 ; 3.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; 2.299 ; 3.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.341 ; -1.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.028 ; -2.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.250 ; -3.062 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.210 ; -3.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.249 ; -3.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.249 ; -3.062 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.245 ; -3.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.117 ; -2.929 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.201 ; -3.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.028 ; -2.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -2.039 ; -2.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -2.266 ; -3.051 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -2.309 ; -3.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -2.307 ; -3.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.358 ; -3.195 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -2.266 ; -3.051 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; -2.181 ; -2.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; -1.936 ; -2.675 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 2.258 ; 2.331 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 2.530 ; 2.579 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 2.530 ; 2.579 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 2.323 ; 2.386 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 3.965 ; 3.814 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 3.965 ; 3.814 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 2.659 ; 2.718 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 2.349 ; 2.467 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 2.809 ; 2.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 2.809 ; 2.897 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 2.681 ; 2.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 2.282 ; 2.418 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 2.463 ; 2.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 4.237 ; 4.628 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 2.421 ; 2.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 2.544 ; 2.660 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 4.049 ; 4.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 2.217 ; 2.291 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 2.359 ; 2.442 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 2.491 ; 2.581 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 2.403 ; 2.492 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 4.237 ; 4.628 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 2.304 ; 2.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 2.324 ; 2.431 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 2.576 ; 2.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 4.320 ; 4.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.619 ; 2.749 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.650 ; 2.782 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.320 ; 4.730 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.374 ; 2.472 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.661 ; 2.801 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.708 ; 2.850 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.362 ; 2.451 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.542 ; 2.660 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 2.323 ; 2.410 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 2.552 ; 2.657 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 2.447 ; 2.551 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 2.655 ; 2.768 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 2.337 ; 2.410 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 2.499 ; 2.594 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 1.474 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 1.520 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 1.985 ; 2.055 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 2.049 ; 2.107 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 2.251 ; 2.296 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 2.049 ; 2.107 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 2.374 ; 2.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 3.686 ; 3.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 2.374 ; 2.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 2.075 ; 2.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 2.392 ; 2.462 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 2.515 ; 2.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 2.392 ; 2.462 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 2.014 ; 2.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 2.183 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 1.948 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 2.144 ; 2.259 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 2.262 ; 2.374 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 3.779 ; 4.170 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 1.948 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 2.083 ; 2.163 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 2.210 ; 2.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 2.126 ; 2.211 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 3.958 ; 4.345 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 2.030 ; 2.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 2.051 ; 2.154 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 2.292 ; 2.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 2.087 ; 2.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.333 ; 2.459 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.363 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.038 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.098 ; 2.192 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.374 ; 2.509 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.419 ; 2.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.087 ; 2.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.259 ; 2.372 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 2.049 ; 2.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 2.269 ; 2.370 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 2.167 ; 2.267 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 2.367 ; 2.476 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 2.062 ; 2.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 2.219 ; 2.309 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 1.240 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 1.284 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.517 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.885 ; 2.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.885 ; 2.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.564 ; 4.832 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.670 ; 2.643 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.670 ; 2.643 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.517 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.517 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.517 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.234 ; 2.207 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.587 ; 2.560 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.587 ; 2.560 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.270 ; 4.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.381 ; 2.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.381 ; 2.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.234 ; 2.207 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.234 ; 2.207 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.234 ; 2.207 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.603     ; 2.630     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 3.014     ; 3.041     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 3.014     ; 3.041     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.975     ; 4.707     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.773     ; 2.800     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.773     ; 2.800     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.603     ; 2.630     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.603     ; 2.630     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.603     ; 2.630     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.315     ; 2.342     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.710     ; 2.737     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.710     ; 2.737     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.675     ; 4.407     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.478     ; 2.505     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.478     ; 2.505     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.315     ; 2.342     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.315     ; 2.342     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.315     ; 2.342     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.210  ; 0.089 ; N/A      ; N/A     ; 9.423               ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.069  ; 0.089 ; N/A      ; N/A     ; 559.717             ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.925 ; 0.167 ; N/A      ; N/A     ; 19.718              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.210  ; 0.165 ; N/A      ; N/A     ; 9.715               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.361 ; 3.547 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 6.042 ; 6.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.613 ; 5.930 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.359 ; 5.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.419 ; 5.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.418 ; 5.756 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.495 ; 5.725 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.509 ; 5.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.042 ; 6.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.870 ; 5.202 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.886 ; 5.227 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 5.679 ; 6.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 5.542 ; 5.890 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 5.628 ; 5.981 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 5.679 ; 6.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 5.488 ; 5.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; 5.338 ; 5.643 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; 4.726 ; 4.984 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.341 ; -1.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.028 ; -2.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.250 ; -3.062 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.210 ; -3.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.249 ; -3.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.249 ; -3.062 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.245 ; -3.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.117 ; -2.929 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.201 ; -3.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.028 ; -2.807 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -2.039 ; -2.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -2.266 ; -3.051 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -2.309 ; -3.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -2.307 ; -3.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.358 ; -3.195 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -2.266 ; -3.051 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_d    ; Clk        ; -2.181 ; -2.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_d   ; Clk        ; -1.936 ; -2.675 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 4.919 ; 4.831 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 5.639 ; 5.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 5.639 ; 5.439 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 5.178 ; 5.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 7.689 ; 7.139 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 7.689 ; 7.139 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 5.935 ; 5.711 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 5.242 ; 5.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 6.290 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 6.290 ; 5.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 5.958 ; 5.714 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 5.149 ; 5.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 5.648 ; 5.417 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 8.314 ; 8.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 5.451 ; 5.328 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 5.771 ; 5.560 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 7.890 ; 8.007 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 5.019 ; 4.859 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 5.340 ; 5.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 5.680 ; 5.436 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 5.433 ; 5.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 8.314 ; 8.367 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 5.183 ; 5.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 5.206 ; 5.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 5.852 ; 5.616 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 8.545 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.905 ; 5.742 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.930 ; 5.776 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.545 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.291 ; 5.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.867 ; 5.763 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.085 ; 5.893 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.266 ; 5.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.681 ; 5.535 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 5.202 ; 5.068 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 5.780 ; 5.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 5.518 ; 5.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 5.971 ; 5.733 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 5.205 ; 5.053 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 5.624 ; 5.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 3.203 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 3.099 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT     ; Clk        ; 1.985 ; 2.055 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B[*]         ; Clk        ; 2.049 ; 2.107 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[0]        ; Clk        ; 2.251 ; 2.296 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  B[1]        ; Clk        ; 2.049 ; 2.107 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G[*]         ; Clk        ; 2.374 ; 2.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[0]        ; Clk        ; 3.686 ; 3.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  G[1]        ; Clk        ; 2.374 ; 2.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC        ; Clk        ; 2.075 ; 2.189 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R[*]         ; Clk        ; 2.392 ; 2.462 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[0]        ; Clk        ; 2.515 ; 2.597 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  R[1]        ; Clk        ; 2.392 ; 2.462 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC        ; Clk        ; 2.014 ; 2.148 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; CP2102_TXD   ; Clk        ; 2.183 ; 2.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_A[*]   ; Clk        ; 1.948 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]  ; Clk        ; 2.144 ; 2.259 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]  ; Clk        ; 2.262 ; 2.374 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]  ; Clk        ; 3.779 ; 4.170 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]  ; Clk        ; 1.948 ; 2.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]  ; Clk        ; 2.083 ; 2.163 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]  ; Clk        ; 2.210 ; 2.297 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]  ; Clk        ; 2.126 ; 2.211 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]  ; Clk        ; 3.958 ; 4.345 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[8]  ; Clk        ; 2.030 ; 2.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10] ; Clk        ; 2.051 ; 2.154 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn   ; Clk        ; 2.292 ; 2.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 2.087 ; 2.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.333 ; 2.459 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.363 ; 2.490 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.038 ; 4.443 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.098 ; 2.192 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.374 ; 2.509 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.419 ; 2.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.087 ; 2.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.259 ; 2.372 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM    ; Clk        ; 2.049 ; 2.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn   ; Clk        ; 2.269 ; 2.370 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn   ; Clk        ; 2.167 ; 2.267 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TXD          ; Clk        ; 2.367 ; 2.476 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk_q    ; Clk        ; 2.062 ; 2.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data_q   ; Clk        ; 2.219 ; 2.309 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK    ; Clk        ; 1.240 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK    ; Clk        ;       ; 1.284 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; TAPE_OUT      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; audio         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TAPE_IN                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; audio         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.156 V            ; 0.147 V                              ; 0.26 V                               ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.156 V           ; 0.147 V                             ; 0.26 V                              ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; audio         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CP2102_TXD    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_BA      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35102642 ; 198582   ; 169814   ; 372      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 9394     ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1342     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 16629    ; 2        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 2376     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35102642 ; 198582   ; 169814   ; 372      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 9394     ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1342     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 16629    ; 2        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 2376     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Sat Nov 28 23:58:42 2020
Info: Command: quartus_sta MC10_DragonBoard -c MC10_DragonBoard
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'TRS80_MC10.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 0.210
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.210         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.069         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.925         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.370
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.370         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.431         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.434         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.715
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.715         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.858         0.000 Clk 
    Info:    19.720         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.718         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 1.019
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.019         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.721         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.149         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.366
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.366         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.380         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.381         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.716
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.716         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.855         0.000 Clk 
    Info:    19.718         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.717         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 3.494
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.494         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    14.989         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    18.154         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.089
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.089         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.165         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.167         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 Clk 
    Info:     9.734         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.734         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.744         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Sat Nov 28 23:59:19 2020
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:27


