#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdf0c804280 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7fdf0c824140_0 .var "clk", 0 0;
v0x7fdf0c824220_0 .var/s "data", 15 0;
v0x7fdf0c8242b0_0 .net "done", 0 0, v0x7fdf0c823360_0;  1 drivers
v0x7fdf0c824340_0 .var "input_adr1", 4 0;
v0x7fdf0c824410_0 .var "input_adr2", 4 0;
v0x7fdf0c824520_0 .var "instruction", 2 0;
v0x7fdf0c8245b0_0 .net/s "read1", 15 0, L_0x7fdf0c8311a0;  1 drivers
v0x7fdf0c824640_0 .net/s "read2", 15 0, L_0x7fdf0c831420;  1 drivers
v0x7fdf0c8246f0_0 .var "write_adr", 4 0;
E_0x7fdf0c804400 .event posedge, v0x7fdf0c823360_0;
S_0x7fdf0c804430 .scope module, "P" "process" 2 14, 3 1 0, S_0x7fdf0c804280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "valid";
    .port_info 2 /INPUT 5 "read_adr1";
    .port_info 3 /INPUT 5 "read_adr2";
    .port_info 4 /INPUT 5 "write_adr";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "read1";
    .port_info 8 /OUTPUT 16 "read2";
L_0x7fdf0c8310b0 .functor OR 1, L_0x7fdf0c830ef0, L_0x7fdf0c830fd0, C4<0>, C4<0>;
L_0x7fdf0b763008 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fdf0c822b90_0 .net/2u *"_ivl_0", 2 0, L_0x7fdf0b763008;  1 drivers
L_0x7fdf0b763098 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fdf0c822c50_0 .net/2u *"_ivl_12", 2 0, L_0x7fdf0b763098;  1 drivers
v0x7fdf0c822cf0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c831300;  1 drivers
v0x7fdf0c822da0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c830ef0;  1 drivers
L_0x7fdf0b763050 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fdf0c822e30_0 .net/2u *"_ivl_4", 2 0, L_0x7fdf0b763050;  1 drivers
v0x7fdf0c822f20_0 .net *"_ivl_6", 0 0, L_0x7fdf0c830fd0;  1 drivers
v0x7fdf0c822fc0_0 .net *"_ivl_9", 0 0, L_0x7fdf0c8310b0;  1 drivers
v0x7fdf0c823060_0 .net "carry_out", 0 0, L_0x7fdf0c830360;  1 drivers
v0x7fdf0c823130_0 .net "clk", 0 0, v0x7fdf0c824140_0;  1 drivers
v0x7fdf0c823240_0 .var "counter", 5 0;
v0x7fdf0c8232d0_0 .net/s "data", 15 0, v0x7fdf0c824220_0;  1 drivers
v0x7fdf0c823360_0 .var "done", 0 0;
v0x7fdf0c8233f0_0 .var/s "num_to_shift", 15 0;
v0x7fdf0c8234a0_0 .var "opcode", 0 0;
v0x7fdf0c823530_0 .net/s "read1", 15 0, L_0x7fdf0c8311a0;  alias, 1 drivers
v0x7fdf0c8235c0_0 .net/s "read1_from_reg", 15 0, v0x7fdf0c821fe0_0;  1 drivers
v0x7fdf0c823680_0 .var "read1_valid", 0 0;
v0x7fdf0c823830_0 .net/s "read2", 15 0, L_0x7fdf0c831420;  alias, 1 drivers
v0x7fdf0c8238c0_0 .net/s "read2_from_reg", 15 0, v0x7fdf0c822170_0;  1 drivers
v0x7fdf0c823950_0 .var "read2_valid", 0 0;
v0x7fdf0c8239e0_0 .net "read_adr1", 4 0, v0x7fdf0c824340_0;  1 drivers
v0x7fdf0c823a70_0 .net "read_adr2", 4 0, v0x7fdf0c824410_0;  1 drivers
v0x7fdf0c823b20_0 .var/s "reg_input_data", 15 0;
v0x7fdf0c823bd0_0 .net/s "res", 15 0, L_0x7fdf0c82b080;  1 drivers
v0x7fdf0c823c80_0 .net/s "shift_output", 15 0, L_0x7fdf0c830650;  1 drivers
v0x7fdf0c823d30_0 .net "valid", 2 0, v0x7fdf0c824520_0;  1 drivers
v0x7fdf0c823dc0_0 .net "write_adr", 4 0, v0x7fdf0c8246f0_0;  1 drivers
v0x7fdf0c823e70_0 .var "write_valid", 0 0;
v0x7fdf0c823f20_0 .var/s "x_to_adder", 15 0;
v0x7fdf0c823fd0_0 .var/s "y_to_adder", 15 0;
E_0x7fdf0c804730 .event edge, v0x7fdf0c823240_0;
E_0x7fdf0c804780/0 .event edge, v0x7fdf0c822a80_0, v0x7fdf0c822520_0, v0x7fdf0c822370_0, v0x7fdf0c8222c0_0;
E_0x7fdf0c804780/1 .event edge, v0x7fdf0c823d30_0;
E_0x7fdf0c804780 .event/or E_0x7fdf0c804780/0, E_0x7fdf0c804780/1;
L_0x7fdf0c830ef0 .cmp/eq 3, v0x7fdf0c824520_0, L_0x7fdf0b763008;
L_0x7fdf0c830fd0 .cmp/eq 3, v0x7fdf0c824520_0, L_0x7fdf0b763050;
L_0x7fdf0c8311a0 .functor MUXZ 16, v0x7fdf0c821fe0_0, L_0x7fdf0c82b080, L_0x7fdf0c8310b0, C4<>;
L_0x7fdf0c831300 .cmp/eq 3, v0x7fdf0c824520_0, L_0x7fdf0b763098;
L_0x7fdf0c831420 .functor MUXZ 16, v0x7fdf0c822170_0, L_0x7fdf0c830650, L_0x7fdf0c831300, C4<>;
S_0x7fdf0c8047e0 .scope module, "A" "full_adder" 3 43, 4 1 0, S_0x7fdf0c804430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
v0x7fdf0c821620_0 .net "carry_out", 0 0, L_0x7fdf0c830360;  alias, 1 drivers
v0x7fdf0c8216b0_0 .net "intermediate_carry", 14 0, L_0x7fdf0c82eaf0;  1 drivers
v0x7fdf0c821740_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  1 drivers
v0x7fdf0c8217d0_0 .net/s "sum", 15 0, L_0x7fdf0c82b080;  alias, 1 drivers
v0x7fdf0c821860_0 .net/s "x", 15 0, v0x7fdf0c823f20_0;  1 drivers
v0x7fdf0c821950_0 .net/s "y", 15 0, v0x7fdf0c823fd0_0;  1 drivers
L_0x7fdf0c825090 .part v0x7fdf0c823f20_0, 0, 1;
L_0x7fdf0c8251b0 .part v0x7fdf0c823fd0_0, 0, 1;
L_0x7fdf0c825b60 .part v0x7fdf0c823f20_0, 1, 1;
L_0x7fdf0c825c80 .part v0x7fdf0c823fd0_0, 1, 1;
L_0x7fdf0c825da0 .part L_0x7fdf0c82eaf0, 0, 1;
L_0x7fdf0c826740 .part v0x7fdf0c823f20_0, 2, 1;
L_0x7fdf0c8268e0 .part v0x7fdf0c823fd0_0, 2, 1;
L_0x7fdf0c826a80 .part L_0x7fdf0c82eaf0, 1, 1;
L_0x7fdf0c827160 .part v0x7fdf0c823f20_0, 3, 1;
L_0x7fdf0c8272d0 .part v0x7fdf0c823fd0_0, 3, 1;
L_0x7fdf0c8273f0 .part L_0x7fdf0c82eaf0, 2, 1;
L_0x7fdf0c827ce0 .part v0x7fdf0c823f20_0, 4, 1;
L_0x7fdf0c827e00 .part v0x7fdf0c823fd0_0, 4, 1;
L_0x7fdf0c827f90 .part L_0x7fdf0c82eaf0, 3, 1;
L_0x7fdf0c8288a0 .part v0x7fdf0c823f20_0, 5, 1;
L_0x7fdf0c828a40 .part v0x7fdf0c823fd0_0, 5, 1;
L_0x7fdf0c828b60 .part L_0x7fdf0c82eaf0, 4, 1;
L_0x7fdf0c829440 .part v0x7fdf0c823f20_0, 6, 1;
L_0x7fdf0c829660 .part v0x7fdf0c823fd0_0, 6, 1;
L_0x7fdf0c8298a0 .part L_0x7fdf0c82eaf0, 5, 1;
L_0x7fdf0c82a0d0 .part v0x7fdf0c823f20_0, 7, 1;
L_0x7fdf0c829800 .part v0x7fdf0c823fd0_0, 7, 1;
L_0x7fdf0c82a320 .part L_0x7fdf0c82eaf0, 6, 1;
L_0x7fdf0c82ac50 .part v0x7fdf0c823f20_0, 8, 1;
L_0x7fdf0c82ad70 .part v0x7fdf0c823fd0_0, 8, 1;
L_0x7fdf0c82af60 .part L_0x7fdf0c82eaf0, 7, 1;
L_0x7fdf0c82b880 .part v0x7fdf0c823f20_0, 9, 1;
L_0x7fdf0c82ba80 .part v0x7fdf0c823fd0_0, 9, 1;
L_0x7fdf0c82ae90 .part L_0x7fdf0c82eaf0, 8, 1;
L_0x7fdf0c82c430 .part v0x7fdf0c823f20_0, 10, 1;
L_0x7fdf0c82c550 .part v0x7fdf0c823fd0_0, 10, 1;
L_0x7fdf0c82c770 .part L_0x7fdf0c82eaf0, 9, 1;
L_0x7fdf0c82cfd0 .part v0x7fdf0c823f20_0, 11, 1;
L_0x7fdf0c82c670 .part v0x7fdf0c823fd0_0, 11, 1;
L_0x7fdf0c82d280 .part L_0x7fdf0c82eaf0, 10, 1;
L_0x7fdf0c82db70 .part v0x7fdf0c823f20_0, 12, 1;
L_0x7fdf0c82dc90 .part v0x7fdf0c823fd0_0, 12, 1;
L_0x7fdf0c82d3a0 .part L_0x7fdf0c82eaf0, 11, 1;
L_0x7fdf0c82e6f0 .part v0x7fdf0c823f20_0, 13, 1;
L_0x7fdf0c82ddb0 .part v0x7fdf0c823fd0_0, 13, 1;
L_0x7fdf0c82e950 .part L_0x7fdf0c82eaf0, 12, 1;
L_0x7fdf0c82f290 .part v0x7fdf0c823f20_0, 14, 1;
L_0x7fdf0c829560 .part v0x7fdf0c823fd0_0, 14, 1;
L_0x7fdf0c829700 .part L_0x7fdf0c82eaf0, 13, 1;
LS_0x7fdf0c82eaf0_0_0 .concat8 [ 1 1 1 1], L_0x7fdf0c824fa0, L_0x7fdf0c825a70, L_0x7fdf0c826670, L_0x7fdf0c827070;
LS_0x7fdf0c82eaf0_0_4 .concat8 [ 1 1 1 1], L_0x7fdf0c827c10, L_0x7fdf0c8287b0, L_0x7fdf0c829350, L_0x7fdf0c82a000;
LS_0x7fdf0c82eaf0_0_8 .concat8 [ 1 1 1 1], L_0x7fdf0c82aba0, L_0x7fdf0c82b7b0, L_0x7fdf0c82c360, L_0x7fdf0c82cf00;
LS_0x7fdf0c82eaf0_0_12 .concat8 [ 1 1 1 0], L_0x7fdf0c82da80, L_0x7fdf0c82e600, L_0x7fdf0c82f1a0;
L_0x7fdf0c82eaf0 .concat8 [ 4 4 4 3], LS_0x7fdf0c82eaf0_0_0, LS_0x7fdf0c82eaf0_0_4, LS_0x7fdf0c82eaf0_0_8, LS_0x7fdf0c82eaf0_0_12;
L_0x7fdf0c830410 .part v0x7fdf0c823f20_0, 15, 1;
L_0x7fdf0c830530 .part v0x7fdf0c823fd0_0, 15, 1;
L_0x7fdf0c82fc90 .part L_0x7fdf0c82eaf0, 14, 1;
LS_0x7fdf0c82b080_0_0 .concat8 [ 1 1 1 1], L_0x7fdf0c8249c0, L_0x7fdf0c825430, L_0x7fdf0c826000, L_0x7fdf0c826c80;
LS_0x7fdf0c82b080_0_4 .concat8 [ 1 1 1 1], L_0x7fdf0c827650, L_0x7fdf0c828210, L_0x7fdf0c828d10, L_0x7fdf0c8299b0;
LS_0x7fdf0c82b080_0_8 .concat8 [ 1 1 1 1], L_0x7fdf0c82a570, L_0x7fdf0c82b180, L_0x7fdf0c82ba10, L_0x7fdf0c82c890;
LS_0x7fdf0c82b080_0_12 .concat8 [ 1 1 1 1], L_0x7fdf0c82d4c0, L_0x7fdf0c82dfc0, L_0x7fdf0c82ebc0, L_0x7fdf0c82fe00;
L_0x7fdf0c82b080 .concat8 [ 4 4 4 4], LS_0x7fdf0c82b080_0_0, LS_0x7fdf0c82b080_0_4, LS_0x7fdf0c82b080_0_8, LS_0x7fdf0c82b080_0_12;
S_0x7fdf0c804a60 .scope module, "FA0" "one_bit_full_adder" 4 12, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c824800 .functor XOR 1, L_0x7fdf0c8251b0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8248b0 .functor XOR 1, L_0x7fdf0c825090, L_0x7fdf0c824800, C4<0>, C4<0>;
L_0x7fdf0c8249c0 .functor XOR 1, v0x7fdf0c8234a0_0, L_0x7fdf0c8248b0, C4<0>, C4<0>;
L_0x7fdf0c824a90 .functor XOR 1, L_0x7fdf0c8251b0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c824b80 .functor AND 1, L_0x7fdf0c825090, L_0x7fdf0c824a90, C4<1>, C4<1>;
L_0x7fdf0c824c70 .functor XOR 1, L_0x7fdf0c8251b0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c824d00 .functor AND 1, L_0x7fdf0c824c70, v0x7fdf0c8234a0_0, C4<1>, C4<1>;
L_0x7fdf0c824df0 .functor OR 1, L_0x7fdf0c824b80, L_0x7fdf0c824d00, C4<0>, C4<0>;
L_0x7fdf0c824ee0 .functor AND 1, v0x7fdf0c8234a0_0, L_0x7fdf0c825090, C4<1>, C4<1>;
L_0x7fdf0c824fa0 .functor OR 1, L_0x7fdf0c824df0, L_0x7fdf0c824ee0, C4<0>, C4<0>;
v0x7fdf0c804cf0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c824800;  1 drivers
v0x7fdf0c814db0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c824c70;  1 drivers
v0x7fdf0c814e50_0 .net *"_ivl_12", 0 0, L_0x7fdf0c824d00;  1 drivers
v0x7fdf0c814f00_0 .net *"_ivl_14", 0 0, L_0x7fdf0c824df0;  1 drivers
v0x7fdf0c814fb0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c824ee0;  1 drivers
v0x7fdf0c8150a0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c8248b0;  1 drivers
v0x7fdf0c815150_0 .net *"_ivl_6", 0 0, L_0x7fdf0c824a90;  1 drivers
v0x7fdf0c815200_0 .net *"_ivl_8", 0 0, L_0x7fdf0c824b80;  1 drivers
v0x7fdf0c8152b0_0 .net "a", 0 0, L_0x7fdf0c825090;  1 drivers
v0x7fdf0c8153c0_0 .net "b", 0 0, L_0x7fdf0c8251b0;  1 drivers
v0x7fdf0c815450_0 .net "carry", 0 0, L_0x7fdf0c824fa0;  1 drivers
v0x7fdf0c8154f0_0 .net "cin", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c815590_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c815640_0 .net "sum", 0 0, L_0x7fdf0c8249c0;  1 drivers
S_0x7fdf0c815720 .scope module, "FA1" "one_bit_full_adder" 4 13, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c8252d0 .functor XOR 1, L_0x7fdf0c825c80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c825340 .functor XOR 1, L_0x7fdf0c825b60, L_0x7fdf0c8252d0, C4<0>, C4<0>;
L_0x7fdf0c825430 .functor XOR 1, L_0x7fdf0c825da0, L_0x7fdf0c825340, C4<0>, C4<0>;
L_0x7fdf0c825520 .functor XOR 1, L_0x7fdf0c825c80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c825610 .functor AND 1, L_0x7fdf0c825b60, L_0x7fdf0c825520, C4<1>, C4<1>;
L_0x7fdf0c825700 .functor XOR 1, L_0x7fdf0c825c80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c825790 .functor AND 1, L_0x7fdf0c825700, L_0x7fdf0c825da0, C4<1>, C4<1>;
L_0x7fdf0c8258c0 .functor OR 1, L_0x7fdf0c825610, L_0x7fdf0c825790, C4<0>, C4<0>;
L_0x7fdf0c8259b0 .functor AND 1, L_0x7fdf0c825da0, L_0x7fdf0c825b60, C4<1>, C4<1>;
L_0x7fdf0c825a70 .functor OR 1, L_0x7fdf0c8258c0, L_0x7fdf0c8259b0, C4<0>, C4<0>;
v0x7fdf0c815980_0 .net *"_ivl_0", 0 0, L_0x7fdf0c8252d0;  1 drivers
v0x7fdf0c815a30_0 .net *"_ivl_10", 0 0, L_0x7fdf0c825700;  1 drivers
v0x7fdf0c815ae0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c825790;  1 drivers
v0x7fdf0c815ba0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c8258c0;  1 drivers
v0x7fdf0c815c50_0 .net *"_ivl_16", 0 0, L_0x7fdf0c8259b0;  1 drivers
v0x7fdf0c815d40_0 .net *"_ivl_2", 0 0, L_0x7fdf0c825340;  1 drivers
v0x7fdf0c815df0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c825520;  1 drivers
v0x7fdf0c815ea0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c825610;  1 drivers
v0x7fdf0c815f50_0 .net "a", 0 0, L_0x7fdf0c825b60;  1 drivers
v0x7fdf0c816060_0 .net "b", 0 0, L_0x7fdf0c825c80;  1 drivers
v0x7fdf0c8160f0_0 .net "carry", 0 0, L_0x7fdf0c825a70;  1 drivers
v0x7fdf0c816190_0 .net "cin", 0 0, L_0x7fdf0c825da0;  1 drivers
v0x7fdf0c816230_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c8162c0_0 .net "sum", 0 0, L_0x7fdf0c825430;  1 drivers
S_0x7fdf0c8163f0 .scope module, "FA2" "one_bit_full_adder" 4 14, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c825ec0 .functor XOR 1, L_0x7fdf0c8268e0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c825f30 .functor XOR 1, L_0x7fdf0c826740, L_0x7fdf0c825ec0, C4<0>, C4<0>;
L_0x7fdf0c826000 .functor XOR 1, L_0x7fdf0c826a80, L_0x7fdf0c825f30, C4<0>, C4<0>;
L_0x7fdf0c8260f0 .functor XOR 1, L_0x7fdf0c8268e0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8261e0 .functor AND 1, L_0x7fdf0c826740, L_0x7fdf0c8260f0, C4<1>, C4<1>;
L_0x7fdf0c826300 .functor XOR 1, L_0x7fdf0c8268e0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c826370 .functor AND 1, L_0x7fdf0c826300, L_0x7fdf0c826a80, C4<1>, C4<1>;
L_0x7fdf0c8264c0 .functor OR 1, L_0x7fdf0c8261e0, L_0x7fdf0c826370, C4<0>, C4<0>;
L_0x7fdf0c8265b0 .functor AND 1, L_0x7fdf0c826a80, L_0x7fdf0c826740, C4<1>, C4<1>;
L_0x7fdf0c826670 .functor OR 1, L_0x7fdf0c8264c0, L_0x7fdf0c8265b0, C4<0>, C4<0>;
v0x7fdf0c816640_0 .net *"_ivl_0", 0 0, L_0x7fdf0c825ec0;  1 drivers
v0x7fdf0c8166f0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c826300;  1 drivers
v0x7fdf0c8167a0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c826370;  1 drivers
v0x7fdf0c816860_0 .net *"_ivl_14", 0 0, L_0x7fdf0c8264c0;  1 drivers
v0x7fdf0c816910_0 .net *"_ivl_16", 0 0, L_0x7fdf0c8265b0;  1 drivers
v0x7fdf0c816a00_0 .net *"_ivl_2", 0 0, L_0x7fdf0c825f30;  1 drivers
v0x7fdf0c816ab0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c8260f0;  1 drivers
v0x7fdf0c816b60_0 .net *"_ivl_8", 0 0, L_0x7fdf0c8261e0;  1 drivers
v0x7fdf0c816c10_0 .net "a", 0 0, L_0x7fdf0c826740;  1 drivers
v0x7fdf0c816d20_0 .net "b", 0 0, L_0x7fdf0c8268e0;  1 drivers
v0x7fdf0c816db0_0 .net "carry", 0 0, L_0x7fdf0c826670;  1 drivers
v0x7fdf0c816e50_0 .net "cin", 0 0, L_0x7fdf0c826a80;  1 drivers
v0x7fdf0c816ef0_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c816f80_0 .net "sum", 0 0, L_0x7fdf0c826000;  1 drivers
S_0x7fdf0c8170b0 .scope module, "FA3" "one_bit_full_adder" 4 15, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c826ba0 .functor XOR 1, L_0x7fdf0c8272d0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c826c10 .functor XOR 1, L_0x7fdf0c827160, L_0x7fdf0c826ba0, C4<0>, C4<0>;
L_0x7fdf0c826c80 .functor XOR 1, L_0x7fdf0c8273f0, L_0x7fdf0c826c10, C4<0>, C4<0>;
L_0x7fdf0c826d30 .functor XOR 1, L_0x7fdf0c8272d0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8213f0 .functor AND 1, L_0x7fdf0c827160, L_0x7fdf0c826d30, C4<1>, C4<1>;
L_0x7fdf0c8214e0 .functor XOR 1, L_0x7fdf0c8272d0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c821570 .functor AND 1, L_0x7fdf0c8214e0, L_0x7fdf0c8273f0, C4<1>, C4<1>;
L_0x7fdf0c826ec0 .functor OR 1, L_0x7fdf0c8213f0, L_0x7fdf0c821570, C4<0>, C4<0>;
L_0x7fdf0c826fb0 .functor AND 1, L_0x7fdf0c8273f0, L_0x7fdf0c827160, C4<1>, C4<1>;
L_0x7fdf0c827070 .functor OR 1, L_0x7fdf0c826ec0, L_0x7fdf0c826fb0, C4<0>, C4<0>;
v0x7fdf0c817300_0 .net *"_ivl_0", 0 0, L_0x7fdf0c826ba0;  1 drivers
v0x7fdf0c817390_0 .net *"_ivl_10", 0 0, L_0x7fdf0c8214e0;  1 drivers
v0x7fdf0c817430_0 .net *"_ivl_12", 0 0, L_0x7fdf0c821570;  1 drivers
v0x7fdf0c8174f0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c826ec0;  1 drivers
v0x7fdf0c8175a0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c826fb0;  1 drivers
v0x7fdf0c817690_0 .net *"_ivl_2", 0 0, L_0x7fdf0c826c10;  1 drivers
v0x7fdf0c817740_0 .net *"_ivl_6", 0 0, L_0x7fdf0c826d30;  1 drivers
v0x7fdf0c8177f0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c8213f0;  1 drivers
v0x7fdf0c8178a0_0 .net "a", 0 0, L_0x7fdf0c827160;  1 drivers
v0x7fdf0c8179b0_0 .net "b", 0 0, L_0x7fdf0c8272d0;  1 drivers
v0x7fdf0c817a40_0 .net "carry", 0 0, L_0x7fdf0c827070;  1 drivers
v0x7fdf0c817ae0_0 .net "cin", 0 0, L_0x7fdf0c8273f0;  1 drivers
v0x7fdf0c817b80_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c817c90_0 .net "sum", 0 0, L_0x7fdf0c826c80;  1 drivers
S_0x7fdf0c817d80 .scope module, "FA4" "one_bit_full_adder" 4 16, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c827570 .functor XOR 1, L_0x7fdf0c827e00, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8275e0 .functor XOR 1, L_0x7fdf0c827ce0, L_0x7fdf0c827570, C4<0>, C4<0>;
L_0x7fdf0c827650 .functor XOR 1, L_0x7fdf0c827f90, L_0x7fdf0c8275e0, C4<0>, C4<0>;
L_0x7fdf0c8276c0 .functor XOR 1, L_0x7fdf0c827e00, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8277b0 .functor AND 1, L_0x7fdf0c827ce0, L_0x7fdf0c8276c0, C4<1>, C4<1>;
L_0x7fdf0c8278a0 .functor XOR 1, L_0x7fdf0c827e00, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c827930 .functor AND 1, L_0x7fdf0c8278a0, L_0x7fdf0c827f90, C4<1>, C4<1>;
L_0x7fdf0c827a60 .functor OR 1, L_0x7fdf0c8277b0, L_0x7fdf0c827930, C4<0>, C4<0>;
L_0x7fdf0c827b50 .functor AND 1, L_0x7fdf0c827f90, L_0x7fdf0c827ce0, C4<1>, C4<1>;
L_0x7fdf0c827c10 .functor OR 1, L_0x7fdf0c827a60, L_0x7fdf0c827b50, C4<0>, C4<0>;
v0x7fdf0c817fd0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c827570;  1 drivers
v0x7fdf0c818090_0 .net *"_ivl_10", 0 0, L_0x7fdf0c8278a0;  1 drivers
v0x7fdf0c818130_0 .net *"_ivl_12", 0 0, L_0x7fdf0c827930;  1 drivers
v0x7fdf0c8181e0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c827a60;  1 drivers
v0x7fdf0c818290_0 .net *"_ivl_16", 0 0, L_0x7fdf0c827b50;  1 drivers
v0x7fdf0c818380_0 .net *"_ivl_2", 0 0, L_0x7fdf0c8275e0;  1 drivers
v0x7fdf0c818430_0 .net *"_ivl_6", 0 0, L_0x7fdf0c8276c0;  1 drivers
v0x7fdf0c8184e0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c8277b0;  1 drivers
v0x7fdf0c818590_0 .net "a", 0 0, L_0x7fdf0c827ce0;  1 drivers
v0x7fdf0c8186a0_0 .net "b", 0 0, L_0x7fdf0c827e00;  1 drivers
v0x7fdf0c818730_0 .net "carry", 0 0, L_0x7fdf0c827c10;  1 drivers
v0x7fdf0c8187d0_0 .net "cin", 0 0, L_0x7fdf0c827f90;  1 drivers
v0x7fdf0c818870_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c818900_0 .net "sum", 0 0, L_0x7fdf0c827650;  1 drivers
S_0x7fdf0c818a30 .scope module, "FA5" "one_bit_full_adder" 4 17, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c828130 .functor XOR 1, L_0x7fdf0c828a40, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8281a0 .functor XOR 1, L_0x7fdf0c8288a0, L_0x7fdf0c828130, C4<0>, C4<0>;
L_0x7fdf0c828210 .functor XOR 1, L_0x7fdf0c828b60, L_0x7fdf0c8281a0, C4<0>, C4<0>;
L_0x7fdf0c828280 .functor XOR 1, L_0x7fdf0c828a40, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c828350 .functor AND 1, L_0x7fdf0c8288a0, L_0x7fdf0c828280, C4<1>, C4<1>;
L_0x7fdf0c828440 .functor XOR 1, L_0x7fdf0c828a40, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8284d0 .functor AND 1, L_0x7fdf0c828440, L_0x7fdf0c828b60, C4<1>, C4<1>;
L_0x7fdf0c828600 .functor OR 1, L_0x7fdf0c828350, L_0x7fdf0c8284d0, C4<0>, C4<0>;
L_0x7fdf0c8286f0 .functor AND 1, L_0x7fdf0c828b60, L_0x7fdf0c8288a0, C4<1>, C4<1>;
L_0x7fdf0c8287b0 .functor OR 1, L_0x7fdf0c828600, L_0x7fdf0c8286f0, C4<0>, C4<0>;
v0x7fdf0c818c80_0 .net *"_ivl_0", 0 0, L_0x7fdf0c828130;  1 drivers
v0x7fdf0c818d10_0 .net *"_ivl_10", 0 0, L_0x7fdf0c828440;  1 drivers
v0x7fdf0c818db0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c8284d0;  1 drivers
v0x7fdf0c818e70_0 .net *"_ivl_14", 0 0, L_0x7fdf0c828600;  1 drivers
v0x7fdf0c818f20_0 .net *"_ivl_16", 0 0, L_0x7fdf0c8286f0;  1 drivers
v0x7fdf0c819010_0 .net *"_ivl_2", 0 0, L_0x7fdf0c8281a0;  1 drivers
v0x7fdf0c8190c0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c828280;  1 drivers
v0x7fdf0c819170_0 .net *"_ivl_8", 0 0, L_0x7fdf0c828350;  1 drivers
v0x7fdf0c819220_0 .net "a", 0 0, L_0x7fdf0c8288a0;  1 drivers
v0x7fdf0c819330_0 .net "b", 0 0, L_0x7fdf0c828a40;  1 drivers
v0x7fdf0c8193c0_0 .net "carry", 0 0, L_0x7fdf0c8287b0;  1 drivers
v0x7fdf0c819460_0 .net "cin", 0 0, L_0x7fdf0c828b60;  1 drivers
v0x7fdf0c819500_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c819590_0 .net "sum", 0 0, L_0x7fdf0c828210;  1 drivers
S_0x7fdf0c8196c0 .scope module, "FA6" "one_bit_full_adder" 4 18, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c827f20 .functor XOR 1, L_0x7fdf0c829660, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8289c0 .functor XOR 1, L_0x7fdf0c829440, L_0x7fdf0c827f20, C4<0>, C4<0>;
L_0x7fdf0c828d10 .functor XOR 1, L_0x7fdf0c8298a0, L_0x7fdf0c8289c0, C4<0>, C4<0>;
L_0x7fdf0c828e00 .functor XOR 1, L_0x7fdf0c829660, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c828ef0 .functor AND 1, L_0x7fdf0c829440, L_0x7fdf0c828e00, C4<1>, C4<1>;
L_0x7fdf0c828fe0 .functor XOR 1, L_0x7fdf0c829660, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c829070 .functor AND 1, L_0x7fdf0c828fe0, L_0x7fdf0c8298a0, C4<1>, C4<1>;
L_0x7fdf0c8291a0 .functor OR 1, L_0x7fdf0c828ef0, L_0x7fdf0c829070, C4<0>, C4<0>;
L_0x7fdf0c829290 .functor AND 1, L_0x7fdf0c8298a0, L_0x7fdf0c829440, C4<1>, C4<1>;
L_0x7fdf0c829350 .functor OR 1, L_0x7fdf0c8291a0, L_0x7fdf0c829290, C4<0>, C4<0>;
v0x7fdf0c819910_0 .net *"_ivl_0", 0 0, L_0x7fdf0c827f20;  1 drivers
v0x7fdf0c8199a0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c828fe0;  1 drivers
v0x7fdf0c819a40_0 .net *"_ivl_12", 0 0, L_0x7fdf0c829070;  1 drivers
v0x7fdf0c819b00_0 .net *"_ivl_14", 0 0, L_0x7fdf0c8291a0;  1 drivers
v0x7fdf0c819bb0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c829290;  1 drivers
v0x7fdf0c819ca0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c8289c0;  1 drivers
v0x7fdf0c819d50_0 .net *"_ivl_6", 0 0, L_0x7fdf0c828e00;  1 drivers
v0x7fdf0c819e00_0 .net *"_ivl_8", 0 0, L_0x7fdf0c828ef0;  1 drivers
v0x7fdf0c819eb0_0 .net "a", 0 0, L_0x7fdf0c829440;  1 drivers
v0x7fdf0c819fc0_0 .net "b", 0 0, L_0x7fdf0c829660;  1 drivers
v0x7fdf0c81a050_0 .net "carry", 0 0, L_0x7fdf0c829350;  1 drivers
v0x7fdf0c81a0f0_0 .net "cin", 0 0, L_0x7fdf0c8298a0;  1 drivers
v0x7fdf0c81a190_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81a220_0 .net "sum", 0 0, L_0x7fdf0c828d10;  1 drivers
S_0x7fdf0c81a350 .scope module, "FA7" "one_bit_full_adder" 4 19, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c828c80 .functor XOR 1, L_0x7fdf0c829800, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c829940 .functor XOR 1, L_0x7fdf0c82a0d0, L_0x7fdf0c828c80, C4<0>, C4<0>;
L_0x7fdf0c8299b0 .functor XOR 1, L_0x7fdf0c82a320, L_0x7fdf0c829940, C4<0>, C4<0>;
L_0x7fdf0c829a80 .functor XOR 1, L_0x7fdf0c829800, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c829b70 .functor AND 1, L_0x7fdf0c82a0d0, L_0x7fdf0c829a80, C4<1>, C4<1>;
L_0x7fdf0c829c90 .functor XOR 1, L_0x7fdf0c829800, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c829d00 .functor AND 1, L_0x7fdf0c829c90, L_0x7fdf0c82a320, C4<1>, C4<1>;
L_0x7fdf0c829e50 .functor OR 1, L_0x7fdf0c829b70, L_0x7fdf0c829d00, C4<0>, C4<0>;
L_0x7fdf0c829f40 .functor AND 1, L_0x7fdf0c82a320, L_0x7fdf0c82a0d0, C4<1>, C4<1>;
L_0x7fdf0c82a000 .functor OR 1, L_0x7fdf0c829e50, L_0x7fdf0c829f40, C4<0>, C4<0>;
v0x7fdf0c81a5a0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c828c80;  1 drivers
v0x7fdf0c81a630_0 .net *"_ivl_10", 0 0, L_0x7fdf0c829c90;  1 drivers
v0x7fdf0c81a6d0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c829d00;  1 drivers
v0x7fdf0c81a790_0 .net *"_ivl_14", 0 0, L_0x7fdf0c829e50;  1 drivers
v0x7fdf0c81a840_0 .net *"_ivl_16", 0 0, L_0x7fdf0c829f40;  1 drivers
v0x7fdf0c81a930_0 .net *"_ivl_2", 0 0, L_0x7fdf0c829940;  1 drivers
v0x7fdf0c81a9e0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c829a80;  1 drivers
v0x7fdf0c81aa90_0 .net *"_ivl_8", 0 0, L_0x7fdf0c829b70;  1 drivers
v0x7fdf0c81ab40_0 .net "a", 0 0, L_0x7fdf0c82a0d0;  1 drivers
v0x7fdf0c81ac50_0 .net "b", 0 0, L_0x7fdf0c829800;  1 drivers
v0x7fdf0c81ace0_0 .net "carry", 0 0, L_0x7fdf0c82a000;  1 drivers
v0x7fdf0c81ad80_0 .net "cin", 0 0, L_0x7fdf0c82a320;  1 drivers
v0x7fdf0c81ae20_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81afb0_0 .net "sum", 0 0, L_0x7fdf0c8299b0;  1 drivers
S_0x7fdf0c81b0a0 .scope module, "FA8" "one_bit_full_adder" 4 20, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82a500 .functor XOR 1, L_0x7fdf0c82ad70, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82a1f0 .functor XOR 1, L_0x7fdf0c82ac50, L_0x7fdf0c82a500, C4<0>, C4<0>;
L_0x7fdf0c82a570 .functor XOR 1, L_0x7fdf0c82af60, L_0x7fdf0c82a1f0, C4<0>, C4<0>;
L_0x7fdf0c82a620 .functor XOR 1, L_0x7fdf0c82ad70, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82a710 .functor AND 1, L_0x7fdf0c82ac50, L_0x7fdf0c82a620, C4<1>, C4<1>;
L_0x7fdf0c82a830 .functor XOR 1, L_0x7fdf0c82ad70, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82a8a0 .functor AND 1, L_0x7fdf0c82a830, L_0x7fdf0c82af60, C4<1>, C4<1>;
L_0x7fdf0c82a9f0 .functor OR 1, L_0x7fdf0c82a710, L_0x7fdf0c82a8a0, C4<0>, C4<0>;
L_0x7fdf0c82aae0 .functor AND 1, L_0x7fdf0c82af60, L_0x7fdf0c82ac50, C4<1>, C4<1>;
L_0x7fdf0c82aba0 .functor OR 1, L_0x7fdf0c82a9f0, L_0x7fdf0c82aae0, C4<0>, C4<0>;
v0x7fdf0c81b320_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82a500;  1 drivers
v0x7fdf0c81b3b0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82a830;  1 drivers
v0x7fdf0c81b450_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82a8a0;  1 drivers
v0x7fdf0c81b4e0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82a9f0;  1 drivers
v0x7fdf0c81b590_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82aae0;  1 drivers
v0x7fdf0c81b680_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82a1f0;  1 drivers
v0x7fdf0c81b730_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82a620;  1 drivers
v0x7fdf0c81b7e0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82a710;  1 drivers
v0x7fdf0c81b890_0 .net "a", 0 0, L_0x7fdf0c82ac50;  1 drivers
v0x7fdf0c81b9a0_0 .net "b", 0 0, L_0x7fdf0c82ad70;  1 drivers
v0x7fdf0c81ba30_0 .net "carry", 0 0, L_0x7fdf0c82aba0;  1 drivers
v0x7fdf0c81bad0_0 .net "cin", 0 0, L_0x7fdf0c82af60;  1 drivers
v0x7fdf0c81bb70_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81bc00_0 .net "sum", 0 0, L_0x7fdf0c82a570;  1 drivers
S_0x7fdf0c81bd30 .scope module, "FA9" "one_bit_full_adder" 4 21, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82a440 .functor XOR 1, L_0x7fdf0c82ba80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c8280b0 .functor XOR 1, L_0x7fdf0c82b880, L_0x7fdf0c82a440, C4<0>, C4<0>;
L_0x7fdf0c82b180 .functor XOR 1, L_0x7fdf0c82ae90, L_0x7fdf0c8280b0, C4<0>, C4<0>;
L_0x7fdf0c82b230 .functor XOR 1, L_0x7fdf0c82ba80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82b320 .functor AND 1, L_0x7fdf0c82b880, L_0x7fdf0c82b230, C4<1>, C4<1>;
L_0x7fdf0c82b440 .functor XOR 1, L_0x7fdf0c82ba80, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82b4b0 .functor AND 1, L_0x7fdf0c82b440, L_0x7fdf0c82ae90, C4<1>, C4<1>;
L_0x7fdf0c82b600 .functor OR 1, L_0x7fdf0c82b320, L_0x7fdf0c82b4b0, C4<0>, C4<0>;
L_0x7fdf0c82b6f0 .functor AND 1, L_0x7fdf0c82ae90, L_0x7fdf0c82b880, C4<1>, C4<1>;
L_0x7fdf0c82b7b0 .functor OR 1, L_0x7fdf0c82b600, L_0x7fdf0c82b6f0, C4<0>, C4<0>;
v0x7fdf0c81bf80_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82a440;  1 drivers
v0x7fdf0c81c010_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82b440;  1 drivers
v0x7fdf0c81c0b0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82b4b0;  1 drivers
v0x7fdf0c81c170_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82b600;  1 drivers
v0x7fdf0c81c220_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82b6f0;  1 drivers
v0x7fdf0c81c310_0 .net *"_ivl_2", 0 0, L_0x7fdf0c8280b0;  1 drivers
v0x7fdf0c81c3c0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82b230;  1 drivers
v0x7fdf0c81c470_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82b320;  1 drivers
v0x7fdf0c81c520_0 .net "a", 0 0, L_0x7fdf0c82b880;  1 drivers
v0x7fdf0c81c630_0 .net "b", 0 0, L_0x7fdf0c82ba80;  1 drivers
v0x7fdf0c81c6c0_0 .net "carry", 0 0, L_0x7fdf0c82b7b0;  1 drivers
v0x7fdf0c81c760_0 .net "cin", 0 0, L_0x7fdf0c82ae90;  1 drivers
v0x7fdf0c81c800_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81c890_0 .net "sum", 0 0, L_0x7fdf0c82b180;  1 drivers
S_0x7fdf0c81c9c0 .scope module, "FAa" "one_bit_full_adder" 4 22, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82bd10 .functor XOR 1, L_0x7fdf0c82c550, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82b9a0 .functor XOR 1, L_0x7fdf0c82c430, L_0x7fdf0c82bd10, C4<0>, C4<0>;
L_0x7fdf0c82ba10 .functor XOR 1, L_0x7fdf0c82c770, L_0x7fdf0c82b9a0, C4<0>, C4<0>;
L_0x7fdf0c82bde0 .functor XOR 1, L_0x7fdf0c82c550, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82bed0 .functor AND 1, L_0x7fdf0c82c430, L_0x7fdf0c82bde0, C4<1>, C4<1>;
L_0x7fdf0c82bff0 .functor XOR 1, L_0x7fdf0c82c550, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82c060 .functor AND 1, L_0x7fdf0c82bff0, L_0x7fdf0c82c770, C4<1>, C4<1>;
L_0x7fdf0c82c1b0 .functor OR 1, L_0x7fdf0c82bed0, L_0x7fdf0c82c060, C4<0>, C4<0>;
L_0x7fdf0c82c2a0 .functor AND 1, L_0x7fdf0c82c770, L_0x7fdf0c82c430, C4<1>, C4<1>;
L_0x7fdf0c82c360 .functor OR 1, L_0x7fdf0c82c1b0, L_0x7fdf0c82c2a0, C4<0>, C4<0>;
v0x7fdf0c81cc10_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82bd10;  1 drivers
v0x7fdf0c81cca0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82bff0;  1 drivers
v0x7fdf0c81cd40_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82c060;  1 drivers
v0x7fdf0c81ce00_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82c1b0;  1 drivers
v0x7fdf0c81ceb0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82c2a0;  1 drivers
v0x7fdf0c81cfa0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82b9a0;  1 drivers
v0x7fdf0c81d050_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82bde0;  1 drivers
v0x7fdf0c81d100_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82bed0;  1 drivers
v0x7fdf0c81d1b0_0 .net "a", 0 0, L_0x7fdf0c82c430;  1 drivers
v0x7fdf0c81d2c0_0 .net "b", 0 0, L_0x7fdf0c82c550;  1 drivers
v0x7fdf0c81d350_0 .net "carry", 0 0, L_0x7fdf0c82c360;  1 drivers
v0x7fdf0c81d3f0_0 .net "cin", 0 0, L_0x7fdf0c82c770;  1 drivers
v0x7fdf0c81d490_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81d520_0 .net "sum", 0 0, L_0x7fdf0c82ba10;  1 drivers
S_0x7fdf0c81d650 .scope module, "FAb" "one_bit_full_adder" 4 23, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82bc20 .functor XOR 1, L_0x7fdf0c82c670, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82bc90 .functor XOR 1, L_0x7fdf0c82cfd0, L_0x7fdf0c82bc20, C4<0>, C4<0>;
L_0x7fdf0c82c890 .functor XOR 1, L_0x7fdf0c82d280, L_0x7fdf0c82bc90, C4<0>, C4<0>;
L_0x7fdf0c82c980 .functor XOR 1, L_0x7fdf0c82c670, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82ca70 .functor AND 1, L_0x7fdf0c82cfd0, L_0x7fdf0c82c980, C4<1>, C4<1>;
L_0x7fdf0c82cb90 .functor XOR 1, L_0x7fdf0c82c670, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82cc00 .functor AND 1, L_0x7fdf0c82cb90, L_0x7fdf0c82d280, C4<1>, C4<1>;
L_0x7fdf0c82cd50 .functor OR 1, L_0x7fdf0c82ca70, L_0x7fdf0c82cc00, C4<0>, C4<0>;
L_0x7fdf0c82ce40 .functor AND 1, L_0x7fdf0c82d280, L_0x7fdf0c82cfd0, C4<1>, C4<1>;
L_0x7fdf0c82cf00 .functor OR 1, L_0x7fdf0c82cd50, L_0x7fdf0c82ce40, C4<0>, C4<0>;
v0x7fdf0c81d8a0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82bc20;  1 drivers
v0x7fdf0c81d930_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82cb90;  1 drivers
v0x7fdf0c81d9d0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82cc00;  1 drivers
v0x7fdf0c81da90_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82cd50;  1 drivers
v0x7fdf0c81db40_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82ce40;  1 drivers
v0x7fdf0c81dc30_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82bc90;  1 drivers
v0x7fdf0c81dce0_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82c980;  1 drivers
v0x7fdf0c81dd90_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82ca70;  1 drivers
v0x7fdf0c81de40_0 .net "a", 0 0, L_0x7fdf0c82cfd0;  1 drivers
v0x7fdf0c81df50_0 .net "b", 0 0, L_0x7fdf0c82c670;  1 drivers
v0x7fdf0c81dfe0_0 .net "carry", 0 0, L_0x7fdf0c82cf00;  1 drivers
v0x7fdf0c81e080_0 .net "cin", 0 0, L_0x7fdf0c82d280;  1 drivers
v0x7fdf0c81e120_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81e1b0_0 .net "sum", 0 0, L_0x7fdf0c82c890;  1 drivers
S_0x7fdf0c81e2e0 .scope module, "FAc" "one_bit_full_adder" 4 24, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82d0f0 .functor XOR 1, L_0x7fdf0c82dc90, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82d160 .functor XOR 1, L_0x7fdf0c82db70, L_0x7fdf0c82d0f0, C4<0>, C4<0>;
L_0x7fdf0c82d4c0 .functor XOR 1, L_0x7fdf0c82d3a0, L_0x7fdf0c82d160, C4<0>, C4<0>;
L_0x7fdf0c82d530 .functor XOR 1, L_0x7fdf0c82dc90, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82d620 .functor AND 1, L_0x7fdf0c82db70, L_0x7fdf0c82d530, C4<1>, C4<1>;
L_0x7fdf0c82d710 .functor XOR 1, L_0x7fdf0c82dc90, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82d7a0 .functor AND 1, L_0x7fdf0c82d710, L_0x7fdf0c82d3a0, C4<1>, C4<1>;
L_0x7fdf0c82d8d0 .functor OR 1, L_0x7fdf0c82d620, L_0x7fdf0c82d7a0, C4<0>, C4<0>;
L_0x7fdf0c82d9c0 .functor AND 1, L_0x7fdf0c82d3a0, L_0x7fdf0c82db70, C4<1>, C4<1>;
L_0x7fdf0c82da80 .functor OR 1, L_0x7fdf0c82d8d0, L_0x7fdf0c82d9c0, C4<0>, C4<0>;
v0x7fdf0c81e530_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82d0f0;  1 drivers
v0x7fdf0c81e5c0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82d710;  1 drivers
v0x7fdf0c81e660_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82d7a0;  1 drivers
v0x7fdf0c81e720_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82d8d0;  1 drivers
v0x7fdf0c81e7d0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82d9c0;  1 drivers
v0x7fdf0c81e8c0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82d160;  1 drivers
v0x7fdf0c81e970_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82d530;  1 drivers
v0x7fdf0c81ea20_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82d620;  1 drivers
v0x7fdf0c81ead0_0 .net "a", 0 0, L_0x7fdf0c82db70;  1 drivers
v0x7fdf0c81ebe0_0 .net "b", 0 0, L_0x7fdf0c82dc90;  1 drivers
v0x7fdf0c81ec70_0 .net "carry", 0 0, L_0x7fdf0c82da80;  1 drivers
v0x7fdf0c81ed10_0 .net "cin", 0 0, L_0x7fdf0c82d3a0;  1 drivers
v0x7fdf0c81edb0_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81ee40_0 .net "sum", 0 0, L_0x7fdf0c82d4c0;  1 drivers
S_0x7fdf0c81ef70 .scope module, "FAd" "one_bit_full_adder" 4 25, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82dee0 .functor XOR 1, L_0x7fdf0c82ddb0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82df50 .functor XOR 1, L_0x7fdf0c82e6f0, L_0x7fdf0c82dee0, C4<0>, C4<0>;
L_0x7fdf0c82dfc0 .functor XOR 1, L_0x7fdf0c82e950, L_0x7fdf0c82df50, C4<0>, C4<0>;
L_0x7fdf0c82e0b0 .functor XOR 1, L_0x7fdf0c82ddb0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82e1a0 .functor AND 1, L_0x7fdf0c82e6f0, L_0x7fdf0c82e0b0, C4<1>, C4<1>;
L_0x7fdf0c82e290 .functor XOR 1, L_0x7fdf0c82ddb0, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82e320 .functor AND 1, L_0x7fdf0c82e290, L_0x7fdf0c82e950, C4<1>, C4<1>;
L_0x7fdf0c82e450 .functor OR 1, L_0x7fdf0c82e1a0, L_0x7fdf0c82e320, C4<0>, C4<0>;
L_0x7fdf0c82e540 .functor AND 1, L_0x7fdf0c82e950, L_0x7fdf0c82e6f0, C4<1>, C4<1>;
L_0x7fdf0c82e600 .functor OR 1, L_0x7fdf0c82e450, L_0x7fdf0c82e540, C4<0>, C4<0>;
v0x7fdf0c81f1c0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82dee0;  1 drivers
v0x7fdf0c81f250_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82e290;  1 drivers
v0x7fdf0c81f2f0_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82e320;  1 drivers
v0x7fdf0c81f3b0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82e450;  1 drivers
v0x7fdf0c81f460_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82e540;  1 drivers
v0x7fdf0c81f550_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82df50;  1 drivers
v0x7fdf0c81f600_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82e0b0;  1 drivers
v0x7fdf0c81f6b0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82e1a0;  1 drivers
v0x7fdf0c81f760_0 .net "a", 0 0, L_0x7fdf0c82e6f0;  1 drivers
v0x7fdf0c81f870_0 .net "b", 0 0, L_0x7fdf0c82ddb0;  1 drivers
v0x7fdf0c81f900_0 .net "carry", 0 0, L_0x7fdf0c82e600;  1 drivers
v0x7fdf0c81f9a0_0 .net "cin", 0 0, L_0x7fdf0c82e950;  1 drivers
v0x7fdf0c81fa40_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81fad0_0 .net "sum", 0 0, L_0x7fdf0c82dfc0;  1 drivers
S_0x7fdf0c81fc00 .scope module, "FAe" "one_bit_full_adder" 4 26, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82e810 .functor XOR 1, L_0x7fdf0c829560, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82e880 .functor XOR 1, L_0x7fdf0c82f290, L_0x7fdf0c82e810, C4<0>, C4<0>;
L_0x7fdf0c82ebc0 .functor XOR 1, L_0x7fdf0c829700, L_0x7fdf0c82e880, C4<0>, C4<0>;
L_0x7fdf0c82ec70 .functor XOR 1, L_0x7fdf0c829560, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82ed40 .functor AND 1, L_0x7fdf0c82f290, L_0x7fdf0c82ec70, C4<1>, C4<1>;
L_0x7fdf0c82ee30 .functor XOR 1, L_0x7fdf0c829560, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82eec0 .functor AND 1, L_0x7fdf0c82ee30, L_0x7fdf0c829700, C4<1>, C4<1>;
L_0x7fdf0c82eff0 .functor OR 1, L_0x7fdf0c82ed40, L_0x7fdf0c82eec0, C4<0>, C4<0>;
L_0x7fdf0c82f0e0 .functor AND 1, L_0x7fdf0c829700, L_0x7fdf0c82f290, C4<1>, C4<1>;
L_0x7fdf0c82f1a0 .functor OR 1, L_0x7fdf0c82eff0, L_0x7fdf0c82f0e0, C4<0>, C4<0>;
v0x7fdf0c81fe50_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82e810;  1 drivers
v0x7fdf0c81fee0_0 .net *"_ivl_10", 0 0, L_0x7fdf0c82ee30;  1 drivers
v0x7fdf0c81ff80_0 .net *"_ivl_12", 0 0, L_0x7fdf0c82eec0;  1 drivers
v0x7fdf0c820040_0 .net *"_ivl_14", 0 0, L_0x7fdf0c82eff0;  1 drivers
v0x7fdf0c8200f0_0 .net *"_ivl_16", 0 0, L_0x7fdf0c82f0e0;  1 drivers
v0x7fdf0c8201e0_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82e880;  1 drivers
v0x7fdf0c820290_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82ec70;  1 drivers
v0x7fdf0c820340_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82ed40;  1 drivers
v0x7fdf0c8203f0_0 .net "a", 0 0, L_0x7fdf0c82f290;  1 drivers
v0x7fdf0c820500_0 .net "b", 0 0, L_0x7fdf0c829560;  1 drivers
v0x7fdf0c820590_0 .net "carry", 0 0, L_0x7fdf0c82f1a0;  1 drivers
v0x7fdf0c820630_0 .net "cin", 0 0, L_0x7fdf0c829700;  1 drivers
v0x7fdf0c8206d0_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c820760_0 .net "sum", 0 0, L_0x7fdf0c82ebc0;  1 drivers
S_0x7fdf0c820890 .scope module, "FAf" "one_bit_full_adder" 4 27, 5 1 0, S_0x7fdf0c8047e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7fdf0c82f830 .functor XOR 1, L_0x7fdf0c830530, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82f8a0 .functor XOR 1, L_0x7fdf0c830410, L_0x7fdf0c82f830, C4<0>, C4<0>;
L_0x7fdf0c82fe00 .functor XOR 1, L_0x7fdf0c82fc90, L_0x7fdf0c82f8a0, C4<0>, C4<0>;
L_0x7fdf0c82fe70 .functor XOR 1, L_0x7fdf0c830530, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c82ff20 .functor AND 1, L_0x7fdf0c830410, L_0x7fdf0c82fe70, C4<1>, C4<1>;
L_0x7fdf0c830010 .functor XOR 1, L_0x7fdf0c830530, v0x7fdf0c8234a0_0, C4<0>, C4<0>;
L_0x7fdf0c830080 .functor AND 1, L_0x7fdf0c830010, L_0x7fdf0c82fc90, C4<1>, C4<1>;
L_0x7fdf0c8301b0 .functor OR 1, L_0x7fdf0c82ff20, L_0x7fdf0c830080, C4<0>, C4<0>;
L_0x7fdf0c8302a0 .functor AND 1, L_0x7fdf0c82fc90, L_0x7fdf0c830410, C4<1>, C4<1>;
L_0x7fdf0c830360 .functor OR 1, L_0x7fdf0c8301b0, L_0x7fdf0c8302a0, C4<0>, C4<0>;
v0x7fdf0c820ae0_0 .net *"_ivl_0", 0 0, L_0x7fdf0c82f830;  1 drivers
v0x7fdf0c820b70_0 .net *"_ivl_10", 0 0, L_0x7fdf0c830010;  1 drivers
v0x7fdf0c820c10_0 .net *"_ivl_12", 0 0, L_0x7fdf0c830080;  1 drivers
v0x7fdf0c820cd0_0 .net *"_ivl_14", 0 0, L_0x7fdf0c8301b0;  1 drivers
v0x7fdf0c820d80_0 .net *"_ivl_16", 0 0, L_0x7fdf0c8302a0;  1 drivers
v0x7fdf0c820e70_0 .net *"_ivl_2", 0 0, L_0x7fdf0c82f8a0;  1 drivers
v0x7fdf0c820f20_0 .net *"_ivl_6", 0 0, L_0x7fdf0c82fe70;  1 drivers
v0x7fdf0c820fd0_0 .net *"_ivl_8", 0 0, L_0x7fdf0c82ff20;  1 drivers
v0x7fdf0c821080_0 .net "a", 0 0, L_0x7fdf0c830410;  1 drivers
v0x7fdf0c821190_0 .net "b", 0 0, L_0x7fdf0c830530;  1 drivers
v0x7fdf0c821220_0 .net "carry", 0 0, L_0x7fdf0c830360;  alias, 1 drivers
v0x7fdf0c8212c0_0 .net "cin", 0 0, L_0x7fdf0c82fc90;  1 drivers
v0x7fdf0c821360_0 .net "opcode", 0 0, v0x7fdf0c8234a0_0;  alias, 1 drivers
v0x7fdf0c81aeb0_0 .net "sum", 0 0, L_0x7fdf0c82fe00;  1 drivers
S_0x7fdf0c821a80 .scope module, "M" "registerfile" 3 42, 6 2 0, S_0x7fdf0c804430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_adr1";
    .port_info 2 /INPUT 5 "read_adr2";
    .port_info 3 /INPUT 5 "write_adr";
    .port_info 4 /INPUT 16 "data";
    .port_info 5 /INPUT 1 "read1_valid";
    .port_info 6 /INPUT 1 "read2_valid";
    .port_info 7 /INPUT 1 "write_valid";
    .port_info 8 /OUTPUT 16 "read1";
    .port_info 9 /OUTPUT 16 "read2";
v0x7fdf0c821dc0_0 .net "clk", 0 0, v0x7fdf0c824140_0;  alias, 1 drivers
v0x7fdf0c821e70_0 .net/s "data", 15 0, v0x7fdf0c823b20_0;  1 drivers
v0x7fdf0c821f20_0 .var "i", 5 0;
v0x7fdf0c821fe0_0 .var/s "read1", 15 0;
v0x7fdf0c822090_0 .net "read1_valid", 0 0, v0x7fdf0c823680_0;  1 drivers
v0x7fdf0c822170_0 .var/s "read2", 15 0;
v0x7fdf0c822220_0 .net "read2_valid", 0 0, v0x7fdf0c823950_0;  1 drivers
v0x7fdf0c8222c0_0 .net "read_adr1", 4 0, v0x7fdf0c824340_0;  alias, 1 drivers
v0x7fdf0c822370_0 .net "read_adr2", 4 0, v0x7fdf0c824410_0;  alias, 1 drivers
v0x7fdf0c822480 .array/s "regfile", 0 31, 15 0;
v0x7fdf0c822520_0 .net "write_adr", 4 0, v0x7fdf0c8246f0_0;  alias, 1 drivers
v0x7fdf0c8225d0_0 .net "write_valid", 0 0, v0x7fdf0c823e70_0;  1 drivers
E_0x7fdf0c8049b0 .event edge, v0x7fdf0c822170_0, v0x7fdf0c821fe0_0;
E_0x7fdf0c821d80 .event posedge, v0x7fdf0c821dc0_0;
S_0x7fdf0c822760 .scope module, "S" "shift" 3 44, 7 1 0, S_0x7fdf0c804430;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "num";
    .port_info 1 /INPUT 16 "shift_amt";
    .port_info 2 /OUTPUT 16 "out";
v0x7fdf0c822920_0 .net "num", 15 0, v0x7fdf0c8233f0_0;  1 drivers
v0x7fdf0c8229d0_0 .net "out", 15 0, L_0x7fdf0c830650;  alias, 1 drivers
v0x7fdf0c822a80_0 .net "shift_amt", 15 0, v0x7fdf0c824220_0;  alias, 1 drivers
L_0x7fdf0c830650 .shift/l 16, v0x7fdf0c8233f0_0, v0x7fdf0c824220_0;
    .scope S_0x7fdf0c821a80;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fdf0c821f20_0, 0, 6;
T_0.0 ;
    %load/vec4 v0x7fdf0c821f20_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fdf0c821f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fdf0c822480, 4, 0;
    %load/vec4 v0x7fdf0c821f20_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fdf0c821f20_0, 0, 6;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fdf0c821a80;
T_1 ;
    %wait E_0x7fdf0c821d80;
    %load/vec4 v0x7fdf0c822090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fdf0c8222c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fdf0c822480, 4;
    %assign/vec4 v0x7fdf0c821fe0_0, 0;
T_1.0 ;
    %load/vec4 v0x7fdf0c822220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fdf0c822370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fdf0c822480, 4;
    %assign/vec4 v0x7fdf0c822170_0, 0;
T_1.2 ;
    %load/vec4 v0x7fdf0c8225d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fdf0c821e70_0;
    %load/vec4 v0x7fdf0c822520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7fdf0c822480, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdf0c821a80;
T_2 ;
    %wait E_0x7fdf0c8049b0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fdf0c804430;
T_3 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fdf0c823240_0, 0, 6;
    %end;
    .thread T_3;
    .scope S_0x7fdf0c804430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fdf0c804430;
T_5 ;
    %wait E_0x7fdf0c804780;
    %load/vec4 v0x7fdf0c823d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %load/vec4 v0x7fdf0c8232d0_0;
    %assign/vec4 v0x7fdf0c823b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %load/vec4 v0x7fdf0c8232d0_0;
    %assign/vec4 v0x7fdf0c823b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %load/vec4 v0x7fdf0c8232d0_0;
    %assign/vec4 v0x7fdf0c823b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdf0c804430;
T_6 ;
    %wait E_0x7fdf0c821d80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823360_0, 0;
    %load/vec4 v0x7fdf0c823240_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x7fdf0c823240_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdf0c804430;
T_7 ;
    %wait E_0x7fdf0c804730;
    %load/vec4 v0x7fdf0c823240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823360_0, 8;
T_7.0 ;
    %load/vec4 v0x7fdf0c823240_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c8234a0_0, 0;
    %load/vec4 v0x7fdf0c8235c0_0;
    %assign/vec4 v0x7fdf0c823f20_0, 0;
    %load/vec4 v0x7fdf0c8238c0_0;
    %assign/vec4 v0x7fdf0c823fd0_0, 0;
T_7.4 ;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c8234a0_0, 0;
    %load/vec4 v0x7fdf0c8235c0_0;
    %assign/vec4 v0x7fdf0c823f20_0, 0;
    %load/vec4 v0x7fdf0c8238c0_0;
    %assign/vec4 v0x7fdf0c823fd0_0, 0;
T_7.6 ;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7fdf0c8235c0_0;
    %assign/vec4 v0x7fdf0c8233f0_0, 0;
T_7.8 ;
T_7.2 ;
    %load/vec4 v0x7fdf0c823240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x7fdf0c823bd0_0;
    %assign/vec4 v0x7fdf0c823b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
T_7.12 ;
    %load/vec4 v0x7fdf0c823d30_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x7fdf0c823c80_0;
    %assign/vec4 v0x7fdf0c823b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdf0c823950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdf0c823e70_0, 0;
T_7.14 ;
T_7.10 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdf0c804280;
T_8 ;
    %wait E_0x7fdf0c804400;
    %load/vec4 v0x7fdf0c824520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %jmp T_8.8;
T_8.1 ;
    %vpi_call 2 23 "$display", "<read_adr,value> = (%d,%d) ", v0x7fdf0c824340_0, v0x7fdf0c8245b0_0 {0 0 0};
    %jmp T_8.8;
T_8.2 ;
    %vpi_call 2 26 "$display", " <read_adr1,value> = (%d,%d) <read_adr2,value> = (%d,%d)", v0x7fdf0c824340_0, v0x7fdf0c8245b0_0, v0x7fdf0c824410_0, v0x7fdf0c824640_0 {0 0 0};
    %jmp T_8.8;
T_8.3 ;
    %vpi_call 2 29 "$display", "<read_adr,value> = (%d,%d) ", v0x7fdf0c824340_0, v0x7fdf0c8245b0_0 {0 0 0};
    %jmp T_8.8;
T_8.4 ;
    %vpi_call 2 32 "$display", " <read_adr1,value> = (%d,%d) <read_adr2,value> = (%d,%d)", v0x7fdf0c824340_0, v0x7fdf0c8245b0_0, v0x7fdf0c824410_0, v0x7fdf0c824640_0 {0 0 0};
    %jmp T_8.8;
T_8.5 ;
    %vpi_call 2 35 "$display", "<write_adr1,value> = (%d,%d) ", v0x7fdf0c8246f0_0, v0x7fdf0c8245b0_0 {0 0 0};
    %jmp T_8.8;
T_8.6 ;
    %vpi_call 2 38 "$display", "<write_adr1,value> = (%d,%d) ", v0x7fdf0c8246f0_0, v0x7fdf0c8245b0_0 {0 0 0};
    %jmp T_8.8;
T_8.7 ;
    %vpi_call 2 41 "$display", "<write_adr1,value> = (%d,%d) ", v0x7fdf0c8246f0_0, v0x7fdf0c824640_0 {0 0 0};
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdf0c804280;
T_9 ;
    %delay 1000, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fdf0c804280;
T_10 ;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf0c824140_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdf0c824140_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdf0c824140_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x7fdf0c804280;
T_11 ;
    %delay 4, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v0x7fdf0c824220_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %pushi/vec4 65527, 0, 16;
    %store/vec4 v0x7fdf0c824220_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf0c824410_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %pushi/vec4 65, 0, 16;
    %store/vec4 v0x7fdf0c824220_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fdf0c824410_0, 0, 5;
    %delay 20, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fdf0c824220_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fdf0c824410_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %delay 200, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x7fdf0c824220_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fdf0c824410_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fdf0c8246f0_0, 0, 5;
    %delay 200, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdf0c824520_0, 0, 3;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fdf0c824340_0, 0, 5;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "top.v";
    "process.v";
    "16_bit_adder.v";
    "1_bit_adder.v";
    "module.v";
    "shift.v";
