
Controlled_Rectifier.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ce8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08004da4  08004da4  00014da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004de4  08004de4  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08004de4  08004de4  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004de4  08004de4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004de4  08004de4  00014de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004de8  08004de8  00014de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08004dec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000014  08004e00  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001c4  08004e00  000201c4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d52d  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002361  00000000  00000000  0002d5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  0002f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b0e  00000000  00000000  00030760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000176b7  00000000  00000000  0003126e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f900  00000000  00000000  00048925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000978ea  00000000  00000000  00058225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003518  00000000  00000000  000efb10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000f3028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000014 	.word	0x20000014
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004d8c 	.word	0x08004d8c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000018 	.word	0x20000018
 8000100:	08004d8c 	.word	0x08004d8c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_cfrcmple>:
 800021c:	4684      	mov	ip, r0
 800021e:	0008      	movs	r0, r1
 8000220:	4661      	mov	r1, ip
 8000222:	e7ff      	b.n	8000224 <__aeabi_cfcmpeq>

08000224 <__aeabi_cfcmpeq>:
 8000224:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000226:	f000 fa57 	bl	80006d8 <__lesf2>
 800022a:	2800      	cmp	r0, #0
 800022c:	d401      	bmi.n	8000232 <__aeabi_cfcmpeq+0xe>
 800022e:	2100      	movs	r1, #0
 8000230:	42c8      	cmn	r0, r1
 8000232:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000234 <__aeabi_fcmpeq>:
 8000234:	b510      	push	{r4, lr}
 8000236:	f000 f9e3 	bl	8000600 <__eqsf2>
 800023a:	4240      	negs	r0, r0
 800023c:	3001      	adds	r0, #1
 800023e:	bd10      	pop	{r4, pc}

08000240 <__aeabi_fcmplt>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fa49 	bl	80006d8 <__lesf2>
 8000246:	2800      	cmp	r0, #0
 8000248:	db01      	blt.n	800024e <__aeabi_fcmplt+0xe>
 800024a:	2000      	movs	r0, #0
 800024c:	bd10      	pop	{r4, pc}
 800024e:	2001      	movs	r0, #1
 8000250:	bd10      	pop	{r4, pc}
 8000252:	46c0      	nop			; (mov r8, r8)

08000254 <__aeabi_fcmple>:
 8000254:	b510      	push	{r4, lr}
 8000256:	f000 fa3f 	bl	80006d8 <__lesf2>
 800025a:	2800      	cmp	r0, #0
 800025c:	dd01      	ble.n	8000262 <__aeabi_fcmple+0xe>
 800025e:	2000      	movs	r0, #0
 8000260:	bd10      	pop	{r4, pc}
 8000262:	2001      	movs	r0, #1
 8000264:	bd10      	pop	{r4, pc}
 8000266:	46c0      	nop			; (mov r8, r8)

08000268 <__aeabi_fcmpgt>:
 8000268:	b510      	push	{r4, lr}
 800026a:	f000 f9ef 	bl	800064c <__gesf2>
 800026e:	2800      	cmp	r0, #0
 8000270:	dc01      	bgt.n	8000276 <__aeabi_fcmpgt+0xe>
 8000272:	2000      	movs	r0, #0
 8000274:	bd10      	pop	{r4, pc}
 8000276:	2001      	movs	r0, #1
 8000278:	bd10      	pop	{r4, pc}
 800027a:	46c0      	nop			; (mov r8, r8)

0800027c <__aeabi_fcmpge>:
 800027c:	b510      	push	{r4, lr}
 800027e:	f000 f9e5 	bl	800064c <__gesf2>
 8000282:	2800      	cmp	r0, #0
 8000284:	da01      	bge.n	800028a <__aeabi_fcmpge+0xe>
 8000286:	2000      	movs	r0, #0
 8000288:	bd10      	pop	{r4, pc}
 800028a:	2001      	movs	r0, #1
 800028c:	bd10      	pop	{r4, pc}
 800028e:	46c0      	nop			; (mov r8, r8)

08000290 <__aeabi_f2uiz>:
 8000290:	219e      	movs	r1, #158	; 0x9e
 8000292:	b510      	push	{r4, lr}
 8000294:	05c9      	lsls	r1, r1, #23
 8000296:	1c04      	adds	r4, r0, #0
 8000298:	f7ff fff0 	bl	800027c <__aeabi_fcmpge>
 800029c:	2800      	cmp	r0, #0
 800029e:	d103      	bne.n	80002a8 <__aeabi_f2uiz+0x18>
 80002a0:	1c20      	adds	r0, r4, #0
 80002a2:	f000 fd4b 	bl	8000d3c <__aeabi_f2iz>
 80002a6:	bd10      	pop	{r4, pc}
 80002a8:	219e      	movs	r1, #158	; 0x9e
 80002aa:	1c20      	adds	r0, r4, #0
 80002ac:	05c9      	lsls	r1, r1, #23
 80002ae:	f000 fba5 	bl	80009fc <__aeabi_fsub>
 80002b2:	f000 fd43 	bl	8000d3c <__aeabi_f2iz>
 80002b6:	2380      	movs	r3, #128	; 0x80
 80002b8:	061b      	lsls	r3, r3, #24
 80002ba:	469c      	mov	ip, r3
 80002bc:	4460      	add	r0, ip
 80002be:	e7f2      	b.n	80002a6 <__aeabi_f2uiz+0x16>

080002c0 <__aeabi_fadd>:
 80002c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c2:	4647      	mov	r7, r8
 80002c4:	46ce      	mov	lr, r9
 80002c6:	024a      	lsls	r2, r1, #9
 80002c8:	0243      	lsls	r3, r0, #9
 80002ca:	0045      	lsls	r5, r0, #1
 80002cc:	0fc4      	lsrs	r4, r0, #31
 80002ce:	0a50      	lsrs	r0, r2, #9
 80002d0:	4680      	mov	r8, r0
 80002d2:	0048      	lsls	r0, r1, #1
 80002d4:	0a5b      	lsrs	r3, r3, #9
 80002d6:	0e00      	lsrs	r0, r0, #24
 80002d8:	0992      	lsrs	r2, r2, #6
 80002da:	4694      	mov	ip, r2
 80002dc:	b580      	push	{r7, lr}
 80002de:	001e      	movs	r6, r3
 80002e0:	4681      	mov	r9, r0
 80002e2:	0002      	movs	r2, r0
 80002e4:	0e2d      	lsrs	r5, r5, #24
 80002e6:	00df      	lsls	r7, r3, #3
 80002e8:	0fc9      	lsrs	r1, r1, #31
 80002ea:	428c      	cmp	r4, r1
 80002ec:	d024      	beq.n	8000338 <__aeabi_fadd+0x78>
 80002ee:	1a28      	subs	r0, r5, r0
 80002f0:	2800      	cmp	r0, #0
 80002f2:	dd0e      	ble.n	8000312 <__aeabi_fadd+0x52>
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	d13e      	bne.n	8000376 <__aeabi_fadd+0xb6>
 80002f8:	4662      	mov	r2, ip
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d100      	bne.n	8000300 <__aeabi_fadd+0x40>
 80002fe:	e0fd      	b.n	80004fc <__aeabi_fadd+0x23c>
 8000300:	1e42      	subs	r2, r0, #1
 8000302:	2801      	cmp	r0, #1
 8000304:	d100      	bne.n	8000308 <__aeabi_fadd+0x48>
 8000306:	e137      	b.n	8000578 <__aeabi_fadd+0x2b8>
 8000308:	28ff      	cmp	r0, #255	; 0xff
 800030a:	d100      	bne.n	800030e <__aeabi_fadd+0x4e>
 800030c:	e0a9      	b.n	8000462 <__aeabi_fadd+0x1a2>
 800030e:	0010      	movs	r0, r2
 8000310:	e039      	b.n	8000386 <__aeabi_fadd+0xc6>
 8000312:	2800      	cmp	r0, #0
 8000314:	d063      	beq.n	80003de <__aeabi_fadd+0x11e>
 8000316:	464b      	mov	r3, r9
 8000318:	1b52      	subs	r2, r2, r5
 800031a:	2d00      	cmp	r5, #0
 800031c:	d000      	beq.n	8000320 <__aeabi_fadd+0x60>
 800031e:	e0e0      	b.n	80004e2 <__aeabi_fadd+0x222>
 8000320:	2f00      	cmp	r7, #0
 8000322:	d100      	bne.n	8000326 <__aeabi_fadd+0x66>
 8000324:	e0ce      	b.n	80004c4 <__aeabi_fadd+0x204>
 8000326:	1e53      	subs	r3, r2, #1
 8000328:	2a01      	cmp	r2, #1
 800032a:	d100      	bne.n	800032e <__aeabi_fadd+0x6e>
 800032c:	e155      	b.n	80005da <__aeabi_fadd+0x31a>
 800032e:	2aff      	cmp	r2, #255	; 0xff
 8000330:	d100      	bne.n	8000334 <__aeabi_fadd+0x74>
 8000332:	e094      	b.n	800045e <__aeabi_fadd+0x19e>
 8000334:	001a      	movs	r2, r3
 8000336:	e0d9      	b.n	80004ec <__aeabi_fadd+0x22c>
 8000338:	1a2a      	subs	r2, r5, r0
 800033a:	2a00      	cmp	r2, #0
 800033c:	dc00      	bgt.n	8000340 <__aeabi_fadd+0x80>
 800033e:	e099      	b.n	8000474 <__aeabi_fadd+0x1b4>
 8000340:	2800      	cmp	r0, #0
 8000342:	d062      	beq.n	800040a <__aeabi_fadd+0x14a>
 8000344:	2dff      	cmp	r5, #255	; 0xff
 8000346:	d100      	bne.n	800034a <__aeabi_fadd+0x8a>
 8000348:	e08b      	b.n	8000462 <__aeabi_fadd+0x1a2>
 800034a:	2380      	movs	r3, #128	; 0x80
 800034c:	4661      	mov	r1, ip
 800034e:	04db      	lsls	r3, r3, #19
 8000350:	4319      	orrs	r1, r3
 8000352:	468c      	mov	ip, r1
 8000354:	2a1b      	cmp	r2, #27
 8000356:	dc00      	bgt.n	800035a <__aeabi_fadd+0x9a>
 8000358:	e0d2      	b.n	8000500 <__aeabi_fadd+0x240>
 800035a:	2301      	movs	r3, #1
 800035c:	19db      	adds	r3, r3, r7
 800035e:	015a      	lsls	r2, r3, #5
 8000360:	d56a      	bpl.n	8000438 <__aeabi_fadd+0x178>
 8000362:	3501      	adds	r5, #1
 8000364:	2dff      	cmp	r5, #255	; 0xff
 8000366:	d05b      	beq.n	8000420 <__aeabi_fadd+0x160>
 8000368:	2201      	movs	r2, #1
 800036a:	49a3      	ldr	r1, [pc, #652]	; (80005f8 <__aeabi_fadd+0x338>)
 800036c:	401a      	ands	r2, r3
 800036e:	085b      	lsrs	r3, r3, #1
 8000370:	400b      	ands	r3, r1
 8000372:	4313      	orrs	r3, r2
 8000374:	e01c      	b.n	80003b0 <__aeabi_fadd+0xf0>
 8000376:	2dff      	cmp	r5, #255	; 0xff
 8000378:	d100      	bne.n	800037c <__aeabi_fadd+0xbc>
 800037a:	e072      	b.n	8000462 <__aeabi_fadd+0x1a2>
 800037c:	2380      	movs	r3, #128	; 0x80
 800037e:	4662      	mov	r2, ip
 8000380:	04db      	lsls	r3, r3, #19
 8000382:	431a      	orrs	r2, r3
 8000384:	4694      	mov	ip, r2
 8000386:	281b      	cmp	r0, #27
 8000388:	dc00      	bgt.n	800038c <__aeabi_fadd+0xcc>
 800038a:	e090      	b.n	80004ae <__aeabi_fadd+0x1ee>
 800038c:	2301      	movs	r3, #1
 800038e:	1afb      	subs	r3, r7, r3
 8000390:	015a      	lsls	r2, r3, #5
 8000392:	d551      	bpl.n	8000438 <__aeabi_fadd+0x178>
 8000394:	019b      	lsls	r3, r3, #6
 8000396:	099e      	lsrs	r6, r3, #6
 8000398:	0030      	movs	r0, r6
 800039a:	f000 fd89 	bl	8000eb0 <__clzsi2>
 800039e:	0033      	movs	r3, r6
 80003a0:	3805      	subs	r0, #5
 80003a2:	4083      	lsls	r3, r0
 80003a4:	4285      	cmp	r5, r0
 80003a6:	dc00      	bgt.n	80003aa <__aeabi_fadd+0xea>
 80003a8:	e075      	b.n	8000496 <__aeabi_fadd+0x1d6>
 80003aa:	4a94      	ldr	r2, [pc, #592]	; (80005fc <__aeabi_fadd+0x33c>)
 80003ac:	1a2d      	subs	r5, r5, r0
 80003ae:	4013      	ands	r3, r2
 80003b0:	075a      	lsls	r2, r3, #29
 80003b2:	d004      	beq.n	80003be <__aeabi_fadd+0xfe>
 80003b4:	220f      	movs	r2, #15
 80003b6:	401a      	ands	r2, r3
 80003b8:	2a04      	cmp	r2, #4
 80003ba:	d000      	beq.n	80003be <__aeabi_fadd+0xfe>
 80003bc:	3304      	adds	r3, #4
 80003be:	015a      	lsls	r2, r3, #5
 80003c0:	d53c      	bpl.n	800043c <__aeabi_fadd+0x17c>
 80003c2:	1c68      	adds	r0, r5, #1
 80003c4:	2dfe      	cmp	r5, #254	; 0xfe
 80003c6:	d02b      	beq.n	8000420 <__aeabi_fadd+0x160>
 80003c8:	019b      	lsls	r3, r3, #6
 80003ca:	0a5e      	lsrs	r6, r3, #9
 80003cc:	b2c0      	uxtb	r0, r0
 80003ce:	05c0      	lsls	r0, r0, #23
 80003d0:	4330      	orrs	r0, r6
 80003d2:	07e4      	lsls	r4, r4, #31
 80003d4:	4320      	orrs	r0, r4
 80003d6:	bcc0      	pop	{r6, r7}
 80003d8:	46b9      	mov	r9, r7
 80003da:	46b0      	mov	r8, r6
 80003dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003de:	20fe      	movs	r0, #254	; 0xfe
 80003e0:	1c6a      	adds	r2, r5, #1
 80003e2:	4210      	tst	r0, r2
 80003e4:	d172      	bne.n	80004cc <__aeabi_fadd+0x20c>
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d000      	beq.n	80003ec <__aeabi_fadd+0x12c>
 80003ea:	e0ae      	b.n	800054a <__aeabi_fadd+0x28a>
 80003ec:	2f00      	cmp	r7, #0
 80003ee:	d100      	bne.n	80003f2 <__aeabi_fadd+0x132>
 80003f0:	e0ec      	b.n	80005cc <__aeabi_fadd+0x30c>
 80003f2:	4663      	mov	r3, ip
 80003f4:	2000      	movs	r0, #0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d0e9      	beq.n	80003ce <__aeabi_fadd+0x10e>
 80003fa:	1afb      	subs	r3, r7, r3
 80003fc:	015a      	lsls	r2, r3, #5
 80003fe:	d400      	bmi.n	8000402 <__aeabi_fadd+0x142>
 8000400:	e0f3      	b.n	80005ea <__aeabi_fadd+0x32a>
 8000402:	4663      	mov	r3, ip
 8000404:	000c      	movs	r4, r1
 8000406:	1bdb      	subs	r3, r3, r7
 8000408:	e7d2      	b.n	80003b0 <__aeabi_fadd+0xf0>
 800040a:	4661      	mov	r1, ip
 800040c:	2900      	cmp	r1, #0
 800040e:	d05b      	beq.n	80004c8 <__aeabi_fadd+0x208>
 8000410:	1e51      	subs	r1, r2, #1
 8000412:	2a01      	cmp	r2, #1
 8000414:	d100      	bne.n	8000418 <__aeabi_fadd+0x158>
 8000416:	e0a7      	b.n	8000568 <__aeabi_fadd+0x2a8>
 8000418:	2aff      	cmp	r2, #255	; 0xff
 800041a:	d022      	beq.n	8000462 <__aeabi_fadd+0x1a2>
 800041c:	000a      	movs	r2, r1
 800041e:	e799      	b.n	8000354 <__aeabi_fadd+0x94>
 8000420:	20ff      	movs	r0, #255	; 0xff
 8000422:	2600      	movs	r6, #0
 8000424:	e7d3      	b.n	80003ce <__aeabi_fadd+0x10e>
 8000426:	21fe      	movs	r1, #254	; 0xfe
 8000428:	1c6a      	adds	r2, r5, #1
 800042a:	4211      	tst	r1, r2
 800042c:	d073      	beq.n	8000516 <__aeabi_fadd+0x256>
 800042e:	2aff      	cmp	r2, #255	; 0xff
 8000430:	d0f6      	beq.n	8000420 <__aeabi_fadd+0x160>
 8000432:	0015      	movs	r5, r2
 8000434:	4467      	add	r7, ip
 8000436:	087b      	lsrs	r3, r7, #1
 8000438:	075a      	lsls	r2, r3, #29
 800043a:	d1bb      	bne.n	80003b4 <__aeabi_fadd+0xf4>
 800043c:	08db      	lsrs	r3, r3, #3
 800043e:	2dff      	cmp	r5, #255	; 0xff
 8000440:	d00f      	beq.n	8000462 <__aeabi_fadd+0x1a2>
 8000442:	025b      	lsls	r3, r3, #9
 8000444:	0a5e      	lsrs	r6, r3, #9
 8000446:	b2e8      	uxtb	r0, r5
 8000448:	e7c1      	b.n	80003ce <__aeabi_fadd+0x10e>
 800044a:	4662      	mov	r2, ip
 800044c:	2a00      	cmp	r2, #0
 800044e:	d008      	beq.n	8000462 <__aeabi_fadd+0x1a2>
 8000450:	2280      	movs	r2, #128	; 0x80
 8000452:	03d2      	lsls	r2, r2, #15
 8000454:	4213      	tst	r3, r2
 8000456:	d004      	beq.n	8000462 <__aeabi_fadd+0x1a2>
 8000458:	4640      	mov	r0, r8
 800045a:	4210      	tst	r0, r2
 800045c:	d101      	bne.n	8000462 <__aeabi_fadd+0x1a2>
 800045e:	000c      	movs	r4, r1
 8000460:	4643      	mov	r3, r8
 8000462:	2b00      	cmp	r3, #0
 8000464:	d0dc      	beq.n	8000420 <__aeabi_fadd+0x160>
 8000466:	2680      	movs	r6, #128	; 0x80
 8000468:	03f6      	lsls	r6, r6, #15
 800046a:	431e      	orrs	r6, r3
 800046c:	0276      	lsls	r6, r6, #9
 800046e:	20ff      	movs	r0, #255	; 0xff
 8000470:	0a76      	lsrs	r6, r6, #9
 8000472:	e7ac      	b.n	80003ce <__aeabi_fadd+0x10e>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d0d6      	beq.n	8000426 <__aeabi_fadd+0x166>
 8000478:	1b42      	subs	r2, r0, r5
 800047a:	2d00      	cmp	r5, #0
 800047c:	d05c      	beq.n	8000538 <__aeabi_fadd+0x278>
 800047e:	28ff      	cmp	r0, #255	; 0xff
 8000480:	d0ee      	beq.n	8000460 <__aeabi_fadd+0x1a0>
 8000482:	2380      	movs	r3, #128	; 0x80
 8000484:	04db      	lsls	r3, r3, #19
 8000486:	431f      	orrs	r7, r3
 8000488:	2a1b      	cmp	r2, #27
 800048a:	dc00      	bgt.n	800048e <__aeabi_fadd+0x1ce>
 800048c:	e082      	b.n	8000594 <__aeabi_fadd+0x2d4>
 800048e:	2301      	movs	r3, #1
 8000490:	464d      	mov	r5, r9
 8000492:	4463      	add	r3, ip
 8000494:	e763      	b.n	800035e <__aeabi_fadd+0x9e>
 8000496:	2220      	movs	r2, #32
 8000498:	1b40      	subs	r0, r0, r5
 800049a:	3001      	adds	r0, #1
 800049c:	1a12      	subs	r2, r2, r0
 800049e:	0019      	movs	r1, r3
 80004a0:	4093      	lsls	r3, r2
 80004a2:	40c1      	lsrs	r1, r0
 80004a4:	1e5a      	subs	r2, r3, #1
 80004a6:	4193      	sbcs	r3, r2
 80004a8:	2500      	movs	r5, #0
 80004aa:	430b      	orrs	r3, r1
 80004ac:	e780      	b.n	80003b0 <__aeabi_fadd+0xf0>
 80004ae:	2320      	movs	r3, #32
 80004b0:	4661      	mov	r1, ip
 80004b2:	1a1b      	subs	r3, r3, r0
 80004b4:	4099      	lsls	r1, r3
 80004b6:	4662      	mov	r2, ip
 80004b8:	000b      	movs	r3, r1
 80004ba:	40c2      	lsrs	r2, r0
 80004bc:	1e59      	subs	r1, r3, #1
 80004be:	418b      	sbcs	r3, r1
 80004c0:	4313      	orrs	r3, r2
 80004c2:	e764      	b.n	800038e <__aeabi_fadd+0xce>
 80004c4:	000c      	movs	r4, r1
 80004c6:	4643      	mov	r3, r8
 80004c8:	0015      	movs	r5, r2
 80004ca:	e7b8      	b.n	800043e <__aeabi_fadd+0x17e>
 80004cc:	4663      	mov	r3, ip
 80004ce:	1afe      	subs	r6, r7, r3
 80004d0:	0173      	lsls	r3, r6, #5
 80004d2:	d445      	bmi.n	8000560 <__aeabi_fadd+0x2a0>
 80004d4:	2e00      	cmp	r6, #0
 80004d6:	d000      	beq.n	80004da <__aeabi_fadd+0x21a>
 80004d8:	e75e      	b.n	8000398 <__aeabi_fadd+0xd8>
 80004da:	2400      	movs	r4, #0
 80004dc:	2000      	movs	r0, #0
 80004de:	2600      	movs	r6, #0
 80004e0:	e775      	b.n	80003ce <__aeabi_fadd+0x10e>
 80004e2:	2bff      	cmp	r3, #255	; 0xff
 80004e4:	d0bb      	beq.n	800045e <__aeabi_fadd+0x19e>
 80004e6:	2380      	movs	r3, #128	; 0x80
 80004e8:	04db      	lsls	r3, r3, #19
 80004ea:	431f      	orrs	r7, r3
 80004ec:	2a1b      	cmp	r2, #27
 80004ee:	dd47      	ble.n	8000580 <__aeabi_fadd+0x2c0>
 80004f0:	2301      	movs	r3, #1
 80004f2:	4662      	mov	r2, ip
 80004f4:	000c      	movs	r4, r1
 80004f6:	464d      	mov	r5, r9
 80004f8:	1ad3      	subs	r3, r2, r3
 80004fa:	e749      	b.n	8000390 <__aeabi_fadd+0xd0>
 80004fc:	0005      	movs	r5, r0
 80004fe:	e79e      	b.n	800043e <__aeabi_fadd+0x17e>
 8000500:	4661      	mov	r1, ip
 8000502:	2320      	movs	r3, #32
 8000504:	40d1      	lsrs	r1, r2
 8000506:	1a9b      	subs	r3, r3, r2
 8000508:	4662      	mov	r2, ip
 800050a:	409a      	lsls	r2, r3
 800050c:	0013      	movs	r3, r2
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	4193      	sbcs	r3, r2
 8000512:	430b      	orrs	r3, r1
 8000514:	e722      	b.n	800035c <__aeabi_fadd+0x9c>
 8000516:	2d00      	cmp	r5, #0
 8000518:	d146      	bne.n	80005a8 <__aeabi_fadd+0x2e8>
 800051a:	2f00      	cmp	r7, #0
 800051c:	d062      	beq.n	80005e4 <__aeabi_fadd+0x324>
 800051e:	4663      	mov	r3, ip
 8000520:	2000      	movs	r0, #0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d100      	bne.n	8000528 <__aeabi_fadd+0x268>
 8000526:	e752      	b.n	80003ce <__aeabi_fadd+0x10e>
 8000528:	003b      	movs	r3, r7
 800052a:	4463      	add	r3, ip
 800052c:	015a      	lsls	r2, r3, #5
 800052e:	d583      	bpl.n	8000438 <__aeabi_fadd+0x178>
 8000530:	4a32      	ldr	r2, [pc, #200]	; (80005fc <__aeabi_fadd+0x33c>)
 8000532:	3501      	adds	r5, #1
 8000534:	4013      	ands	r3, r2
 8000536:	e77f      	b.n	8000438 <__aeabi_fadd+0x178>
 8000538:	2f00      	cmp	r7, #0
 800053a:	d0c4      	beq.n	80004c6 <__aeabi_fadd+0x206>
 800053c:	1e53      	subs	r3, r2, #1
 800053e:	2a01      	cmp	r2, #1
 8000540:	d012      	beq.n	8000568 <__aeabi_fadd+0x2a8>
 8000542:	2aff      	cmp	r2, #255	; 0xff
 8000544:	d08c      	beq.n	8000460 <__aeabi_fadd+0x1a0>
 8000546:	001a      	movs	r2, r3
 8000548:	e79e      	b.n	8000488 <__aeabi_fadd+0x1c8>
 800054a:	2f00      	cmp	r7, #0
 800054c:	d000      	beq.n	8000550 <__aeabi_fadd+0x290>
 800054e:	e77c      	b.n	800044a <__aeabi_fadd+0x18a>
 8000550:	4663      	mov	r3, ip
 8000552:	2b00      	cmp	r3, #0
 8000554:	d183      	bne.n	800045e <__aeabi_fadd+0x19e>
 8000556:	2680      	movs	r6, #128	; 0x80
 8000558:	2400      	movs	r4, #0
 800055a:	20ff      	movs	r0, #255	; 0xff
 800055c:	03f6      	lsls	r6, r6, #15
 800055e:	e736      	b.n	80003ce <__aeabi_fadd+0x10e>
 8000560:	4663      	mov	r3, ip
 8000562:	000c      	movs	r4, r1
 8000564:	1bde      	subs	r6, r3, r7
 8000566:	e717      	b.n	8000398 <__aeabi_fadd+0xd8>
 8000568:	003b      	movs	r3, r7
 800056a:	4463      	add	r3, ip
 800056c:	2501      	movs	r5, #1
 800056e:	015a      	lsls	r2, r3, #5
 8000570:	d400      	bmi.n	8000574 <__aeabi_fadd+0x2b4>
 8000572:	e761      	b.n	8000438 <__aeabi_fadd+0x178>
 8000574:	2502      	movs	r5, #2
 8000576:	e6f7      	b.n	8000368 <__aeabi_fadd+0xa8>
 8000578:	4663      	mov	r3, ip
 800057a:	2501      	movs	r5, #1
 800057c:	1afb      	subs	r3, r7, r3
 800057e:	e707      	b.n	8000390 <__aeabi_fadd+0xd0>
 8000580:	2320      	movs	r3, #32
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	0038      	movs	r0, r7
 8000586:	409f      	lsls	r7, r3
 8000588:	003b      	movs	r3, r7
 800058a:	40d0      	lsrs	r0, r2
 800058c:	1e5a      	subs	r2, r3, #1
 800058e:	4193      	sbcs	r3, r2
 8000590:	4303      	orrs	r3, r0
 8000592:	e7ae      	b.n	80004f2 <__aeabi_fadd+0x232>
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	0039      	movs	r1, r7
 800059a:	409f      	lsls	r7, r3
 800059c:	003b      	movs	r3, r7
 800059e:	40d1      	lsrs	r1, r2
 80005a0:	1e5a      	subs	r2, r3, #1
 80005a2:	4193      	sbcs	r3, r2
 80005a4:	430b      	orrs	r3, r1
 80005a6:	e773      	b.n	8000490 <__aeabi_fadd+0x1d0>
 80005a8:	2f00      	cmp	r7, #0
 80005aa:	d100      	bne.n	80005ae <__aeabi_fadd+0x2ee>
 80005ac:	e758      	b.n	8000460 <__aeabi_fadd+0x1a0>
 80005ae:	4662      	mov	r2, ip
 80005b0:	2a00      	cmp	r2, #0
 80005b2:	d100      	bne.n	80005b6 <__aeabi_fadd+0x2f6>
 80005b4:	e755      	b.n	8000462 <__aeabi_fadd+0x1a2>
 80005b6:	2280      	movs	r2, #128	; 0x80
 80005b8:	03d2      	lsls	r2, r2, #15
 80005ba:	4213      	tst	r3, r2
 80005bc:	d100      	bne.n	80005c0 <__aeabi_fadd+0x300>
 80005be:	e750      	b.n	8000462 <__aeabi_fadd+0x1a2>
 80005c0:	4641      	mov	r1, r8
 80005c2:	4211      	tst	r1, r2
 80005c4:	d000      	beq.n	80005c8 <__aeabi_fadd+0x308>
 80005c6:	e74c      	b.n	8000462 <__aeabi_fadd+0x1a2>
 80005c8:	4643      	mov	r3, r8
 80005ca:	e74a      	b.n	8000462 <__aeabi_fadd+0x1a2>
 80005cc:	4663      	mov	r3, ip
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d083      	beq.n	80004da <__aeabi_fadd+0x21a>
 80005d2:	000c      	movs	r4, r1
 80005d4:	4646      	mov	r6, r8
 80005d6:	2000      	movs	r0, #0
 80005d8:	e6f9      	b.n	80003ce <__aeabi_fadd+0x10e>
 80005da:	4663      	mov	r3, ip
 80005dc:	000c      	movs	r4, r1
 80005de:	1bdb      	subs	r3, r3, r7
 80005e0:	3501      	adds	r5, #1
 80005e2:	e6d5      	b.n	8000390 <__aeabi_fadd+0xd0>
 80005e4:	4646      	mov	r6, r8
 80005e6:	2000      	movs	r0, #0
 80005e8:	e6f1      	b.n	80003ce <__aeabi_fadd+0x10e>
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d000      	beq.n	80005f0 <__aeabi_fadd+0x330>
 80005ee:	e723      	b.n	8000438 <__aeabi_fadd+0x178>
 80005f0:	2400      	movs	r4, #0
 80005f2:	2600      	movs	r6, #0
 80005f4:	e6eb      	b.n	80003ce <__aeabi_fadd+0x10e>
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	7dffffff 	.word	0x7dffffff
 80005fc:	fbffffff 	.word	0xfbffffff

08000600 <__eqsf2>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	0042      	lsls	r2, r0, #1
 8000604:	0245      	lsls	r5, r0, #9
 8000606:	024e      	lsls	r6, r1, #9
 8000608:	004c      	lsls	r4, r1, #1
 800060a:	0fc3      	lsrs	r3, r0, #31
 800060c:	0a6d      	lsrs	r5, r5, #9
 800060e:	2001      	movs	r0, #1
 8000610:	0e12      	lsrs	r2, r2, #24
 8000612:	0a76      	lsrs	r6, r6, #9
 8000614:	0e24      	lsrs	r4, r4, #24
 8000616:	0fc9      	lsrs	r1, r1, #31
 8000618:	2aff      	cmp	r2, #255	; 0xff
 800061a:	d006      	beq.n	800062a <__eqsf2+0x2a>
 800061c:	2cff      	cmp	r4, #255	; 0xff
 800061e:	d003      	beq.n	8000628 <__eqsf2+0x28>
 8000620:	42a2      	cmp	r2, r4
 8000622:	d101      	bne.n	8000628 <__eqsf2+0x28>
 8000624:	42b5      	cmp	r5, r6
 8000626:	d006      	beq.n	8000636 <__eqsf2+0x36>
 8000628:	bd70      	pop	{r4, r5, r6, pc}
 800062a:	2d00      	cmp	r5, #0
 800062c:	d1fc      	bne.n	8000628 <__eqsf2+0x28>
 800062e:	2cff      	cmp	r4, #255	; 0xff
 8000630:	d1fa      	bne.n	8000628 <__eqsf2+0x28>
 8000632:	2e00      	cmp	r6, #0
 8000634:	d1f8      	bne.n	8000628 <__eqsf2+0x28>
 8000636:	428b      	cmp	r3, r1
 8000638:	d006      	beq.n	8000648 <__eqsf2+0x48>
 800063a:	2001      	movs	r0, #1
 800063c:	2a00      	cmp	r2, #0
 800063e:	d1f3      	bne.n	8000628 <__eqsf2+0x28>
 8000640:	0028      	movs	r0, r5
 8000642:	1e43      	subs	r3, r0, #1
 8000644:	4198      	sbcs	r0, r3
 8000646:	e7ef      	b.n	8000628 <__eqsf2+0x28>
 8000648:	2000      	movs	r0, #0
 800064a:	e7ed      	b.n	8000628 <__eqsf2+0x28>

0800064c <__gesf2>:
 800064c:	b570      	push	{r4, r5, r6, lr}
 800064e:	0042      	lsls	r2, r0, #1
 8000650:	0245      	lsls	r5, r0, #9
 8000652:	024e      	lsls	r6, r1, #9
 8000654:	004c      	lsls	r4, r1, #1
 8000656:	0fc3      	lsrs	r3, r0, #31
 8000658:	0a6d      	lsrs	r5, r5, #9
 800065a:	0e12      	lsrs	r2, r2, #24
 800065c:	0a76      	lsrs	r6, r6, #9
 800065e:	0e24      	lsrs	r4, r4, #24
 8000660:	0fc8      	lsrs	r0, r1, #31
 8000662:	2aff      	cmp	r2, #255	; 0xff
 8000664:	d01b      	beq.n	800069e <__gesf2+0x52>
 8000666:	2cff      	cmp	r4, #255	; 0xff
 8000668:	d00e      	beq.n	8000688 <__gesf2+0x3c>
 800066a:	2a00      	cmp	r2, #0
 800066c:	d11b      	bne.n	80006a6 <__gesf2+0x5a>
 800066e:	2c00      	cmp	r4, #0
 8000670:	d101      	bne.n	8000676 <__gesf2+0x2a>
 8000672:	2e00      	cmp	r6, #0
 8000674:	d01c      	beq.n	80006b0 <__gesf2+0x64>
 8000676:	2d00      	cmp	r5, #0
 8000678:	d00c      	beq.n	8000694 <__gesf2+0x48>
 800067a:	4283      	cmp	r3, r0
 800067c:	d01c      	beq.n	80006b8 <__gesf2+0x6c>
 800067e:	2102      	movs	r1, #2
 8000680:	1e58      	subs	r0, r3, #1
 8000682:	4008      	ands	r0, r1
 8000684:	3801      	subs	r0, #1
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	2e00      	cmp	r6, #0
 800068a:	d122      	bne.n	80006d2 <__gesf2+0x86>
 800068c:	2a00      	cmp	r2, #0
 800068e:	d1f4      	bne.n	800067a <__gesf2+0x2e>
 8000690:	2d00      	cmp	r5, #0
 8000692:	d1f2      	bne.n	800067a <__gesf2+0x2e>
 8000694:	2800      	cmp	r0, #0
 8000696:	d1f6      	bne.n	8000686 <__gesf2+0x3a>
 8000698:	2001      	movs	r0, #1
 800069a:	4240      	negs	r0, r0
 800069c:	e7f3      	b.n	8000686 <__gesf2+0x3a>
 800069e:	2d00      	cmp	r5, #0
 80006a0:	d117      	bne.n	80006d2 <__gesf2+0x86>
 80006a2:	2cff      	cmp	r4, #255	; 0xff
 80006a4:	d0f0      	beq.n	8000688 <__gesf2+0x3c>
 80006a6:	2c00      	cmp	r4, #0
 80006a8:	d1e7      	bne.n	800067a <__gesf2+0x2e>
 80006aa:	2e00      	cmp	r6, #0
 80006ac:	d1e5      	bne.n	800067a <__gesf2+0x2e>
 80006ae:	e7e6      	b.n	800067e <__gesf2+0x32>
 80006b0:	2000      	movs	r0, #0
 80006b2:	2d00      	cmp	r5, #0
 80006b4:	d0e7      	beq.n	8000686 <__gesf2+0x3a>
 80006b6:	e7e2      	b.n	800067e <__gesf2+0x32>
 80006b8:	42a2      	cmp	r2, r4
 80006ba:	dc05      	bgt.n	80006c8 <__gesf2+0x7c>
 80006bc:	dbea      	blt.n	8000694 <__gesf2+0x48>
 80006be:	42b5      	cmp	r5, r6
 80006c0:	d802      	bhi.n	80006c8 <__gesf2+0x7c>
 80006c2:	d3e7      	bcc.n	8000694 <__gesf2+0x48>
 80006c4:	2000      	movs	r0, #0
 80006c6:	e7de      	b.n	8000686 <__gesf2+0x3a>
 80006c8:	4243      	negs	r3, r0
 80006ca:	4158      	adcs	r0, r3
 80006cc:	0040      	lsls	r0, r0, #1
 80006ce:	3801      	subs	r0, #1
 80006d0:	e7d9      	b.n	8000686 <__gesf2+0x3a>
 80006d2:	2002      	movs	r0, #2
 80006d4:	4240      	negs	r0, r0
 80006d6:	e7d6      	b.n	8000686 <__gesf2+0x3a>

080006d8 <__lesf2>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	0042      	lsls	r2, r0, #1
 80006dc:	0245      	lsls	r5, r0, #9
 80006de:	024e      	lsls	r6, r1, #9
 80006e0:	004c      	lsls	r4, r1, #1
 80006e2:	0fc3      	lsrs	r3, r0, #31
 80006e4:	0a6d      	lsrs	r5, r5, #9
 80006e6:	0e12      	lsrs	r2, r2, #24
 80006e8:	0a76      	lsrs	r6, r6, #9
 80006ea:	0e24      	lsrs	r4, r4, #24
 80006ec:	0fc8      	lsrs	r0, r1, #31
 80006ee:	2aff      	cmp	r2, #255	; 0xff
 80006f0:	d00b      	beq.n	800070a <__lesf2+0x32>
 80006f2:	2cff      	cmp	r4, #255	; 0xff
 80006f4:	d00d      	beq.n	8000712 <__lesf2+0x3a>
 80006f6:	2a00      	cmp	r2, #0
 80006f8:	d11f      	bne.n	800073a <__lesf2+0x62>
 80006fa:	2c00      	cmp	r4, #0
 80006fc:	d116      	bne.n	800072c <__lesf2+0x54>
 80006fe:	2e00      	cmp	r6, #0
 8000700:	d114      	bne.n	800072c <__lesf2+0x54>
 8000702:	2000      	movs	r0, #0
 8000704:	2d00      	cmp	r5, #0
 8000706:	d010      	beq.n	800072a <__lesf2+0x52>
 8000708:	e009      	b.n	800071e <__lesf2+0x46>
 800070a:	2d00      	cmp	r5, #0
 800070c:	d10c      	bne.n	8000728 <__lesf2+0x50>
 800070e:	2cff      	cmp	r4, #255	; 0xff
 8000710:	d113      	bne.n	800073a <__lesf2+0x62>
 8000712:	2e00      	cmp	r6, #0
 8000714:	d108      	bne.n	8000728 <__lesf2+0x50>
 8000716:	2a00      	cmp	r2, #0
 8000718:	d008      	beq.n	800072c <__lesf2+0x54>
 800071a:	4283      	cmp	r3, r0
 800071c:	d012      	beq.n	8000744 <__lesf2+0x6c>
 800071e:	2102      	movs	r1, #2
 8000720:	1e58      	subs	r0, r3, #1
 8000722:	4008      	ands	r0, r1
 8000724:	3801      	subs	r0, #1
 8000726:	e000      	b.n	800072a <__lesf2+0x52>
 8000728:	2002      	movs	r0, #2
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	2d00      	cmp	r5, #0
 800072e:	d1f4      	bne.n	800071a <__lesf2+0x42>
 8000730:	2800      	cmp	r0, #0
 8000732:	d1fa      	bne.n	800072a <__lesf2+0x52>
 8000734:	2001      	movs	r0, #1
 8000736:	4240      	negs	r0, r0
 8000738:	e7f7      	b.n	800072a <__lesf2+0x52>
 800073a:	2c00      	cmp	r4, #0
 800073c:	d1ed      	bne.n	800071a <__lesf2+0x42>
 800073e:	2e00      	cmp	r6, #0
 8000740:	d1eb      	bne.n	800071a <__lesf2+0x42>
 8000742:	e7ec      	b.n	800071e <__lesf2+0x46>
 8000744:	42a2      	cmp	r2, r4
 8000746:	dc05      	bgt.n	8000754 <__lesf2+0x7c>
 8000748:	dbf2      	blt.n	8000730 <__lesf2+0x58>
 800074a:	42b5      	cmp	r5, r6
 800074c:	d802      	bhi.n	8000754 <__lesf2+0x7c>
 800074e:	d3ef      	bcc.n	8000730 <__lesf2+0x58>
 8000750:	2000      	movs	r0, #0
 8000752:	e7ea      	b.n	800072a <__lesf2+0x52>
 8000754:	4243      	negs	r3, r0
 8000756:	4158      	adcs	r0, r3
 8000758:	0040      	lsls	r0, r0, #1
 800075a:	3801      	subs	r0, #1
 800075c:	e7e5      	b.n	800072a <__lesf2+0x52>
 800075e:	46c0      	nop			; (mov r8, r8)

08000760 <__aeabi_fmul>:
 8000760:	0243      	lsls	r3, r0, #9
 8000762:	0a5b      	lsrs	r3, r3, #9
 8000764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000766:	464f      	mov	r7, r9
 8000768:	4646      	mov	r6, r8
 800076a:	4699      	mov	r9, r3
 800076c:	46d6      	mov	lr, sl
 800076e:	0fc3      	lsrs	r3, r0, #31
 8000770:	0045      	lsls	r5, r0, #1
 8000772:	4698      	mov	r8, r3
 8000774:	b5c0      	push	{r6, r7, lr}
 8000776:	464b      	mov	r3, r9
 8000778:	1c0f      	adds	r7, r1, #0
 800077a:	0e2d      	lsrs	r5, r5, #24
 800077c:	d100      	bne.n	8000780 <__aeabi_fmul+0x20>
 800077e:	e0cb      	b.n	8000918 <__aeabi_fmul+0x1b8>
 8000780:	2dff      	cmp	r5, #255	; 0xff
 8000782:	d100      	bne.n	8000786 <__aeabi_fmul+0x26>
 8000784:	e0cf      	b.n	8000926 <__aeabi_fmul+0x1c6>
 8000786:	2280      	movs	r2, #128	; 0x80
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	04d2      	lsls	r2, r2, #19
 800078c:	431a      	orrs	r2, r3
 800078e:	2300      	movs	r3, #0
 8000790:	4691      	mov	r9, r2
 8000792:	2600      	movs	r6, #0
 8000794:	469a      	mov	sl, r3
 8000796:	3d7f      	subs	r5, #127	; 0x7f
 8000798:	027c      	lsls	r4, r7, #9
 800079a:	007b      	lsls	r3, r7, #1
 800079c:	0a64      	lsrs	r4, r4, #9
 800079e:	0e1b      	lsrs	r3, r3, #24
 80007a0:	0fff      	lsrs	r7, r7, #31
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fmul+0x48>
 80007a6:	e0a9      	b.n	80008fc <__aeabi_fmul+0x19c>
 80007a8:	2bff      	cmp	r3, #255	; 0xff
 80007aa:	d011      	beq.n	80007d0 <__aeabi_fmul+0x70>
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	00e4      	lsls	r4, r4, #3
 80007b0:	04d2      	lsls	r2, r2, #19
 80007b2:	4314      	orrs	r4, r2
 80007b4:	4642      	mov	r2, r8
 80007b6:	3b7f      	subs	r3, #127	; 0x7f
 80007b8:	195b      	adds	r3, r3, r5
 80007ba:	407a      	eors	r2, r7
 80007bc:	2000      	movs	r0, #0
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	1c5d      	adds	r5, r3, #1
 80007c2:	2e0a      	cmp	r6, #10
 80007c4:	dd13      	ble.n	80007ee <__aeabi_fmul+0x8e>
 80007c6:	003a      	movs	r2, r7
 80007c8:	2e0b      	cmp	r6, #11
 80007ca:	d047      	beq.n	800085c <__aeabi_fmul+0xfc>
 80007cc:	4647      	mov	r7, r8
 80007ce:	e03f      	b.n	8000850 <__aeabi_fmul+0xf0>
 80007d0:	002b      	movs	r3, r5
 80007d2:	33ff      	adds	r3, #255	; 0xff
 80007d4:	2c00      	cmp	r4, #0
 80007d6:	d11e      	bne.n	8000816 <__aeabi_fmul+0xb6>
 80007d8:	2202      	movs	r2, #2
 80007da:	4316      	orrs	r6, r2
 80007dc:	4642      	mov	r2, r8
 80007de:	3501      	adds	r5, #1
 80007e0:	407a      	eors	r2, r7
 80007e2:	b2d2      	uxtb	r2, r2
 80007e4:	35ff      	adds	r5, #255	; 0xff
 80007e6:	2e0a      	cmp	r6, #10
 80007e8:	dd00      	ble.n	80007ec <__aeabi_fmul+0x8c>
 80007ea:	e0e4      	b.n	80009b6 <__aeabi_fmul+0x256>
 80007ec:	2002      	movs	r0, #2
 80007ee:	2e02      	cmp	r6, #2
 80007f0:	dc1c      	bgt.n	800082c <__aeabi_fmul+0xcc>
 80007f2:	3e01      	subs	r6, #1
 80007f4:	2e01      	cmp	r6, #1
 80007f6:	d842      	bhi.n	800087e <__aeabi_fmul+0x11e>
 80007f8:	2802      	cmp	r0, #2
 80007fa:	d03d      	beq.n	8000878 <__aeabi_fmul+0x118>
 80007fc:	2801      	cmp	r0, #1
 80007fe:	d166      	bne.n	80008ce <__aeabi_fmul+0x16e>
 8000800:	2000      	movs	r0, #0
 8000802:	2100      	movs	r1, #0
 8000804:	05c0      	lsls	r0, r0, #23
 8000806:	4308      	orrs	r0, r1
 8000808:	07d2      	lsls	r2, r2, #31
 800080a:	4310      	orrs	r0, r2
 800080c:	bce0      	pop	{r5, r6, r7}
 800080e:	46ba      	mov	sl, r7
 8000810:	46b1      	mov	r9, r6
 8000812:	46a8      	mov	r8, r5
 8000814:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000816:	2203      	movs	r2, #3
 8000818:	4316      	orrs	r6, r2
 800081a:	4642      	mov	r2, r8
 800081c:	3501      	adds	r5, #1
 800081e:	407a      	eors	r2, r7
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	35ff      	adds	r5, #255	; 0xff
 8000824:	2e0a      	cmp	r6, #10
 8000826:	dd00      	ble.n	800082a <__aeabi_fmul+0xca>
 8000828:	e0e4      	b.n	80009f4 <__aeabi_fmul+0x294>
 800082a:	2003      	movs	r0, #3
 800082c:	2101      	movs	r1, #1
 800082e:	40b1      	lsls	r1, r6
 8000830:	26a6      	movs	r6, #166	; 0xa6
 8000832:	00f6      	lsls	r6, r6, #3
 8000834:	4231      	tst	r1, r6
 8000836:	d10a      	bne.n	800084e <__aeabi_fmul+0xee>
 8000838:	2690      	movs	r6, #144	; 0x90
 800083a:	00b6      	lsls	r6, r6, #2
 800083c:	4231      	tst	r1, r6
 800083e:	d116      	bne.n	800086e <__aeabi_fmul+0x10e>
 8000840:	3eb9      	subs	r6, #185	; 0xb9
 8000842:	3eff      	subs	r6, #255	; 0xff
 8000844:	420e      	tst	r6, r1
 8000846:	d01a      	beq.n	800087e <__aeabi_fmul+0x11e>
 8000848:	46a1      	mov	r9, r4
 800084a:	4682      	mov	sl, r0
 800084c:	e000      	b.n	8000850 <__aeabi_fmul+0xf0>
 800084e:	0017      	movs	r7, r2
 8000850:	4653      	mov	r3, sl
 8000852:	003a      	movs	r2, r7
 8000854:	2b02      	cmp	r3, #2
 8000856:	d00f      	beq.n	8000878 <__aeabi_fmul+0x118>
 8000858:	464c      	mov	r4, r9
 800085a:	4650      	mov	r0, sl
 800085c:	2803      	cmp	r0, #3
 800085e:	d1cd      	bne.n	80007fc <__aeabi_fmul+0x9c>
 8000860:	2180      	movs	r1, #128	; 0x80
 8000862:	03c9      	lsls	r1, r1, #15
 8000864:	4321      	orrs	r1, r4
 8000866:	0249      	lsls	r1, r1, #9
 8000868:	20ff      	movs	r0, #255	; 0xff
 800086a:	0a49      	lsrs	r1, r1, #9
 800086c:	e7ca      	b.n	8000804 <__aeabi_fmul+0xa4>
 800086e:	2180      	movs	r1, #128	; 0x80
 8000870:	2200      	movs	r2, #0
 8000872:	20ff      	movs	r0, #255	; 0xff
 8000874:	03c9      	lsls	r1, r1, #15
 8000876:	e7c5      	b.n	8000804 <__aeabi_fmul+0xa4>
 8000878:	20ff      	movs	r0, #255	; 0xff
 800087a:	2100      	movs	r1, #0
 800087c:	e7c2      	b.n	8000804 <__aeabi_fmul+0xa4>
 800087e:	0c20      	lsrs	r0, r4, #16
 8000880:	4649      	mov	r1, r9
 8000882:	0424      	lsls	r4, r4, #16
 8000884:	0c24      	lsrs	r4, r4, #16
 8000886:	0027      	movs	r7, r4
 8000888:	0c0e      	lsrs	r6, r1, #16
 800088a:	0409      	lsls	r1, r1, #16
 800088c:	0c09      	lsrs	r1, r1, #16
 800088e:	4374      	muls	r4, r6
 8000890:	434f      	muls	r7, r1
 8000892:	4346      	muls	r6, r0
 8000894:	4348      	muls	r0, r1
 8000896:	0c39      	lsrs	r1, r7, #16
 8000898:	1900      	adds	r0, r0, r4
 800089a:	1809      	adds	r1, r1, r0
 800089c:	428c      	cmp	r4, r1
 800089e:	d903      	bls.n	80008a8 <__aeabi_fmul+0x148>
 80008a0:	2080      	movs	r0, #128	; 0x80
 80008a2:	0240      	lsls	r0, r0, #9
 80008a4:	4684      	mov	ip, r0
 80008a6:	4466      	add	r6, ip
 80008a8:	043f      	lsls	r7, r7, #16
 80008aa:	0408      	lsls	r0, r1, #16
 80008ac:	0c3f      	lsrs	r7, r7, #16
 80008ae:	19c0      	adds	r0, r0, r7
 80008b0:	0184      	lsls	r4, r0, #6
 80008b2:	1e67      	subs	r7, r4, #1
 80008b4:	41bc      	sbcs	r4, r7
 80008b6:	0c09      	lsrs	r1, r1, #16
 80008b8:	0e80      	lsrs	r0, r0, #26
 80008ba:	1989      	adds	r1, r1, r6
 80008bc:	4304      	orrs	r4, r0
 80008be:	0189      	lsls	r1, r1, #6
 80008c0:	430c      	orrs	r4, r1
 80008c2:	0109      	lsls	r1, r1, #4
 80008c4:	d571      	bpl.n	80009aa <__aeabi_fmul+0x24a>
 80008c6:	2301      	movs	r3, #1
 80008c8:	0861      	lsrs	r1, r4, #1
 80008ca:	401c      	ands	r4, r3
 80008cc:	430c      	orrs	r4, r1
 80008ce:	002b      	movs	r3, r5
 80008d0:	337f      	adds	r3, #127	; 0x7f
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	dd51      	ble.n	800097a <__aeabi_fmul+0x21a>
 80008d6:	0761      	lsls	r1, r4, #29
 80008d8:	d004      	beq.n	80008e4 <__aeabi_fmul+0x184>
 80008da:	210f      	movs	r1, #15
 80008dc:	4021      	ands	r1, r4
 80008de:	2904      	cmp	r1, #4
 80008e0:	d000      	beq.n	80008e4 <__aeabi_fmul+0x184>
 80008e2:	3404      	adds	r4, #4
 80008e4:	0121      	lsls	r1, r4, #4
 80008e6:	d503      	bpl.n	80008f0 <__aeabi_fmul+0x190>
 80008e8:	4b43      	ldr	r3, [pc, #268]	; (80009f8 <__aeabi_fmul+0x298>)
 80008ea:	401c      	ands	r4, r3
 80008ec:	002b      	movs	r3, r5
 80008ee:	3380      	adds	r3, #128	; 0x80
 80008f0:	2bfe      	cmp	r3, #254	; 0xfe
 80008f2:	dcc1      	bgt.n	8000878 <__aeabi_fmul+0x118>
 80008f4:	01a1      	lsls	r1, r4, #6
 80008f6:	0a49      	lsrs	r1, r1, #9
 80008f8:	b2d8      	uxtb	r0, r3
 80008fa:	e783      	b.n	8000804 <__aeabi_fmul+0xa4>
 80008fc:	2c00      	cmp	r4, #0
 80008fe:	d12c      	bne.n	800095a <__aeabi_fmul+0x1fa>
 8000900:	2301      	movs	r3, #1
 8000902:	4642      	mov	r2, r8
 8000904:	431e      	orrs	r6, r3
 8000906:	002b      	movs	r3, r5
 8000908:	407a      	eors	r2, r7
 800090a:	2001      	movs	r0, #1
 800090c:	b2d2      	uxtb	r2, r2
 800090e:	1c5d      	adds	r5, r3, #1
 8000910:	2e0a      	cmp	r6, #10
 8000912:	dd00      	ble.n	8000916 <__aeabi_fmul+0x1b6>
 8000914:	e757      	b.n	80007c6 <__aeabi_fmul+0x66>
 8000916:	e76a      	b.n	80007ee <__aeabi_fmul+0x8e>
 8000918:	2b00      	cmp	r3, #0
 800091a:	d110      	bne.n	800093e <__aeabi_fmul+0x1de>
 800091c:	2301      	movs	r3, #1
 800091e:	2604      	movs	r6, #4
 8000920:	2500      	movs	r5, #0
 8000922:	469a      	mov	sl, r3
 8000924:	e738      	b.n	8000798 <__aeabi_fmul+0x38>
 8000926:	2b00      	cmp	r3, #0
 8000928:	d104      	bne.n	8000934 <__aeabi_fmul+0x1d4>
 800092a:	2302      	movs	r3, #2
 800092c:	2608      	movs	r6, #8
 800092e:	25ff      	movs	r5, #255	; 0xff
 8000930:	469a      	mov	sl, r3
 8000932:	e731      	b.n	8000798 <__aeabi_fmul+0x38>
 8000934:	2303      	movs	r3, #3
 8000936:	260c      	movs	r6, #12
 8000938:	25ff      	movs	r5, #255	; 0xff
 800093a:	469a      	mov	sl, r3
 800093c:	e72c      	b.n	8000798 <__aeabi_fmul+0x38>
 800093e:	4648      	mov	r0, r9
 8000940:	f000 fab6 	bl	8000eb0 <__clzsi2>
 8000944:	464a      	mov	r2, r9
 8000946:	1f43      	subs	r3, r0, #5
 8000948:	2576      	movs	r5, #118	; 0x76
 800094a:	409a      	lsls	r2, r3
 800094c:	2300      	movs	r3, #0
 800094e:	426d      	negs	r5, r5
 8000950:	4691      	mov	r9, r2
 8000952:	2600      	movs	r6, #0
 8000954:	469a      	mov	sl, r3
 8000956:	1a2d      	subs	r5, r5, r0
 8000958:	e71e      	b.n	8000798 <__aeabi_fmul+0x38>
 800095a:	0020      	movs	r0, r4
 800095c:	f000 faa8 	bl	8000eb0 <__clzsi2>
 8000960:	4642      	mov	r2, r8
 8000962:	1f43      	subs	r3, r0, #5
 8000964:	409c      	lsls	r4, r3
 8000966:	1a2b      	subs	r3, r5, r0
 8000968:	3b76      	subs	r3, #118	; 0x76
 800096a:	407a      	eors	r2, r7
 800096c:	2000      	movs	r0, #0
 800096e:	b2d2      	uxtb	r2, r2
 8000970:	1c5d      	adds	r5, r3, #1
 8000972:	2e0a      	cmp	r6, #10
 8000974:	dd00      	ble.n	8000978 <__aeabi_fmul+0x218>
 8000976:	e726      	b.n	80007c6 <__aeabi_fmul+0x66>
 8000978:	e739      	b.n	80007ee <__aeabi_fmul+0x8e>
 800097a:	2101      	movs	r1, #1
 800097c:	1acb      	subs	r3, r1, r3
 800097e:	2b1b      	cmp	r3, #27
 8000980:	dd00      	ble.n	8000984 <__aeabi_fmul+0x224>
 8000982:	e73d      	b.n	8000800 <__aeabi_fmul+0xa0>
 8000984:	359e      	adds	r5, #158	; 0x9e
 8000986:	0021      	movs	r1, r4
 8000988:	40ac      	lsls	r4, r5
 800098a:	40d9      	lsrs	r1, r3
 800098c:	1e63      	subs	r3, r4, #1
 800098e:	419c      	sbcs	r4, r3
 8000990:	4321      	orrs	r1, r4
 8000992:	074b      	lsls	r3, r1, #29
 8000994:	d004      	beq.n	80009a0 <__aeabi_fmul+0x240>
 8000996:	230f      	movs	r3, #15
 8000998:	400b      	ands	r3, r1
 800099a:	2b04      	cmp	r3, #4
 800099c:	d000      	beq.n	80009a0 <__aeabi_fmul+0x240>
 800099e:	3104      	adds	r1, #4
 80009a0:	014b      	lsls	r3, r1, #5
 80009a2:	d504      	bpl.n	80009ae <__aeabi_fmul+0x24e>
 80009a4:	2001      	movs	r0, #1
 80009a6:	2100      	movs	r1, #0
 80009a8:	e72c      	b.n	8000804 <__aeabi_fmul+0xa4>
 80009aa:	001d      	movs	r5, r3
 80009ac:	e78f      	b.n	80008ce <__aeabi_fmul+0x16e>
 80009ae:	0189      	lsls	r1, r1, #6
 80009b0:	2000      	movs	r0, #0
 80009b2:	0a49      	lsrs	r1, r1, #9
 80009b4:	e726      	b.n	8000804 <__aeabi_fmul+0xa4>
 80009b6:	2302      	movs	r3, #2
 80009b8:	2e0f      	cmp	r6, #15
 80009ba:	d10c      	bne.n	80009d6 <__aeabi_fmul+0x276>
 80009bc:	2180      	movs	r1, #128	; 0x80
 80009be:	464b      	mov	r3, r9
 80009c0:	03c9      	lsls	r1, r1, #15
 80009c2:	420b      	tst	r3, r1
 80009c4:	d00d      	beq.n	80009e2 <__aeabi_fmul+0x282>
 80009c6:	420c      	tst	r4, r1
 80009c8:	d10b      	bne.n	80009e2 <__aeabi_fmul+0x282>
 80009ca:	4321      	orrs	r1, r4
 80009cc:	0249      	lsls	r1, r1, #9
 80009ce:	003a      	movs	r2, r7
 80009d0:	20ff      	movs	r0, #255	; 0xff
 80009d2:	0a49      	lsrs	r1, r1, #9
 80009d4:	e716      	b.n	8000804 <__aeabi_fmul+0xa4>
 80009d6:	2e0b      	cmp	r6, #11
 80009d8:	d000      	beq.n	80009dc <__aeabi_fmul+0x27c>
 80009da:	e6f7      	b.n	80007cc <__aeabi_fmul+0x6c>
 80009dc:	46a1      	mov	r9, r4
 80009de:	469a      	mov	sl, r3
 80009e0:	e736      	b.n	8000850 <__aeabi_fmul+0xf0>
 80009e2:	2180      	movs	r1, #128	; 0x80
 80009e4:	464b      	mov	r3, r9
 80009e6:	03c9      	lsls	r1, r1, #15
 80009e8:	4319      	orrs	r1, r3
 80009ea:	0249      	lsls	r1, r1, #9
 80009ec:	4642      	mov	r2, r8
 80009ee:	20ff      	movs	r0, #255	; 0xff
 80009f0:	0a49      	lsrs	r1, r1, #9
 80009f2:	e707      	b.n	8000804 <__aeabi_fmul+0xa4>
 80009f4:	2303      	movs	r3, #3
 80009f6:	e7df      	b.n	80009b8 <__aeabi_fmul+0x258>
 80009f8:	f7ffffff 	.word	0xf7ffffff

080009fc <__aeabi_fsub>:
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	46c6      	mov	lr, r8
 8000a00:	0243      	lsls	r3, r0, #9
 8000a02:	0a5b      	lsrs	r3, r3, #9
 8000a04:	0045      	lsls	r5, r0, #1
 8000a06:	00da      	lsls	r2, r3, #3
 8000a08:	0fc4      	lsrs	r4, r0, #31
 8000a0a:	0248      	lsls	r0, r1, #9
 8000a0c:	004f      	lsls	r7, r1, #1
 8000a0e:	4694      	mov	ip, r2
 8000a10:	0a42      	lsrs	r2, r0, #9
 8000a12:	001e      	movs	r6, r3
 8000a14:	4690      	mov	r8, r2
 8000a16:	b500      	push	{lr}
 8000a18:	0e2d      	lsrs	r5, r5, #24
 8000a1a:	0e3f      	lsrs	r7, r7, #24
 8000a1c:	0fc9      	lsrs	r1, r1, #31
 8000a1e:	0980      	lsrs	r0, r0, #6
 8000a20:	2fff      	cmp	r7, #255	; 0xff
 8000a22:	d059      	beq.n	8000ad8 <__aeabi_fsub+0xdc>
 8000a24:	2201      	movs	r2, #1
 8000a26:	4051      	eors	r1, r2
 8000a28:	428c      	cmp	r4, r1
 8000a2a:	d039      	beq.n	8000aa0 <__aeabi_fsub+0xa4>
 8000a2c:	1bea      	subs	r2, r5, r7
 8000a2e:	2a00      	cmp	r2, #0
 8000a30:	dd58      	ble.n	8000ae4 <__aeabi_fsub+0xe8>
 8000a32:	2f00      	cmp	r7, #0
 8000a34:	d068      	beq.n	8000b08 <__aeabi_fsub+0x10c>
 8000a36:	2dff      	cmp	r5, #255	; 0xff
 8000a38:	d100      	bne.n	8000a3c <__aeabi_fsub+0x40>
 8000a3a:	e0d1      	b.n	8000be0 <__aeabi_fsub+0x1e4>
 8000a3c:	2380      	movs	r3, #128	; 0x80
 8000a3e:	04db      	lsls	r3, r3, #19
 8000a40:	4318      	orrs	r0, r3
 8000a42:	2a1b      	cmp	r2, #27
 8000a44:	dc00      	bgt.n	8000a48 <__aeabi_fsub+0x4c>
 8000a46:	e0e3      	b.n	8000c10 <__aeabi_fsub+0x214>
 8000a48:	2301      	movs	r3, #1
 8000a4a:	4662      	mov	r2, ip
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	015a      	lsls	r2, r3, #5
 8000a50:	d400      	bmi.n	8000a54 <__aeabi_fsub+0x58>
 8000a52:	e0ac      	b.n	8000bae <__aeabi_fsub+0x1b2>
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	099e      	lsrs	r6, r3, #6
 8000a58:	0030      	movs	r0, r6
 8000a5a:	f000 fa29 	bl	8000eb0 <__clzsi2>
 8000a5e:	0033      	movs	r3, r6
 8000a60:	3805      	subs	r0, #5
 8000a62:	4083      	lsls	r3, r0
 8000a64:	4285      	cmp	r5, r0
 8000a66:	dc00      	bgt.n	8000a6a <__aeabi_fsub+0x6e>
 8000a68:	e0c6      	b.n	8000bf8 <__aeabi_fsub+0x1fc>
 8000a6a:	4ab2      	ldr	r2, [pc, #712]	; (8000d34 <__aeabi_fsub+0x338>)
 8000a6c:	1a2d      	subs	r5, r5, r0
 8000a6e:	4013      	ands	r3, r2
 8000a70:	075a      	lsls	r2, r3, #29
 8000a72:	d004      	beq.n	8000a7e <__aeabi_fsub+0x82>
 8000a74:	220f      	movs	r2, #15
 8000a76:	401a      	ands	r2, r3
 8000a78:	2a04      	cmp	r2, #4
 8000a7a:	d000      	beq.n	8000a7e <__aeabi_fsub+0x82>
 8000a7c:	3304      	adds	r3, #4
 8000a7e:	015a      	lsls	r2, r3, #5
 8000a80:	d400      	bmi.n	8000a84 <__aeabi_fsub+0x88>
 8000a82:	e097      	b.n	8000bb4 <__aeabi_fsub+0x1b8>
 8000a84:	1c6a      	adds	r2, r5, #1
 8000a86:	2dfe      	cmp	r5, #254	; 0xfe
 8000a88:	d100      	bne.n	8000a8c <__aeabi_fsub+0x90>
 8000a8a:	e084      	b.n	8000b96 <__aeabi_fsub+0x19a>
 8000a8c:	019b      	lsls	r3, r3, #6
 8000a8e:	0a5e      	lsrs	r6, r3, #9
 8000a90:	b2d2      	uxtb	r2, r2
 8000a92:	05d0      	lsls	r0, r2, #23
 8000a94:	4330      	orrs	r0, r6
 8000a96:	07e4      	lsls	r4, r4, #31
 8000a98:	4320      	orrs	r0, r4
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	46b8      	mov	r8, r7
 8000a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aa0:	1bea      	subs	r2, r5, r7
 8000aa2:	2a00      	cmp	r2, #0
 8000aa4:	dd41      	ble.n	8000b2a <__aeabi_fsub+0x12e>
 8000aa6:	2f00      	cmp	r7, #0
 8000aa8:	d06b      	beq.n	8000b82 <__aeabi_fsub+0x186>
 8000aaa:	2dff      	cmp	r5, #255	; 0xff
 8000aac:	d100      	bne.n	8000ab0 <__aeabi_fsub+0xb4>
 8000aae:	e097      	b.n	8000be0 <__aeabi_fsub+0x1e4>
 8000ab0:	2380      	movs	r3, #128	; 0x80
 8000ab2:	04db      	lsls	r3, r3, #19
 8000ab4:	4318      	orrs	r0, r3
 8000ab6:	2a1b      	cmp	r2, #27
 8000ab8:	dc00      	bgt.n	8000abc <__aeabi_fsub+0xc0>
 8000aba:	e0cc      	b.n	8000c56 <__aeabi_fsub+0x25a>
 8000abc:	2301      	movs	r3, #1
 8000abe:	4463      	add	r3, ip
 8000ac0:	015a      	lsls	r2, r3, #5
 8000ac2:	d574      	bpl.n	8000bae <__aeabi_fsub+0x1b2>
 8000ac4:	3501      	adds	r5, #1
 8000ac6:	2dff      	cmp	r5, #255	; 0xff
 8000ac8:	d065      	beq.n	8000b96 <__aeabi_fsub+0x19a>
 8000aca:	2201      	movs	r2, #1
 8000acc:	499a      	ldr	r1, [pc, #616]	; (8000d38 <__aeabi_fsub+0x33c>)
 8000ace:	401a      	ands	r2, r3
 8000ad0:	085b      	lsrs	r3, r3, #1
 8000ad2:	400b      	ands	r3, r1
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	e7cb      	b.n	8000a70 <__aeabi_fsub+0x74>
 8000ad8:	2800      	cmp	r0, #0
 8000ada:	d01f      	beq.n	8000b1c <__aeabi_fsub+0x120>
 8000adc:	428c      	cmp	r4, r1
 8000ade:	d022      	beq.n	8000b26 <__aeabi_fsub+0x12a>
 8000ae0:	002a      	movs	r2, r5
 8000ae2:	3aff      	subs	r2, #255	; 0xff
 8000ae4:	2a00      	cmp	r2, #0
 8000ae6:	d035      	beq.n	8000b54 <__aeabi_fsub+0x158>
 8000ae8:	1b7a      	subs	r2, r7, r5
 8000aea:	2d00      	cmp	r5, #0
 8000aec:	d000      	beq.n	8000af0 <__aeabi_fsub+0xf4>
 8000aee:	e099      	b.n	8000c24 <__aeabi_fsub+0x228>
 8000af0:	4663      	mov	r3, ip
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d100      	bne.n	8000af8 <__aeabi_fsub+0xfc>
 8000af6:	e0dd      	b.n	8000cb4 <__aeabi_fsub+0x2b8>
 8000af8:	1e53      	subs	r3, r2, #1
 8000afa:	2a01      	cmp	r2, #1
 8000afc:	d100      	bne.n	8000b00 <__aeabi_fsub+0x104>
 8000afe:	e105      	b.n	8000d0c <__aeabi_fsub+0x310>
 8000b00:	2aff      	cmp	r2, #255	; 0xff
 8000b02:	d06b      	beq.n	8000bdc <__aeabi_fsub+0x1e0>
 8000b04:	001a      	movs	r2, r3
 8000b06:	e094      	b.n	8000c32 <__aeabi_fsub+0x236>
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d073      	beq.n	8000bf4 <__aeabi_fsub+0x1f8>
 8000b0c:	1e51      	subs	r1, r2, #1
 8000b0e:	2a01      	cmp	r2, #1
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fsub+0x118>
 8000b12:	e0df      	b.n	8000cd4 <__aeabi_fsub+0x2d8>
 8000b14:	2aff      	cmp	r2, #255	; 0xff
 8000b16:	d063      	beq.n	8000be0 <__aeabi_fsub+0x1e4>
 8000b18:	000a      	movs	r2, r1
 8000b1a:	e792      	b.n	8000a42 <__aeabi_fsub+0x46>
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4051      	eors	r1, r2
 8000b20:	42a1      	cmp	r1, r4
 8000b22:	d000      	beq.n	8000b26 <__aeabi_fsub+0x12a>
 8000b24:	e782      	b.n	8000a2c <__aeabi_fsub+0x30>
 8000b26:	002a      	movs	r2, r5
 8000b28:	3aff      	subs	r2, #255	; 0xff
 8000b2a:	2a00      	cmp	r2, #0
 8000b2c:	d036      	beq.n	8000b9c <__aeabi_fsub+0x1a0>
 8000b2e:	1b7a      	subs	r2, r7, r5
 8000b30:	2d00      	cmp	r5, #0
 8000b32:	d100      	bne.n	8000b36 <__aeabi_fsub+0x13a>
 8000b34:	e0aa      	b.n	8000c8c <__aeabi_fsub+0x290>
 8000b36:	2fff      	cmp	r7, #255	; 0xff
 8000b38:	d100      	bne.n	8000b3c <__aeabi_fsub+0x140>
 8000b3a:	e0da      	b.n	8000cf2 <__aeabi_fsub+0x2f6>
 8000b3c:	2380      	movs	r3, #128	; 0x80
 8000b3e:	4661      	mov	r1, ip
 8000b40:	04db      	lsls	r3, r3, #19
 8000b42:	4319      	orrs	r1, r3
 8000b44:	468c      	mov	ip, r1
 8000b46:	2a1b      	cmp	r2, #27
 8000b48:	dc00      	bgt.n	8000b4c <__aeabi_fsub+0x150>
 8000b4a:	e0d4      	b.n	8000cf6 <__aeabi_fsub+0x2fa>
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	003d      	movs	r5, r7
 8000b50:	181b      	adds	r3, r3, r0
 8000b52:	e7b5      	b.n	8000ac0 <__aeabi_fsub+0xc4>
 8000b54:	27fe      	movs	r7, #254	; 0xfe
 8000b56:	1c6a      	adds	r2, r5, #1
 8000b58:	4217      	tst	r7, r2
 8000b5a:	d171      	bne.n	8000c40 <__aeabi_fsub+0x244>
 8000b5c:	2d00      	cmp	r5, #0
 8000b5e:	d000      	beq.n	8000b62 <__aeabi_fsub+0x166>
 8000b60:	e09e      	b.n	8000ca0 <__aeabi_fsub+0x2a4>
 8000b62:	4663      	mov	r3, ip
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d100      	bne.n	8000b6a <__aeabi_fsub+0x16e>
 8000b68:	e0d5      	b.n	8000d16 <__aeabi_fsub+0x31a>
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2800      	cmp	r0, #0
 8000b6e:	d100      	bne.n	8000b72 <__aeabi_fsub+0x176>
 8000b70:	e78f      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000b72:	1a1b      	subs	r3, r3, r0
 8000b74:	015e      	lsls	r6, r3, #5
 8000b76:	d400      	bmi.n	8000b7a <__aeabi_fsub+0x17e>
 8000b78:	e0d6      	b.n	8000d28 <__aeabi_fsub+0x32c>
 8000b7a:	4663      	mov	r3, ip
 8000b7c:	000c      	movs	r4, r1
 8000b7e:	1ac3      	subs	r3, r0, r3
 8000b80:	e776      	b.n	8000a70 <__aeabi_fsub+0x74>
 8000b82:	2800      	cmp	r0, #0
 8000b84:	d036      	beq.n	8000bf4 <__aeabi_fsub+0x1f8>
 8000b86:	1e51      	subs	r1, r2, #1
 8000b88:	2a01      	cmp	r2, #1
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_fsub+0x192>
 8000b8c:	e09a      	b.n	8000cc4 <__aeabi_fsub+0x2c8>
 8000b8e:	2aff      	cmp	r2, #255	; 0xff
 8000b90:	d026      	beq.n	8000be0 <__aeabi_fsub+0x1e4>
 8000b92:	000a      	movs	r2, r1
 8000b94:	e78f      	b.n	8000ab6 <__aeabi_fsub+0xba>
 8000b96:	22ff      	movs	r2, #255	; 0xff
 8000b98:	2600      	movs	r6, #0
 8000b9a:	e77a      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000b9c:	27fe      	movs	r7, #254	; 0xfe
 8000b9e:	1c6a      	adds	r2, r5, #1
 8000ba0:	4217      	tst	r7, r2
 8000ba2:	d062      	beq.n	8000c6a <__aeabi_fsub+0x26e>
 8000ba4:	2aff      	cmp	r2, #255	; 0xff
 8000ba6:	d0f6      	beq.n	8000b96 <__aeabi_fsub+0x19a>
 8000ba8:	0015      	movs	r5, r2
 8000baa:	4460      	add	r0, ip
 8000bac:	0843      	lsrs	r3, r0, #1
 8000bae:	075a      	lsls	r2, r3, #29
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fsub+0x1b8>
 8000bb2:	e75f      	b.n	8000a74 <__aeabi_fsub+0x78>
 8000bb4:	08db      	lsrs	r3, r3, #3
 8000bb6:	2dff      	cmp	r5, #255	; 0xff
 8000bb8:	d012      	beq.n	8000be0 <__aeabi_fsub+0x1e4>
 8000bba:	025b      	lsls	r3, r3, #9
 8000bbc:	0a5e      	lsrs	r6, r3, #9
 8000bbe:	b2ea      	uxtb	r2, r5
 8000bc0:	e767      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000bc2:	4662      	mov	r2, ip
 8000bc4:	2a00      	cmp	r2, #0
 8000bc6:	d100      	bne.n	8000bca <__aeabi_fsub+0x1ce>
 8000bc8:	e093      	b.n	8000cf2 <__aeabi_fsub+0x2f6>
 8000bca:	2800      	cmp	r0, #0
 8000bcc:	d008      	beq.n	8000be0 <__aeabi_fsub+0x1e4>
 8000bce:	2280      	movs	r2, #128	; 0x80
 8000bd0:	03d2      	lsls	r2, r2, #15
 8000bd2:	4213      	tst	r3, r2
 8000bd4:	d004      	beq.n	8000be0 <__aeabi_fsub+0x1e4>
 8000bd6:	4640      	mov	r0, r8
 8000bd8:	4210      	tst	r0, r2
 8000bda:	d101      	bne.n	8000be0 <__aeabi_fsub+0x1e4>
 8000bdc:	000c      	movs	r4, r1
 8000bde:	4643      	mov	r3, r8
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d0d8      	beq.n	8000b96 <__aeabi_fsub+0x19a>
 8000be4:	2680      	movs	r6, #128	; 0x80
 8000be6:	03f6      	lsls	r6, r6, #15
 8000be8:	431e      	orrs	r6, r3
 8000bea:	0276      	lsls	r6, r6, #9
 8000bec:	22ff      	movs	r2, #255	; 0xff
 8000bee:	0a76      	lsrs	r6, r6, #9
 8000bf0:	e74f      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000bf2:	4643      	mov	r3, r8
 8000bf4:	0015      	movs	r5, r2
 8000bf6:	e7de      	b.n	8000bb6 <__aeabi_fsub+0x1ba>
 8000bf8:	2220      	movs	r2, #32
 8000bfa:	1b40      	subs	r0, r0, r5
 8000bfc:	3001      	adds	r0, #1
 8000bfe:	1a12      	subs	r2, r2, r0
 8000c00:	0019      	movs	r1, r3
 8000c02:	4093      	lsls	r3, r2
 8000c04:	40c1      	lsrs	r1, r0
 8000c06:	1e5a      	subs	r2, r3, #1
 8000c08:	4193      	sbcs	r3, r2
 8000c0a:	2500      	movs	r5, #0
 8000c0c:	430b      	orrs	r3, r1
 8000c0e:	e72f      	b.n	8000a70 <__aeabi_fsub+0x74>
 8000c10:	2320      	movs	r3, #32
 8000c12:	1a9b      	subs	r3, r3, r2
 8000c14:	0001      	movs	r1, r0
 8000c16:	4098      	lsls	r0, r3
 8000c18:	0003      	movs	r3, r0
 8000c1a:	40d1      	lsrs	r1, r2
 8000c1c:	1e5a      	subs	r2, r3, #1
 8000c1e:	4193      	sbcs	r3, r2
 8000c20:	430b      	orrs	r3, r1
 8000c22:	e712      	b.n	8000a4a <__aeabi_fsub+0x4e>
 8000c24:	2fff      	cmp	r7, #255	; 0xff
 8000c26:	d0d9      	beq.n	8000bdc <__aeabi_fsub+0x1e0>
 8000c28:	2380      	movs	r3, #128	; 0x80
 8000c2a:	4664      	mov	r4, ip
 8000c2c:	04db      	lsls	r3, r3, #19
 8000c2e:	431c      	orrs	r4, r3
 8000c30:	46a4      	mov	ip, r4
 8000c32:	2a1b      	cmp	r2, #27
 8000c34:	dd52      	ble.n	8000cdc <__aeabi_fsub+0x2e0>
 8000c36:	2301      	movs	r3, #1
 8000c38:	000c      	movs	r4, r1
 8000c3a:	003d      	movs	r5, r7
 8000c3c:	1ac3      	subs	r3, r0, r3
 8000c3e:	e706      	b.n	8000a4e <__aeabi_fsub+0x52>
 8000c40:	4663      	mov	r3, ip
 8000c42:	1a1e      	subs	r6, r3, r0
 8000c44:	0173      	lsls	r3, r6, #5
 8000c46:	d439      	bmi.n	8000cbc <__aeabi_fsub+0x2c0>
 8000c48:	2e00      	cmp	r6, #0
 8000c4a:	d000      	beq.n	8000c4e <__aeabi_fsub+0x252>
 8000c4c:	e704      	b.n	8000a58 <__aeabi_fsub+0x5c>
 8000c4e:	2400      	movs	r4, #0
 8000c50:	2200      	movs	r2, #0
 8000c52:	2600      	movs	r6, #0
 8000c54:	e71d      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000c56:	2320      	movs	r3, #32
 8000c58:	1a9b      	subs	r3, r3, r2
 8000c5a:	0001      	movs	r1, r0
 8000c5c:	4098      	lsls	r0, r3
 8000c5e:	0003      	movs	r3, r0
 8000c60:	40d1      	lsrs	r1, r2
 8000c62:	1e5a      	subs	r2, r3, #1
 8000c64:	4193      	sbcs	r3, r2
 8000c66:	430b      	orrs	r3, r1
 8000c68:	e729      	b.n	8000abe <__aeabi_fsub+0xc2>
 8000c6a:	2d00      	cmp	r5, #0
 8000c6c:	d1a9      	bne.n	8000bc2 <__aeabi_fsub+0x1c6>
 8000c6e:	4663      	mov	r3, ip
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d056      	beq.n	8000d22 <__aeabi_fsub+0x326>
 8000c74:	2200      	movs	r2, #0
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d100      	bne.n	8000c7c <__aeabi_fsub+0x280>
 8000c7a:	e70a      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000c7c:	0003      	movs	r3, r0
 8000c7e:	4463      	add	r3, ip
 8000c80:	015a      	lsls	r2, r3, #5
 8000c82:	d594      	bpl.n	8000bae <__aeabi_fsub+0x1b2>
 8000c84:	4a2b      	ldr	r2, [pc, #172]	; (8000d34 <__aeabi_fsub+0x338>)
 8000c86:	3501      	adds	r5, #1
 8000c88:	4013      	ands	r3, r2
 8000c8a:	e790      	b.n	8000bae <__aeabi_fsub+0x1b2>
 8000c8c:	4663      	mov	r3, ip
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d0af      	beq.n	8000bf2 <__aeabi_fsub+0x1f6>
 8000c92:	1e53      	subs	r3, r2, #1
 8000c94:	2a01      	cmp	r2, #1
 8000c96:	d015      	beq.n	8000cc4 <__aeabi_fsub+0x2c8>
 8000c98:	2aff      	cmp	r2, #255	; 0xff
 8000c9a:	d02a      	beq.n	8000cf2 <__aeabi_fsub+0x2f6>
 8000c9c:	001a      	movs	r2, r3
 8000c9e:	e752      	b.n	8000b46 <__aeabi_fsub+0x14a>
 8000ca0:	4662      	mov	r2, ip
 8000ca2:	2a00      	cmp	r2, #0
 8000ca4:	d191      	bne.n	8000bca <__aeabi_fsub+0x1ce>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	d198      	bne.n	8000bdc <__aeabi_fsub+0x1e0>
 8000caa:	2680      	movs	r6, #128	; 0x80
 8000cac:	2400      	movs	r4, #0
 8000cae:	22ff      	movs	r2, #255	; 0xff
 8000cb0:	03f6      	lsls	r6, r6, #15
 8000cb2:	e6ee      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000cb4:	000c      	movs	r4, r1
 8000cb6:	4643      	mov	r3, r8
 8000cb8:	0015      	movs	r5, r2
 8000cba:	e77c      	b.n	8000bb6 <__aeabi_fsub+0x1ba>
 8000cbc:	4663      	mov	r3, ip
 8000cbe:	000c      	movs	r4, r1
 8000cc0:	1ac6      	subs	r6, r0, r3
 8000cc2:	e6c9      	b.n	8000a58 <__aeabi_fsub+0x5c>
 8000cc4:	0003      	movs	r3, r0
 8000cc6:	4463      	add	r3, ip
 8000cc8:	2501      	movs	r5, #1
 8000cca:	015a      	lsls	r2, r3, #5
 8000ccc:	d400      	bmi.n	8000cd0 <__aeabi_fsub+0x2d4>
 8000cce:	e76e      	b.n	8000bae <__aeabi_fsub+0x1b2>
 8000cd0:	2502      	movs	r5, #2
 8000cd2:	e6fa      	b.n	8000aca <__aeabi_fsub+0xce>
 8000cd4:	4663      	mov	r3, ip
 8000cd6:	2501      	movs	r5, #1
 8000cd8:	1a1b      	subs	r3, r3, r0
 8000cda:	e6b8      	b.n	8000a4e <__aeabi_fsub+0x52>
 8000cdc:	4664      	mov	r4, ip
 8000cde:	2320      	movs	r3, #32
 8000ce0:	40d4      	lsrs	r4, r2
 8000ce2:	1a9b      	subs	r3, r3, r2
 8000ce4:	4662      	mov	r2, ip
 8000ce6:	409a      	lsls	r2, r3
 8000ce8:	0013      	movs	r3, r2
 8000cea:	1e5a      	subs	r2, r3, #1
 8000cec:	4193      	sbcs	r3, r2
 8000cee:	4323      	orrs	r3, r4
 8000cf0:	e7a2      	b.n	8000c38 <__aeabi_fsub+0x23c>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	e774      	b.n	8000be0 <__aeabi_fsub+0x1e4>
 8000cf6:	4661      	mov	r1, ip
 8000cf8:	2320      	movs	r3, #32
 8000cfa:	40d1      	lsrs	r1, r2
 8000cfc:	1a9b      	subs	r3, r3, r2
 8000cfe:	4662      	mov	r2, ip
 8000d00:	409a      	lsls	r2, r3
 8000d02:	0013      	movs	r3, r2
 8000d04:	1e5a      	subs	r2, r3, #1
 8000d06:	4193      	sbcs	r3, r2
 8000d08:	430b      	orrs	r3, r1
 8000d0a:	e720      	b.n	8000b4e <__aeabi_fsub+0x152>
 8000d0c:	4663      	mov	r3, ip
 8000d0e:	000c      	movs	r4, r1
 8000d10:	2501      	movs	r5, #1
 8000d12:	1ac3      	subs	r3, r0, r3
 8000d14:	e69b      	b.n	8000a4e <__aeabi_fsub+0x52>
 8000d16:	2800      	cmp	r0, #0
 8000d18:	d099      	beq.n	8000c4e <__aeabi_fsub+0x252>
 8000d1a:	000c      	movs	r4, r1
 8000d1c:	4646      	mov	r6, r8
 8000d1e:	2200      	movs	r2, #0
 8000d20:	e6b7      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000d22:	4646      	mov	r6, r8
 8000d24:	2200      	movs	r2, #0
 8000d26:	e6b4      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d000      	beq.n	8000d2e <__aeabi_fsub+0x332>
 8000d2c:	e73f      	b.n	8000bae <__aeabi_fsub+0x1b2>
 8000d2e:	2400      	movs	r4, #0
 8000d30:	2600      	movs	r6, #0
 8000d32:	e6ae      	b.n	8000a92 <__aeabi_fsub+0x96>
 8000d34:	fbffffff 	.word	0xfbffffff
 8000d38:	7dffffff 	.word	0x7dffffff

08000d3c <__aeabi_f2iz>:
 8000d3c:	0241      	lsls	r1, r0, #9
 8000d3e:	0042      	lsls	r2, r0, #1
 8000d40:	0fc3      	lsrs	r3, r0, #31
 8000d42:	0a49      	lsrs	r1, r1, #9
 8000d44:	2000      	movs	r0, #0
 8000d46:	0e12      	lsrs	r2, r2, #24
 8000d48:	2a7e      	cmp	r2, #126	; 0x7e
 8000d4a:	dd03      	ble.n	8000d54 <__aeabi_f2iz+0x18>
 8000d4c:	2a9d      	cmp	r2, #157	; 0x9d
 8000d4e:	dd02      	ble.n	8000d56 <__aeabi_f2iz+0x1a>
 8000d50:	4a09      	ldr	r2, [pc, #36]	; (8000d78 <__aeabi_f2iz+0x3c>)
 8000d52:	1898      	adds	r0, r3, r2
 8000d54:	4770      	bx	lr
 8000d56:	2080      	movs	r0, #128	; 0x80
 8000d58:	0400      	lsls	r0, r0, #16
 8000d5a:	4301      	orrs	r1, r0
 8000d5c:	2a95      	cmp	r2, #149	; 0x95
 8000d5e:	dc07      	bgt.n	8000d70 <__aeabi_f2iz+0x34>
 8000d60:	2096      	movs	r0, #150	; 0x96
 8000d62:	1a82      	subs	r2, r0, r2
 8000d64:	40d1      	lsrs	r1, r2
 8000d66:	4248      	negs	r0, r1
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d1f3      	bne.n	8000d54 <__aeabi_f2iz+0x18>
 8000d6c:	0008      	movs	r0, r1
 8000d6e:	e7f1      	b.n	8000d54 <__aeabi_f2iz+0x18>
 8000d70:	3a96      	subs	r2, #150	; 0x96
 8000d72:	4091      	lsls	r1, r2
 8000d74:	e7f7      	b.n	8000d66 <__aeabi_f2iz+0x2a>
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	7fffffff 	.word	0x7fffffff

08000d7c <__aeabi_i2f>:
 8000d7c:	b570      	push	{r4, r5, r6, lr}
 8000d7e:	2800      	cmp	r0, #0
 8000d80:	d013      	beq.n	8000daa <__aeabi_i2f+0x2e>
 8000d82:	17c3      	asrs	r3, r0, #31
 8000d84:	18c5      	adds	r5, r0, r3
 8000d86:	405d      	eors	r5, r3
 8000d88:	0fc4      	lsrs	r4, r0, #31
 8000d8a:	0028      	movs	r0, r5
 8000d8c:	f000 f890 	bl	8000eb0 <__clzsi2>
 8000d90:	239e      	movs	r3, #158	; 0x9e
 8000d92:	0001      	movs	r1, r0
 8000d94:	1a1b      	subs	r3, r3, r0
 8000d96:	2b96      	cmp	r3, #150	; 0x96
 8000d98:	dc0f      	bgt.n	8000dba <__aeabi_i2f+0x3e>
 8000d9a:	2808      	cmp	r0, #8
 8000d9c:	d031      	beq.n	8000e02 <__aeabi_i2f+0x86>
 8000d9e:	3908      	subs	r1, #8
 8000da0:	408d      	lsls	r5, r1
 8000da2:	026d      	lsls	r5, r5, #9
 8000da4:	0a6d      	lsrs	r5, r5, #9
 8000da6:	b2d8      	uxtb	r0, r3
 8000da8:	e002      	b.n	8000db0 <__aeabi_i2f+0x34>
 8000daa:	2400      	movs	r4, #0
 8000dac:	2000      	movs	r0, #0
 8000dae:	2500      	movs	r5, #0
 8000db0:	05c0      	lsls	r0, r0, #23
 8000db2:	4328      	orrs	r0, r5
 8000db4:	07e4      	lsls	r4, r4, #31
 8000db6:	4320      	orrs	r0, r4
 8000db8:	bd70      	pop	{r4, r5, r6, pc}
 8000dba:	2b99      	cmp	r3, #153	; 0x99
 8000dbc:	dd0c      	ble.n	8000dd8 <__aeabi_i2f+0x5c>
 8000dbe:	2205      	movs	r2, #5
 8000dc0:	1a12      	subs	r2, r2, r0
 8000dc2:	0028      	movs	r0, r5
 8000dc4:	40d0      	lsrs	r0, r2
 8000dc6:	0002      	movs	r2, r0
 8000dc8:	0008      	movs	r0, r1
 8000dca:	301b      	adds	r0, #27
 8000dcc:	4085      	lsls	r5, r0
 8000dce:	0028      	movs	r0, r5
 8000dd0:	1e45      	subs	r5, r0, #1
 8000dd2:	41a8      	sbcs	r0, r5
 8000dd4:	4302      	orrs	r2, r0
 8000dd6:	0015      	movs	r5, r2
 8000dd8:	2905      	cmp	r1, #5
 8000dda:	dc16      	bgt.n	8000e0a <__aeabi_i2f+0x8e>
 8000ddc:	002a      	movs	r2, r5
 8000dde:	480f      	ldr	r0, [pc, #60]	; (8000e1c <__aeabi_i2f+0xa0>)
 8000de0:	4002      	ands	r2, r0
 8000de2:	076e      	lsls	r6, r5, #29
 8000de4:	d009      	beq.n	8000dfa <__aeabi_i2f+0x7e>
 8000de6:	260f      	movs	r6, #15
 8000de8:	4035      	ands	r5, r6
 8000dea:	2d04      	cmp	r5, #4
 8000dec:	d005      	beq.n	8000dfa <__aeabi_i2f+0x7e>
 8000dee:	3204      	adds	r2, #4
 8000df0:	0155      	lsls	r5, r2, #5
 8000df2:	d502      	bpl.n	8000dfa <__aeabi_i2f+0x7e>
 8000df4:	239f      	movs	r3, #159	; 0x9f
 8000df6:	4002      	ands	r2, r0
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	0192      	lsls	r2, r2, #6
 8000dfc:	0a55      	lsrs	r5, r2, #9
 8000dfe:	b2d8      	uxtb	r0, r3
 8000e00:	e7d6      	b.n	8000db0 <__aeabi_i2f+0x34>
 8000e02:	026d      	lsls	r5, r5, #9
 8000e04:	2096      	movs	r0, #150	; 0x96
 8000e06:	0a6d      	lsrs	r5, r5, #9
 8000e08:	e7d2      	b.n	8000db0 <__aeabi_i2f+0x34>
 8000e0a:	1f4a      	subs	r2, r1, #5
 8000e0c:	4095      	lsls	r5, r2
 8000e0e:	002a      	movs	r2, r5
 8000e10:	4802      	ldr	r0, [pc, #8]	; (8000e1c <__aeabi_i2f+0xa0>)
 8000e12:	4002      	ands	r2, r0
 8000e14:	076e      	lsls	r6, r5, #29
 8000e16:	d0f0      	beq.n	8000dfa <__aeabi_i2f+0x7e>
 8000e18:	e7e5      	b.n	8000de6 <__aeabi_i2f+0x6a>
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	fbffffff 	.word	0xfbffffff

08000e20 <__aeabi_ui2f>:
 8000e20:	b570      	push	{r4, r5, r6, lr}
 8000e22:	1e04      	subs	r4, r0, #0
 8000e24:	d00e      	beq.n	8000e44 <__aeabi_ui2f+0x24>
 8000e26:	f000 f843 	bl	8000eb0 <__clzsi2>
 8000e2a:	239e      	movs	r3, #158	; 0x9e
 8000e2c:	0001      	movs	r1, r0
 8000e2e:	1a1b      	subs	r3, r3, r0
 8000e30:	2b96      	cmp	r3, #150	; 0x96
 8000e32:	dc0c      	bgt.n	8000e4e <__aeabi_ui2f+0x2e>
 8000e34:	2808      	cmp	r0, #8
 8000e36:	d02c      	beq.n	8000e92 <__aeabi_ui2f+0x72>
 8000e38:	3908      	subs	r1, #8
 8000e3a:	408c      	lsls	r4, r1
 8000e3c:	0264      	lsls	r4, r4, #9
 8000e3e:	0a64      	lsrs	r4, r4, #9
 8000e40:	b2d8      	uxtb	r0, r3
 8000e42:	e001      	b.n	8000e48 <__aeabi_ui2f+0x28>
 8000e44:	2000      	movs	r0, #0
 8000e46:	2400      	movs	r4, #0
 8000e48:	05c0      	lsls	r0, r0, #23
 8000e4a:	4320      	orrs	r0, r4
 8000e4c:	bd70      	pop	{r4, r5, r6, pc}
 8000e4e:	2b99      	cmp	r3, #153	; 0x99
 8000e50:	dd0a      	ble.n	8000e68 <__aeabi_ui2f+0x48>
 8000e52:	0002      	movs	r2, r0
 8000e54:	0020      	movs	r0, r4
 8000e56:	321b      	adds	r2, #27
 8000e58:	4090      	lsls	r0, r2
 8000e5a:	0002      	movs	r2, r0
 8000e5c:	1e50      	subs	r0, r2, #1
 8000e5e:	4182      	sbcs	r2, r0
 8000e60:	2005      	movs	r0, #5
 8000e62:	1a40      	subs	r0, r0, r1
 8000e64:	40c4      	lsrs	r4, r0
 8000e66:	4314      	orrs	r4, r2
 8000e68:	2905      	cmp	r1, #5
 8000e6a:	dc16      	bgt.n	8000e9a <__aeabi_ui2f+0x7a>
 8000e6c:	0022      	movs	r2, r4
 8000e6e:	480f      	ldr	r0, [pc, #60]	; (8000eac <__aeabi_ui2f+0x8c>)
 8000e70:	4002      	ands	r2, r0
 8000e72:	0765      	lsls	r5, r4, #29
 8000e74:	d009      	beq.n	8000e8a <__aeabi_ui2f+0x6a>
 8000e76:	250f      	movs	r5, #15
 8000e78:	402c      	ands	r4, r5
 8000e7a:	2c04      	cmp	r4, #4
 8000e7c:	d005      	beq.n	8000e8a <__aeabi_ui2f+0x6a>
 8000e7e:	3204      	adds	r2, #4
 8000e80:	0154      	lsls	r4, r2, #5
 8000e82:	d502      	bpl.n	8000e8a <__aeabi_ui2f+0x6a>
 8000e84:	239f      	movs	r3, #159	; 0x9f
 8000e86:	4002      	ands	r2, r0
 8000e88:	1a5b      	subs	r3, r3, r1
 8000e8a:	0192      	lsls	r2, r2, #6
 8000e8c:	0a54      	lsrs	r4, r2, #9
 8000e8e:	b2d8      	uxtb	r0, r3
 8000e90:	e7da      	b.n	8000e48 <__aeabi_ui2f+0x28>
 8000e92:	0264      	lsls	r4, r4, #9
 8000e94:	2096      	movs	r0, #150	; 0x96
 8000e96:	0a64      	lsrs	r4, r4, #9
 8000e98:	e7d6      	b.n	8000e48 <__aeabi_ui2f+0x28>
 8000e9a:	1f4a      	subs	r2, r1, #5
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	0022      	movs	r2, r4
 8000ea0:	4802      	ldr	r0, [pc, #8]	; (8000eac <__aeabi_ui2f+0x8c>)
 8000ea2:	4002      	ands	r2, r0
 8000ea4:	0765      	lsls	r5, r4, #29
 8000ea6:	d0f0      	beq.n	8000e8a <__aeabi_ui2f+0x6a>
 8000ea8:	e7e5      	b.n	8000e76 <__aeabi_ui2f+0x56>
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	fbffffff 	.word	0xfbffffff

08000eb0 <__clzsi2>:
 8000eb0:	211c      	movs	r1, #28
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	041b      	lsls	r3, r3, #16
 8000eb6:	4298      	cmp	r0, r3
 8000eb8:	d301      	bcc.n	8000ebe <__clzsi2+0xe>
 8000eba:	0c00      	lsrs	r0, r0, #16
 8000ebc:	3910      	subs	r1, #16
 8000ebe:	0a1b      	lsrs	r3, r3, #8
 8000ec0:	4298      	cmp	r0, r3
 8000ec2:	d301      	bcc.n	8000ec8 <__clzsi2+0x18>
 8000ec4:	0a00      	lsrs	r0, r0, #8
 8000ec6:	3908      	subs	r1, #8
 8000ec8:	091b      	lsrs	r3, r3, #4
 8000eca:	4298      	cmp	r0, r3
 8000ecc:	d301      	bcc.n	8000ed2 <__clzsi2+0x22>
 8000ece:	0900      	lsrs	r0, r0, #4
 8000ed0:	3904      	subs	r1, #4
 8000ed2:	a202      	add	r2, pc, #8	; (adr r2, 8000edc <__clzsi2+0x2c>)
 8000ed4:	5c10      	ldrb	r0, [r2, r0]
 8000ed6:	1840      	adds	r0, r0, r1
 8000ed8:	4770      	bx	lr
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	02020304 	.word	0x02020304
 8000ee0:	01010101 	.word	0x01010101
	...

08000eec <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	1dfb      	adds	r3, r7, #7
 8000ef6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ef8:	1dfb      	adds	r3, r7, #7
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b7f      	cmp	r3, #127	; 0x7f
 8000efe:	d80a      	bhi.n	8000f16 <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f00:	1dfb      	adds	r3, r7, #7
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	001a      	movs	r2, r3
 8000f06:	231f      	movs	r3, #31
 8000f08:	4013      	ands	r3, r2
 8000f0a:	4905      	ldr	r1, [pc, #20]	; (8000f20 <__NVIC_ClearPendingIRQ+0x34>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	409a      	lsls	r2, r3
 8000f10:	23c0      	movs	r3, #192	; 0xc0
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	50ca      	str	r2, [r1, r3]
  }
}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	b002      	add	sp, #8
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	e000e100 	.word	0xe000e100

08000f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f28:	f000 fe48 	bl	8001bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2c:	f000 f8bc 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f30:	f000 fa74 	bl	800141c <MX_GPIO_Init>
  MX_DMA_Init();
 8000f34:	f000 fa54 	bl	80013e0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f38:	f000 f914 	bl	8001164 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000f3c:	f000 f9fa 	bl	8001334 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000f40:	f000 f99a 	bl	8001278 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  PID_init();
 8000f44:	f000 fc2e 	bl	80017a4 <PID_init>
  HAL_ADCEx_Calibration_Start(&hadc1);				 //  
 8000f48:	4b47      	ldr	r3, [pc, #284]	; (8001068 <main+0x144>)
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	f001 fe24 	bl	8002b98 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&adcData, 2);//     DMA (0  , 1  )
 8000f50:	4946      	ldr	r1, [pc, #280]	; (800106c <main+0x148>)
 8000f52:	4b45      	ldr	r3, [pc, #276]	; (8001068 <main+0x144>)
 8000f54:	2202      	movs	r2, #2
 8000f56:	0018      	movs	r0, r3
 8000f58:	f001 f9b6 	bl	80022c8 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);						 //    
 8000f5c:	4b44      	ldr	r3, [pc, #272]	; (8001070 <main+0x14c>)
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f003 fada 	bl	8004518 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		if (flag_irq_pos && (HAL_GetTick() - time_irq) > 10U) {//   
 8000f64:	4b43      	ldr	r3, [pc, #268]	; (8001074 <main+0x150>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d016      	beq.n	8000f9c <main+0x78>
 8000f6e:	f000 fea1 	bl	8001cb4 <HAL_GetTick>
 8000f72:	0002      	movs	r2, r0
 8000f74:	4b40      	ldr	r3, [pc, #256]	; (8001078 <main+0x154>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b0a      	cmp	r3, #10
 8000f7c:	d90e      	bls.n	8000f9c <main+0x78>
//(              11)

			__HAL_GPIO_EXTI_CLEAR_IT(Zero_positive_Pin);  	//   EXTI_PR
 8000f7e:	4b3f      	ldr	r3, [pc, #252]	; (800107c <main+0x158>)
 8000f80:	2201      	movs	r2, #1
 8000f82:	60da      	str	r2, [r3, #12]
 8000f84:	4b3d      	ldr	r3, [pc, #244]	; (800107c <main+0x158>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	611a      	str	r2, [r3, #16]
			NVIC_ClearPendingIRQ(EXTI0_1_IRQn); 			//   NVIC_ICPRx
 8000f8a:	2005      	movs	r0, #5
 8000f8c:	f7ff ffae 	bl	8000eec <__NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);   			//   
 8000f90:	2005      	movs	r0, #5
 8000f92:	f001 ffba 	bl	8002f0a <HAL_NVIC_EnableIRQ>

			flag_irq_pos = 0;								//  
 8000f96:	4b37      	ldr	r3, [pc, #220]	; (8001074 <main+0x150>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
		}

		if (flag_irq_neg && (HAL_GetTick() - time_irq) > 10U) {
 8000f9c:	4b38      	ldr	r3, [pc, #224]	; (8001080 <main+0x15c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d016      	beq.n	8000fd4 <main+0xb0>
 8000fa6:	f000 fe85 	bl	8001cb4 <HAL_GetTick>
 8000faa:	0002      	movs	r2, r0
 8000fac:	4b32      	ldr	r3, [pc, #200]	; (8001078 <main+0x154>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b0a      	cmp	r3, #10
 8000fb4:	d90e      	bls.n	8000fd4 <main+0xb0>
			__HAL_GPIO_EXTI_CLEAR_IT(Zero_negative_Pin);
 8000fb6:	4b31      	ldr	r3, [pc, #196]	; (800107c <main+0x158>)
 8000fb8:	2280      	movs	r2, #128	; 0x80
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	4b2f      	ldr	r3, [pc, #188]	; (800107c <main+0x158>)
 8000fbe:	2280      	movs	r2, #128	; 0x80
 8000fc0:	611a      	str	r2, [r3, #16]
			NVIC_ClearPendingIRQ(EXTI4_15_IRQn);
 8000fc2:	2007      	movs	r0, #7
 8000fc4:	f7ff ff92 	bl	8000eec <__NVIC_ClearPendingIRQ>
			HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000fc8:	2007      	movs	r0, #7
 8000fca:	f001 ff9e 	bl	8002f0a <HAL_NVIC_EnableIRQ>

			flag_irq_neg = 0;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <main+0x15c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
		}


		if (HAL_GPIO_ReadPin(GPIOA, Switch_Pin) == ON) {	//   /
 8000fd4:	23a0      	movs	r3, #160	; 0xa0
 8000fd6:	05db      	lsls	r3, r3, #23
 8000fd8:	2108      	movs	r1, #8
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f002 fb78 	bl	80036d0 <HAL_GPIO_ReadPin>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d104      	bne.n	8000ff0 <main+0xcc>
			Alpha = refAlpha;
 8000fe6:	4b27      	ldr	r3, [pc, #156]	; (8001084 <main+0x160>)
 8000fe8:	881a      	ldrh	r2, [r3, #0]
 8000fea:	4b27      	ldr	r3, [pc, #156]	; (8001088 <main+0x164>)
 8000fec:	801a      	strh	r2, [r3, #0]
 8000fee:	e7b9      	b.n	8000f64 <main+0x40>
		}
		else {
			targetCurrent = ((1U - 0.1f) * targetCurrent + 0.1f * adcData[1])*0.000152587890625f;//      5
 8000ff0:	4b26      	ldr	r3, [pc, #152]	; (800108c <main+0x168>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4926      	ldr	r1, [pc, #152]	; (8001090 <main+0x16c>)
 8000ff6:	1c18      	adds	r0, r3, #0
 8000ff8:	f7ff fbb2 	bl	8000760 <__aeabi_fmul>
 8000ffc:	1c03      	adds	r3, r0, #0
 8000ffe:	1c1c      	adds	r4, r3, #0
 8001000:	4b1a      	ldr	r3, [pc, #104]	; (800106c <main+0x148>)
 8001002:	885b      	ldrh	r3, [r3, #2]
 8001004:	b29b      	uxth	r3, r3
 8001006:	0018      	movs	r0, r3
 8001008:	f7ff feb8 	bl	8000d7c <__aeabi_i2f>
 800100c:	1c03      	adds	r3, r0, #0
 800100e:	4921      	ldr	r1, [pc, #132]	; (8001094 <main+0x170>)
 8001010:	1c18      	adds	r0, r3, #0
 8001012:	f7ff fba5 	bl	8000760 <__aeabi_fmul>
 8001016:	1c03      	adds	r3, r0, #0
 8001018:	1c19      	adds	r1, r3, #0
 800101a:	1c20      	adds	r0, r4, #0
 800101c:	f7ff f950 	bl	80002c0 <__aeabi_fadd>
 8001020:	1c03      	adds	r3, r0, #0
 8001022:	491d      	ldr	r1, [pc, #116]	; (8001098 <main+0x174>)
 8001024:	1c18      	adds	r0, r3, #0
 8001026:	f7ff fb9b 	bl	8000760 <__aeabi_fmul>
 800102a:	1c03      	adds	r3, r0, #0
 800102c:	1c1a      	adds	r2, r3, #0
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <main+0x168>)
 8001030:	601a      	str	r2, [r3, #0]
			Alpha = 3.5f * (10000U - PID_realize(targetCurrent, Current_filtr)); //  
 8001032:	4b16      	ldr	r3, [pc, #88]	; (800108c <main+0x168>)
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	4b19      	ldr	r3, [pc, #100]	; (800109c <main+0x178>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	1c19      	adds	r1, r3, #0
 800103c:	1c10      	adds	r0, r2, #0
 800103e:	f000 fbcf 	bl	80017e0 <PID_realize>
 8001042:	1c03      	adds	r3, r0, #0
 8001044:	1c19      	adds	r1, r3, #0
 8001046:	4816      	ldr	r0, [pc, #88]	; (80010a0 <main+0x17c>)
 8001048:	f7ff fcd8 	bl	80009fc <__aeabi_fsub>
 800104c:	1c03      	adds	r3, r0, #0
 800104e:	4915      	ldr	r1, [pc, #84]	; (80010a4 <main+0x180>)
 8001050:	1c18      	adds	r0, r3, #0
 8001052:	f7ff fb85 	bl	8000760 <__aeabi_fmul>
 8001056:	1c03      	adds	r3, r0, #0
 8001058:	1c18      	adds	r0, r3, #0
 800105a:	f7ff f919 	bl	8000290 <__aeabi_f2uiz>
 800105e:	0003      	movs	r3, r0
 8001060:	b29a      	uxth	r2, r3
 8001062:	4b09      	ldr	r3, [pc, #36]	; (8001088 <main+0x164>)
 8001064:	801a      	strh	r2, [r3, #0]
		if (flag_irq_pos && (HAL_GetTick() - time_irq) > 10U) {//   
 8001066:	e77d      	b.n	8000f64 <main+0x40>
 8001068:	20000030 	.word	0x20000030
 800106c:	20000188 	.word	0x20000188
 8001070:	2000013c 	.word	0x2000013c
 8001074:	2000019c 	.word	0x2000019c
 8001078:	200001a0 	.word	0x200001a0
 800107c:	40021800 	.word	0x40021800
 8001080:	2000019d 	.word	0x2000019d
 8001084:	20000002 	.word	0x20000002
 8001088:	20000000 	.word	0x20000000
 800108c:	20000198 	.word	0x20000198
 8001090:	3f666666 	.word	0x3f666666
 8001094:	3dcccccd 	.word	0x3dcccccd
 8001098:	39200000 	.word	0x39200000
 800109c:	20000194 	.word	0x20000194
 80010a0:	461c4000 	.word	0x461c4000
 80010a4:	40600000 	.word	0x40600000

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b093      	sub	sp, #76	; 0x4c
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	2410      	movs	r4, #16
 80010b0:	193b      	adds	r3, r7, r4
 80010b2:	0018      	movs	r0, r3
 80010b4:	2338      	movs	r3, #56	; 0x38
 80010b6:	001a      	movs	r2, r3
 80010b8:	2100      	movs	r1, #0
 80010ba:	f003 fe3b 	bl	8004d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010be:	003b      	movs	r3, r7
 80010c0:	0018      	movs	r0, r3
 80010c2:	2310      	movs	r3, #16
 80010c4:	001a      	movs	r2, r3
 80010c6:	2100      	movs	r1, #0
 80010c8:	f003 fe34 	bl	8004d34 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	0018      	movs	r0, r3
 80010d2:	f002 fb6b 	bl	80037ac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d6:	193b      	adds	r3, r7, r4
 80010d8:	2202      	movs	r2, #2
 80010da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010dc:	193b      	adds	r3, r7, r4
 80010de:	2280      	movs	r2, #128	; 0x80
 80010e0:	0052      	lsls	r2, r2, #1
 80010e2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80010e4:	0021      	movs	r1, r4
 80010e6:	187b      	adds	r3, r7, r1
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2240      	movs	r2, #64	; 0x40
 80010f0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f2:	187b      	adds	r3, r7, r1
 80010f4:	2202      	movs	r2, #2
 80010f6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	2202      	movs	r2, #2
 80010fc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	2200      	movs	r2, #0
 8001102:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001104:	187b      	adds	r3, r7, r1
 8001106:	2208      	movs	r2, #8
 8001108:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800110a:	187b      	adds	r3, r7, r1
 800110c:	2280      	movs	r2, #128	; 0x80
 800110e:	0292      	lsls	r2, r2, #10
 8001110:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001112:	187b      	adds	r3, r7, r1
 8001114:	2280      	movs	r2, #128	; 0x80
 8001116:	0492      	lsls	r2, r2, #18
 8001118:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800111a:	187b      	adds	r3, r7, r1
 800111c:	2280      	movs	r2, #128	; 0x80
 800111e:	0592      	lsls	r2, r2, #22
 8001120:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001122:	187b      	adds	r3, r7, r1
 8001124:	0018      	movs	r0, r3
 8001126:	f002 fb81 	bl	800382c <HAL_RCC_OscConfig>
 800112a:	1e03      	subs	r3, r0, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800112e:	f000 fb33 	bl	8001798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	003b      	movs	r3, r7
 8001134:	2207      	movs	r2, #7
 8001136:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001138:	003b      	movs	r3, r7
 800113a:	2202      	movs	r2, #2
 800113c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113e:	003b      	movs	r3, r7
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001144:	003b      	movs	r3, r7
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800114a:	003b      	movs	r3, r7
 800114c:	2102      	movs	r1, #2
 800114e:	0018      	movs	r0, r3
 8001150:	f002 fe86 	bl	8003e60 <HAL_RCC_ClockConfig>
 8001154:	1e03      	subs	r3, r0, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001158:	f000 fb1e 	bl	8001798 <Error_Handler>
  }
}
 800115c:	46c0      	nop			; (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	b013      	add	sp, #76	; 0x4c
 8001162:	bd90      	pop	{r4, r7, pc}

08001164 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	0018      	movs	r0, r3
 800116e:	230c      	movs	r3, #12
 8001170:	001a      	movs	r2, r3
 8001172:	2100      	movs	r1, #0
 8001174:	f003 fdde 	bl	8004d34 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <MX_ADC1_Init+0x104>)
 800117a:	4a3c      	ldr	r2, [pc, #240]	; (800126c <MX_ADC1_Init+0x108>)
 800117c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800117e:	4b3a      	ldr	r3, [pc, #232]	; (8001268 <MX_ADC1_Init+0x104>)
 8001180:	2280      	movs	r2, #128	; 0x80
 8001182:	0612      	lsls	r2, r2, #24
 8001184:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001186:	4b38      	ldr	r3, [pc, #224]	; (8001268 <MX_ADC1_Init+0x104>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800118c:	4b36      	ldr	r3, [pc, #216]	; (8001268 <MX_ADC1_Init+0x104>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001192:	4b35      	ldr	r3, [pc, #212]	; (8001268 <MX_ADC1_Init+0x104>)
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	0392      	lsls	r2, r2, #14
 8001198:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119a:	4b33      	ldr	r3, [pc, #204]	; (8001268 <MX_ADC1_Init+0x104>)
 800119c:	2204      	movs	r2, #4
 800119e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011a0:	4b31      	ldr	r3, [pc, #196]	; (8001268 <MX_ADC1_Init+0x104>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <MX_ADC1_Init+0x104>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011ac:	4b2e      	ldr	r3, [pc, #184]	; (8001268 <MX_ADC1_Init+0x104>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 2;
 80011b2:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <MX_ADC1_Init+0x104>)
 80011b4:	2202      	movs	r2, #2
 80011b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011b8:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <MX_ADC1_Init+0x104>)
 80011ba:	2220      	movs	r2, #32
 80011bc:	2100      	movs	r1, #0
 80011be:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 80011c0:	4b29      	ldr	r3, [pc, #164]	; (8001268 <MX_ADC1_Init+0x104>)
 80011c2:	2298      	movs	r2, #152	; 0x98
 80011c4:	00d2      	lsls	r2, r2, #3
 80011c6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011c8:	4b27      	ldr	r3, [pc, #156]	; (8001268 <MX_ADC1_Init+0x104>)
 80011ca:	2280      	movs	r2, #128	; 0x80
 80011cc:	00d2      	lsls	r2, r2, #3
 80011ce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <MX_ADC1_Init+0x104>)
 80011d2:	222c      	movs	r2, #44	; 0x2c
 80011d4:	2101      	movs	r1, #1
 80011d6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011d8:	4b23      	ldr	r3, [pc, #140]	; (8001268 <MX_ADC1_Init+0x104>)
 80011da:	2200      	movs	r2, #0
 80011dc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 80011de:	4b22      	ldr	r3, [pc, #136]	; (8001268 <MX_ADC1_Init+0x104>)
 80011e0:	2204      	movs	r2, #4
 80011e2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_19CYCLES_5;
 80011e4:	4b20      	ldr	r3, [pc, #128]	; (8001268 <MX_ADC1_Init+0x104>)
 80011e6:	2204      	movs	r2, #4
 80011e8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 80011ea:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <MX_ADC1_Init+0x104>)
 80011ec:	223c      	movs	r2, #60	; 0x3c
 80011ee:	2101      	movs	r1, #1
 80011f0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_128;
 80011f2:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <MX_ADC1_Init+0x104>)
 80011f4:	2218      	movs	r2, #24
 80011f6:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 80011f8:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <MX_ADC1_Init+0x104>)
 80011fa:	2280      	movs	r2, #128	; 0x80
 80011fc:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80011fe:	4b1a      	ldr	r3, [pc, #104]	; (8001268 <MX_ADC1_Init+0x104>)
 8001200:	2200      	movs	r2, #0
 8001202:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001204:	4b18      	ldr	r3, [pc, #96]	; (8001268 <MX_ADC1_Init+0x104>)
 8001206:	2200      	movs	r2, #0
 8001208:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800120a:	4b17      	ldr	r3, [pc, #92]	; (8001268 <MX_ADC1_Init+0x104>)
 800120c:	0018      	movs	r0, r3
 800120e:	f000 feb3 	bl	8001f78 <HAL_ADC_Init>
 8001212:	1e03      	subs	r3, r0, #0
 8001214:	d001      	beq.n	800121a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001216:	f000 fabf 	bl	8001798 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4a14      	ldr	r2, [pc, #80]	; (8001270 <MX_ADC1_Init+0x10c>)
 800121e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001226:	1d3b      	adds	r3, r7, #4
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800122c:	1d3a      	adds	r2, r7, #4
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <MX_ADC1_Init+0x104>)
 8001230:	0011      	movs	r1, r2
 8001232:	0018      	movs	r0, r3
 8001234:	f001 f8e6 	bl	8002404 <HAL_ADC_ConfigChannel>
 8001238:	1e03      	subs	r3, r0, #0
 800123a:	d001      	beq.n	8001240 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 800123c:	f000 faac 	bl	8001798 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001240:	1d3b      	adds	r3, r7, #4
 8001242:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <MX_ADC1_Init+0x110>)
 8001244:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2204      	movs	r2, #4
 800124a:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800124c:	1d3a      	adds	r2, r7, #4
 800124e:	4b06      	ldr	r3, [pc, #24]	; (8001268 <MX_ADC1_Init+0x104>)
 8001250:	0011      	movs	r1, r2
 8001252:	0018      	movs	r0, r3
 8001254:	f001 f8d6 	bl	8002404 <HAL_ADC_ConfigChannel>
 8001258:	1e03      	subs	r3, r0, #0
 800125a:	d001      	beq.n	8001260 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 800125c:	f000 fa9c 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b004      	add	sp, #16
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000030 	.word	0x20000030
 800126c:	40012400 	.word	0x40012400
 8001270:	1c000080 	.word	0x1c000080
 8001274:	20000100 	.word	0x20000100

08001278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b088      	sub	sp, #32
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800127e:	2310      	movs	r3, #16
 8001280:	18fb      	adds	r3, r7, r3
 8001282:	0018      	movs	r0, r3
 8001284:	2310      	movs	r3, #16
 8001286:	001a      	movs	r2, r3
 8001288:	2100      	movs	r1, #0
 800128a:	f003 fd53 	bl	8004d34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	0018      	movs	r0, r3
 8001292:	230c      	movs	r3, #12
 8001294:	001a      	movs	r2, r3
 8001296:	2100      	movs	r1, #0
 8001298:	f003 fd4c 	bl	8004d34 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800129c:	4b21      	ldr	r3, [pc, #132]	; (8001324 <MX_TIM1_Init+0xac>)
 800129e:	4a22      	ldr	r2, [pc, #136]	; (8001328 <MX_TIM1_Init+0xb0>)
 80012a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400-1;
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <MX_TIM1_Init+0xac>)
 80012a4:	4a21      	ldr	r2, [pc, #132]	; (800132c <MX_TIM1_Init+0xb4>)
 80012a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a8:	4b1e      	ldr	r3, [pc, #120]	; (8001324 <MX_TIM1_Init+0xac>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 80012ae:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <MX_TIM1_Init+0xac>)
 80012b0:	4a1f      	ldr	r2, [pc, #124]	; (8001330 <MX_TIM1_Init+0xb8>)
 80012b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <MX_TIM1_Init+0xac>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012ba:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <MX_TIM1_Init+0xac>)
 80012bc:	2200      	movs	r2, #0
 80012be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012c0:	4b18      	ldr	r3, [pc, #96]	; (8001324 <MX_TIM1_Init+0xac>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <MX_TIM1_Init+0xac>)
 80012c8:	0018      	movs	r0, r3
 80012ca:	f003 f8cd 	bl	8004468 <HAL_TIM_Base_Init>
 80012ce:	1e03      	subs	r3, r0, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80012d2:	f000 fa61 	bl	8001798 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d6:	2110      	movs	r1, #16
 80012d8:	187b      	adds	r3, r7, r1
 80012da:	2280      	movs	r2, #128	; 0x80
 80012dc:	0152      	lsls	r2, r2, #5
 80012de:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012e0:	187a      	adds	r2, r7, r1
 80012e2:	4b10      	ldr	r3, [pc, #64]	; (8001324 <MX_TIM1_Init+0xac>)
 80012e4:	0011      	movs	r1, r2
 80012e6:	0018      	movs	r0, r3
 80012e8:	f003 fa94 	bl	8004814 <HAL_TIM_ConfigClockSource>
 80012ec:	1e03      	subs	r3, r0, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80012f0:	f000 fa52 	bl	8001798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2200      	movs	r2, #0
 80012fe:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2200      	movs	r2, #0
 8001304:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001306:	1d3a      	adds	r2, r7, #4
 8001308:	4b06      	ldr	r3, [pc, #24]	; (8001324 <MX_TIM1_Init+0xac>)
 800130a:	0011      	movs	r1, r2
 800130c:	0018      	movs	r0, r3
 800130e:	f003 fc91 	bl	8004c34 <HAL_TIMEx_MasterConfigSynchronization>
 8001312:	1e03      	subs	r3, r0, #0
 8001314:	d001      	beq.n	800131a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001316:	f000 fa3f 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	46bd      	mov	sp, r7
 800131e:	b008      	add	sp, #32
 8001320:	bd80      	pop	{r7, pc}
 8001322:	46c0      	nop			; (mov r8, r8)
 8001324:	200000f0 	.word	0x200000f0
 8001328:	40012c00 	.word	0x40012c00
 800132c:	000018ff 	.word	0x000018ff
 8001330:	0000270f 	.word	0x0000270f

08001334 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800133a:	2310      	movs	r3, #16
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	0018      	movs	r0, r3
 8001340:	2310      	movs	r3, #16
 8001342:	001a      	movs	r2, r3
 8001344:	2100      	movs	r1, #0
 8001346:	f003 fcf5 	bl	8004d34 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	0018      	movs	r0, r3
 800134e:	230c      	movs	r3, #12
 8001350:	001a      	movs	r2, r3
 8001352:	2100      	movs	r1, #0
 8001354:	f003 fcee 	bl	8004d34 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001358:	4b1e      	ldr	r3, [pc, #120]	; (80013d4 <MX_TIM3_Init+0xa0>)
 800135a:	4a1f      	ldr	r2, [pc, #124]	; (80013d8 <MX_TIM3_Init+0xa4>)
 800135c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 800135e:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <MX_TIM3_Init+0xa0>)
 8001360:	223f      	movs	r2, #63	; 0x3f
 8001362:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001364:	4b1b      	ldr	r3, [pc, #108]	; (80013d4 <MX_TIM3_Init+0xa0>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800136a:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <MX_TIM3_Init+0xa0>)
 800136c:	4a1b      	ldr	r2, [pc, #108]	; (80013dc <MX_TIM3_Init+0xa8>)
 800136e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001370:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <MX_TIM3_Init+0xa0>)
 8001372:	2200      	movs	r2, #0
 8001374:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <MX_TIM3_Init+0xa0>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800137c:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <MX_TIM3_Init+0xa0>)
 800137e:	0018      	movs	r0, r3
 8001380:	f003 f872 	bl	8004468 <HAL_TIM_Base_Init>
 8001384:	1e03      	subs	r3, r0, #0
 8001386:	d001      	beq.n	800138c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001388:	f000 fa06 	bl	8001798 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138c:	2110      	movs	r1, #16
 800138e:	187b      	adds	r3, r7, r1
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	0152      	lsls	r2, r2, #5
 8001394:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001396:	187a      	adds	r2, r7, r1
 8001398:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_TIM3_Init+0xa0>)
 800139a:	0011      	movs	r1, r2
 800139c:	0018      	movs	r0, r3
 800139e:	f003 fa39 	bl	8004814 <HAL_TIM_ConfigClockSource>
 80013a2:	1e03      	subs	r3, r0, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80013a6:	f000 f9f7 	bl	8001798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	2220      	movs	r2, #32
 80013ae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013b6:	1d3a      	adds	r2, r7, #4
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_TIM3_Init+0xa0>)
 80013ba:	0011      	movs	r1, r2
 80013bc:	0018      	movs	r0, r3
 80013be:	f003 fc39 	bl	8004c34 <HAL_TIMEx_MasterConfigSynchronization>
 80013c2:	1e03      	subs	r3, r0, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80013c6:	f000 f9e7 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	46bd      	mov	sp, r7
 80013ce:	b008      	add	sp, #32
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	2000013c 	.word	0x2000013c
 80013d8:	40000400 	.word	0x40000400
 80013dc:	000003e7 	.word	0x000003e7

080013e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013e6:	4b0c      	ldr	r3, [pc, #48]	; (8001418 <MX_DMA_Init+0x38>)
 80013e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <MX_DMA_Init+0x38>)
 80013ec:	2101      	movs	r1, #1
 80013ee:	430a      	orrs	r2, r1
 80013f0:	639a      	str	r2, [r3, #56]	; 0x38
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <MX_DMA_Init+0x38>)
 80013f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f6:	2201      	movs	r2, #1
 80013f8:	4013      	ands	r3, r2
 80013fa:	607b      	str	r3, [r7, #4]
 80013fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2101      	movs	r1, #1
 8001402:	2009      	movs	r0, #9
 8001404:	f001 fd6c 	bl	8002ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001408:	2009      	movs	r0, #9
 800140a:	f001 fd7e 	bl	8002f0a <HAL_NVIC_EnableIRQ>

}
 800140e:	46c0      	nop			; (mov r8, r8)
 8001410:	46bd      	mov	sp, r7
 8001412:	b002      	add	sp, #8
 8001414:	bd80      	pop	{r7, pc}
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	40021000 	.word	0x40021000

0800141c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800141c:	b590      	push	{r4, r7, lr}
 800141e:	b089      	sub	sp, #36	; 0x24
 8001420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	240c      	movs	r4, #12
 8001424:	193b      	adds	r3, r7, r4
 8001426:	0018      	movs	r0, r3
 8001428:	2314      	movs	r3, #20
 800142a:	001a      	movs	r2, r3
 800142c:	2100      	movs	r1, #0
 800142e:	f003 fc81 	bl	8004d34 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001432:	4b49      	ldr	r3, [pc, #292]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001436:	4b48      	ldr	r3, [pc, #288]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001438:	2102      	movs	r1, #2
 800143a:	430a      	orrs	r2, r1
 800143c:	635a      	str	r2, [r3, #52]	; 0x34
 800143e:	4b46      	ldr	r3, [pc, #280]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001442:	2202      	movs	r2, #2
 8001444:	4013      	ands	r3, r2
 8001446:	60bb      	str	r3, [r7, #8]
 8001448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144a:	4b43      	ldr	r3, [pc, #268]	; (8001558 <MX_GPIO_Init+0x13c>)
 800144c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800144e:	4b42      	ldr	r3, [pc, #264]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001450:	2104      	movs	r1, #4
 8001452:	430a      	orrs	r2, r1
 8001454:	635a      	str	r2, [r3, #52]	; 0x34
 8001456:	4b40      	ldr	r3, [pc, #256]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800145a:	2204      	movs	r2, #4
 800145c:	4013      	ands	r3, r2
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001464:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001466:	4b3c      	ldr	r3, [pc, #240]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001468:	2101      	movs	r1, #1
 800146a:	430a      	orrs	r2, r1
 800146c:	635a      	str	r2, [r3, #52]	; 0x34
 800146e:	4b3a      	ldr	r3, [pc, #232]	; (8001558 <MX_GPIO_Init+0x13c>)
 8001470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001472:	2201      	movs	r2, #1
 8001474:	4013      	ands	r3, r2
 8001476:	603b      	str	r3, [r7, #0]
 8001478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, T1_Pin|T4_Pin|T3_Pin|T2_Pin, GPIO_PIN_SET);
 800147a:	4938      	ldr	r1, [pc, #224]	; (800155c <MX_GPIO_Init+0x140>)
 800147c:	23a0      	movs	r3, #160	; 0xa0
 800147e:	05db      	lsls	r3, r3, #23
 8001480:	2201      	movs	r2, #1
 8001482:	0018      	movs	r0, r3
 8001484:	f002 f941 	bl	800370a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Zero_negative_Pin */
  GPIO_InitStruct.Pin = Zero_negative_Pin;
 8001488:	193b      	adds	r3, r7, r4
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148e:	193b      	adds	r3, r7, r4
 8001490:	2284      	movs	r2, #132	; 0x84
 8001492:	0392      	lsls	r2, r2, #14
 8001494:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001496:	193b      	adds	r3, r7, r4
 8001498:	2201      	movs	r2, #1
 800149a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Zero_negative_GPIO_Port, &GPIO_InitStruct);
 800149c:	193b      	adds	r3, r7, r4
 800149e:	4a30      	ldr	r2, [pc, #192]	; (8001560 <MX_GPIO_Init+0x144>)
 80014a0:	0019      	movs	r1, r3
 80014a2:	0010      	movs	r0, r2
 80014a4:	f001 ffb0 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pin : Zero_positive_Pin */
  GPIO_InitStruct.Pin = Zero_positive_Pin;
 80014a8:	193b      	adds	r3, r7, r4
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ae:	193b      	adds	r3, r7, r4
 80014b0:	2284      	movs	r2, #132	; 0x84
 80014b2:	0392      	lsls	r2, r2, #14
 80014b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b6:	193b      	adds	r3, r7, r4
 80014b8:	2201      	movs	r2, #1
 80014ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Zero_positive_GPIO_Port, &GPIO_InitStruct);
 80014bc:	193a      	adds	r2, r7, r4
 80014be:	23a0      	movs	r3, #160	; 0xa0
 80014c0:	05db      	lsls	r3, r3, #23
 80014c2:	0011      	movs	r1, r2
 80014c4:	0018      	movs	r0, r3
 80014c6:	f001 ff9f 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pins : T1_Pin T4_Pin T3_Pin T2_Pin */
  GPIO_InitStruct.Pin = T1_Pin|T4_Pin|T3_Pin|T2_Pin;
 80014ca:	193b      	adds	r3, r7, r4
 80014cc:	4a23      	ldr	r2, [pc, #140]	; (800155c <MX_GPIO_Init+0x140>)
 80014ce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d0:	193b      	adds	r3, r7, r4
 80014d2:	2201      	movs	r2, #1
 80014d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d6:	193b      	adds	r3, r7, r4
 80014d8:	2201      	movs	r2, #1
 80014da:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014dc:	193b      	adds	r3, r7, r4
 80014de:	2200      	movs	r2, #0
 80014e0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e2:	193a      	adds	r2, r7, r4
 80014e4:	23a0      	movs	r3, #160	; 0xa0
 80014e6:	05db      	lsls	r3, r3, #23
 80014e8:	0011      	movs	r1, r2
 80014ea:	0018      	movs	r0, r3
 80014ec:	f001 ff8c 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pin : Switch_Pin */
  GPIO_InitStruct.Pin = Switch_Pin;
 80014f0:	193b      	adds	r3, r7, r4
 80014f2:	2208      	movs	r2, #8
 80014f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f6:	193b      	adds	r3, r7, r4
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014fc:	193b      	adds	r3, r7, r4
 80014fe:	2202      	movs	r2, #2
 8001500:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8001502:	193a      	adds	r2, r7, r4
 8001504:	23a0      	movs	r3, #160	; 0xa0
 8001506:	05db      	lsls	r3, r3, #23
 8001508:	0011      	movs	r1, r2
 800150a:	0018      	movs	r0, r3
 800150c:	f001 ff7c 	bl	8003408 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAD5_Pin BAD6_Pin */
  GPIO_InitStruct.Pin = BAD5_Pin|BAD6_Pin;
 8001510:	193b      	adds	r3, r7, r4
 8001512:	2260      	movs	r2, #96	; 0x60
 8001514:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001516:	193b      	adds	r3, r7, r4
 8001518:	2200      	movs	r2, #0
 800151a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	193b      	adds	r3, r7, r4
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	193a      	adds	r2, r7, r4
 8001524:	23a0      	movs	r3, #160	; 0xa0
 8001526:	05db      	lsls	r3, r3, #23
 8001528:	0011      	movs	r1, r2
 800152a:	0018      	movs	r0, r3
 800152c:	f001 ff6c 	bl	8003408 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001530:	2200      	movs	r2, #0
 8001532:	2100      	movs	r1, #0
 8001534:	2005      	movs	r0, #5
 8001536:	f001 fcd3 	bl	8002ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800153a:	2005      	movs	r0, #5
 800153c:	f001 fce5 	bl	8002f0a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001540:	2200      	movs	r2, #0
 8001542:	2100      	movs	r1, #0
 8001544:	2007      	movs	r0, #7
 8001546:	f001 fccb 	bl	8002ee0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800154a:	2007      	movs	r0, #7
 800154c:	f001 fcdd 	bl	8002f0a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001550:	46c0      	nop			; (mov r8, r8)
 8001552:	46bd      	mov	sp, r7
 8001554:	b009      	add	sp, #36	; 0x24
 8001556:	bd90      	pop	{r4, r7, pc}
 8001558:	40021000 	.word	0x40021000
 800155c:	00000816 	.word	0x00000816
 8001560:	50000400 	.word	0x50000400

08001564 <HAL_GPIO_EXTI_Falling_Callback>:

/* USER CODE BEGIN 4 */

// ----------------------------     ------------------

__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	0002      	movs	r2, r0
 800156c:	1dbb      	adds	r3, r7, #6
 800156e:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == Zero_positive_Pin) {  //       :
 8001570:	1dbb      	adds	r3, r7, #6
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d13f      	bne.n	80015f8 <HAL_GPIO_EXTI_Falling_Callback+0x94>
		HAL_NVIC_DisableIRQ(EXTI0_1_IRQn);//       
 8001578:	2005      	movs	r0, #5
 800157a:	f001 fcd6 	bl	8002f2a <HAL_NVIC_DisableIRQ>
		time_irq = HAL_GetTick();		  //     (   )
 800157e:	f000 fb99 	bl	8001cb4 <HAL_GetTick>
 8001582:	0002      	movs	r2, r0
 8001584:	4b41      	ldr	r3, [pc, #260]	; (800168c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8001586:	601a      	str	r2, [r3, #0]

		for (uint16_t var = 0; var < Alpha; ++var) __NOP(); //   
 8001588:	230e      	movs	r3, #14
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	2200      	movs	r2, #0
 800158e:	801a      	strh	r2, [r3, #0]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	220e      	movs	r2, #14
 8001596:	18bb      	adds	r3, r7, r2
 8001598:	18ba      	adds	r2, r7, r2
 800159a:	8812      	ldrh	r2, [r2, #0]
 800159c:	3201      	adds	r2, #1
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	4b3b      	ldr	r3, [pc, #236]	; (8001690 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	220e      	movs	r2, #14
 80015a6:	18ba      	adds	r2, r7, r2
 80015a8:	8812      	ldrh	r2, [r2, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d3f1      	bcc.n	8001592 <HAL_GPIO_EXTI_Falling_Callback+0x2e>

		HAL_GPIO_WritePin(GPIOA, T1_Pin | T2_Pin, OFF);		//   1  2
 80015ae:	4939      	ldr	r1, [pc, #228]	; (8001694 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 80015b0:	23a0      	movs	r3, #160	; 0xa0
 80015b2:	05db      	lsls	r3, r3, #23
 80015b4:	2200      	movs	r2, #0
 80015b6:	0018      	movs	r0, r3
 80015b8:	f002 f8a7 	bl	800370a <HAL_GPIO_WritePin>

		for (uint16_t var = 0; var < Pulse; ++var) __NOP(); //   
 80015bc:	230c      	movs	r3, #12
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	2200      	movs	r2, #0
 80015c2:	801a      	strh	r2, [r3, #0]
 80015c4:	e006      	b.n	80015d4 <HAL_GPIO_EXTI_Falling_Callback+0x70>
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	220c      	movs	r2, #12
 80015ca:	18bb      	adds	r3, r7, r2
 80015cc:	18ba      	adds	r2, r7, r2
 80015ce:	8812      	ldrh	r2, [r2, #0]
 80015d0:	3201      	adds	r2, #1
 80015d2:	801a      	strh	r2, [r3, #0]
 80015d4:	4b30      	ldr	r3, [pc, #192]	; (8001698 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	220c      	movs	r2, #12
 80015da:	18ba      	adds	r2, r7, r2
 80015dc:	8812      	ldrh	r2, [r2, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d3f1      	bcc.n	80015c6 <HAL_GPIO_EXTI_Falling_Callback+0x62>

		HAL_GPIO_WritePin(GPIOA, T1_Pin | T2_Pin, ON);		//   1 2
 80015e2:	492c      	ldr	r1, [pc, #176]	; (8001694 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 80015e4:	23a0      	movs	r3, #160	; 0xa0
 80015e6:	05db      	lsls	r3, r3, #23
 80015e8:	2201      	movs	r2, #1
 80015ea:	0018      	movs	r0, r3
 80015ec:	f002 f88d 	bl	800370a <HAL_GPIO_WritePin>

		flag_irq_pos = 1;									// 
 80015f0:	4b2a      	ldr	r3, [pc, #168]	; (800169c <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 80015f2:	2201      	movs	r2, #1
 80015f4:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, T3_Pin | T4_Pin, ON);
		flag_irq_neg = 1;
	} else {
		__NOP();
	}
}
 80015f6:	e044      	b.n	8001682 <HAL_GPIO_EXTI_Falling_Callback+0x11e>
	} else if (GPIO_Pin == Zero_negative_Pin) { 			//      :
 80015f8:	1dbb      	adds	r3, r7, #6
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	2b80      	cmp	r3, #128	; 0x80
 80015fe:	d13f      	bne.n	8001680 <HAL_GPIO_EXTI_Falling_Callback+0x11c>
		HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8001600:	2007      	movs	r0, #7
 8001602:	f001 fc92 	bl	8002f2a <HAL_NVIC_DisableIRQ>
		time_irq = HAL_GetTick();
 8001606:	f000 fb55 	bl	8001cb4 <HAL_GetTick>
 800160a:	0002      	movs	r2, r0
 800160c:	4b1f      	ldr	r3, [pc, #124]	; (800168c <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 800160e:	601a      	str	r2, [r3, #0]
		for (uint16_t var = 0; var < Alpha; ++var) __NOP();
 8001610:	230a      	movs	r3, #10
 8001612:	18fb      	adds	r3, r7, r3
 8001614:	2200      	movs	r2, #0
 8001616:	801a      	strh	r2, [r3, #0]
 8001618:	e006      	b.n	8001628 <HAL_GPIO_EXTI_Falling_Callback+0xc4>
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	220a      	movs	r2, #10
 800161e:	18bb      	adds	r3, r7, r2
 8001620:	18ba      	adds	r2, r7, r2
 8001622:	8812      	ldrh	r2, [r2, #0]
 8001624:	3201      	adds	r2, #1
 8001626:	801a      	strh	r2, [r3, #0]
 8001628:	4b19      	ldr	r3, [pc, #100]	; (8001690 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	220a      	movs	r2, #10
 800162e:	18ba      	adds	r2, r7, r2
 8001630:	8812      	ldrh	r2, [r2, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d3f1      	bcc.n	800161a <HAL_GPIO_EXTI_Falling_Callback+0xb6>
		HAL_GPIO_WritePin(GPIOA, T3_Pin | T4_Pin, OFF);
 8001636:	23a0      	movs	r3, #160	; 0xa0
 8001638:	05db      	lsls	r3, r3, #23
 800163a:	2200      	movs	r2, #0
 800163c:	2114      	movs	r1, #20
 800163e:	0018      	movs	r0, r3
 8001640:	f002 f863 	bl	800370a <HAL_GPIO_WritePin>
		for (uint16_t var = 0; var < Pulse; ++var) __NOP();
 8001644:	2308      	movs	r3, #8
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	2200      	movs	r2, #0
 800164a:	801a      	strh	r2, [r3, #0]
 800164c:	e006      	b.n	800165c <HAL_GPIO_EXTI_Falling_Callback+0xf8>
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	2208      	movs	r2, #8
 8001652:	18bb      	adds	r3, r7, r2
 8001654:	18ba      	adds	r2, r7, r2
 8001656:	8812      	ldrh	r2, [r2, #0]
 8001658:	3201      	adds	r2, #1
 800165a:	801a      	strh	r2, [r3, #0]
 800165c:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	2208      	movs	r2, #8
 8001662:	18ba      	adds	r2, r7, r2
 8001664:	8812      	ldrh	r2, [r2, #0]
 8001666:	429a      	cmp	r2, r3
 8001668:	d3f1      	bcc.n	800164e <HAL_GPIO_EXTI_Falling_Callback+0xea>
		HAL_GPIO_WritePin(GPIOA, T3_Pin | T4_Pin, ON);
 800166a:	23a0      	movs	r3, #160	; 0xa0
 800166c:	05db      	lsls	r3, r3, #23
 800166e:	2201      	movs	r2, #1
 8001670:	2114      	movs	r1, #20
 8001672:	0018      	movs	r0, r3
 8001674:	f002 f849 	bl	800370a <HAL_GPIO_WritePin>
		flag_irq_neg = 1;
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_GPIO_EXTI_Falling_Callback+0x13c>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
}
 800167e:	e000      	b.n	8001682 <HAL_GPIO_EXTI_Falling_Callback+0x11e>
		__NOP();
 8001680:	46c0      	nop			; (mov r8, r8)
}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	46bd      	mov	sp, r7
 8001686:	b004      	add	sp, #16
 8001688:	bd80      	pop	{r7, pc}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	200001a0 	.word	0x200001a0
 8001690:	20000000 	.word	0x20000000
 8001694:	00000802 	.word	0x00000802
 8001698:	20000004 	.word	0x20000004
 800169c:	2000019c 	.word	0x2000019c
 80016a0:	2000019d 	.word	0x2000019d

080016a4 <HAL_ADC_ConvCpltCallback>:


// ---------------------------------   DMA---------------------------------------

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80016a4:	b590      	push	{r4, r7, lr}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	 *      (   1,0099).
	 *     ((3,3*2/32767)*1.0099 = 0,00020341624195074313)  .
	 *      2,5     (   ),
	 *    .
	 */
	rawVoltage = (float32_t) adcData[0] * 0.00019940794091616566f;
 80016ac:	4b2e      	ldr	r3, [pc, #184]	; (8001768 <HAL_ADC_ConvCpltCallback+0xc4>)
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	0018      	movs	r0, r3
 80016b4:	f7ff fbb4 	bl	8000e20 <__aeabi_ui2f>
 80016b8:	1c03      	adds	r3, r0, #0
 80016ba:	492c      	ldr	r1, [pc, #176]	; (800176c <HAL_ADC_ConvCpltCallback+0xc8>)
 80016bc:	1c18      	adds	r0, r3, #0
 80016be:	f7ff f84f 	bl	8000760 <__aeabi_fmul>
 80016c2:	1c03      	adds	r3, r0, #0
 80016c4:	1c1a      	adds	r2, r3, #0
 80016c6:	4b2a      	ldr	r3, [pc, #168]	; (8001770 <HAL_ADC_ConvCpltCallback+0xcc>)
 80016c8:	601a      	str	r2, [r3, #0]

	Current = (rawVoltage - 2.5f) * 10U;//   ((rawVoltage - 2.5)/sensitivity = (rawVoltage - 2.5)*10)
 80016ca:	4b29      	ldr	r3, [pc, #164]	; (8001770 <HAL_ADC_ConvCpltCallback+0xcc>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4929      	ldr	r1, [pc, #164]	; (8001774 <HAL_ADC_ConvCpltCallback+0xd0>)
 80016d0:	1c18      	adds	r0, r3, #0
 80016d2:	f7ff f993 	bl	80009fc <__aeabi_fsub>
 80016d6:	1c03      	adds	r3, r0, #0
 80016d8:	4927      	ldr	r1, [pc, #156]	; (8001778 <HAL_ADC_ConvCpltCallback+0xd4>)
 80016da:	1c18      	adds	r0, r3, #0
 80016dc:	f7ff f840 	bl	8000760 <__aeabi_fmul>
 80016e0:	1c03      	adds	r3, r0, #0
 80016e2:	1c1a      	adds	r2, r3, #0
 80016e4:	4b25      	ldr	r3, [pc, #148]	; (800177c <HAL_ADC_ConvCpltCallback+0xd8>)
 80016e6:	601a      	str	r2, [r3, #0]
	Current_filtr = (1U - 0.05f) * Current_filtr + 0.05f * Current;//  ( )
 80016e8:	4b25      	ldr	r3, [pc, #148]	; (8001780 <HAL_ADC_ConvCpltCallback+0xdc>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4925      	ldr	r1, [pc, #148]	; (8001784 <HAL_ADC_ConvCpltCallback+0xe0>)
 80016ee:	1c18      	adds	r0, r3, #0
 80016f0:	f7ff f836 	bl	8000760 <__aeabi_fmul>
 80016f4:	1c03      	adds	r3, r0, #0
 80016f6:	1c1c      	adds	r4, r3, #0
 80016f8:	4b20      	ldr	r3, [pc, #128]	; (800177c <HAL_ADC_ConvCpltCallback+0xd8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4922      	ldr	r1, [pc, #136]	; (8001788 <HAL_ADC_ConvCpltCallback+0xe4>)
 80016fe:	1c18      	adds	r0, r3, #0
 8001700:	f7ff f82e 	bl	8000760 <__aeabi_fmul>
 8001704:	1c03      	adds	r3, r0, #0
 8001706:	1c19      	adds	r1, r3, #0
 8001708:	1c20      	adds	r0, r4, #0
 800170a:	f7fe fdd9 	bl	80002c0 <__aeabi_fadd>
 800170e:	1c03      	adds	r3, r0, #0
 8001710:	1c1a      	adds	r2, r3, #0
 8001712:	4b1b      	ldr	r3, [pc, #108]	; (8001780 <HAL_ADC_ConvCpltCallback+0xdc>)
 8001714:	601a      	str	r2, [r3, #0]

	refAlpha = (1U - 0.1f) * refAlpha + 0.1f * adcData[1]; //   
 8001716:	4b1d      	ldr	r3, [pc, #116]	; (800178c <HAL_ADC_ConvCpltCallback+0xe8>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	0018      	movs	r0, r3
 800171c:	f7ff fb2e 	bl	8000d7c <__aeabi_i2f>
 8001720:	1c03      	adds	r3, r0, #0
 8001722:	491b      	ldr	r1, [pc, #108]	; (8001790 <HAL_ADC_ConvCpltCallback+0xec>)
 8001724:	1c18      	adds	r0, r3, #0
 8001726:	f7ff f81b 	bl	8000760 <__aeabi_fmul>
 800172a:	1c03      	adds	r3, r0, #0
 800172c:	1c1c      	adds	r4, r3, #0
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <HAL_ADC_ConvCpltCallback+0xc4>)
 8001730:	885b      	ldrh	r3, [r3, #2]
 8001732:	b29b      	uxth	r3, r3
 8001734:	0018      	movs	r0, r3
 8001736:	f7ff fb21 	bl	8000d7c <__aeabi_i2f>
 800173a:	1c03      	adds	r3, r0, #0
 800173c:	4915      	ldr	r1, [pc, #84]	; (8001794 <HAL_ADC_ConvCpltCallback+0xf0>)
 800173e:	1c18      	adds	r0, r3, #0
 8001740:	f7ff f80e 	bl	8000760 <__aeabi_fmul>
 8001744:	1c03      	adds	r3, r0, #0
 8001746:	1c19      	adds	r1, r3, #0
 8001748:	1c20      	adds	r0, r4, #0
 800174a:	f7fe fdb9 	bl	80002c0 <__aeabi_fadd>
 800174e:	1c03      	adds	r3, r0, #0
 8001750:	1c18      	adds	r0, r3, #0
 8001752:	f7fe fd9d 	bl	8000290 <__aeabi_f2uiz>
 8001756:	0003      	movs	r3, r0
 8001758:	b29a      	uxth	r2, r3
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <HAL_ADC_ConvCpltCallback+0xe8>)
 800175c:	801a      	strh	r2, [r3, #0]

}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	46bd      	mov	sp, r7
 8001762:	b003      	add	sp, #12
 8001764:	bd90      	pop	{r4, r7, pc}
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	20000188 	.word	0x20000188
 800176c:	39511829 	.word	0x39511829
 8001770:	2000018c 	.word	0x2000018c
 8001774:	40200000 	.word	0x40200000
 8001778:	41200000 	.word	0x41200000
 800177c:	20000190 	.word	0x20000190
 8001780:	20000194 	.word	0x20000194
 8001784:	3f733333 	.word	0x3f733333
 8001788:	3d4ccccd 	.word	0x3d4ccccd
 800178c:	20000002 	.word	0x20000002
 8001790:	3f666666 	.word	0x3f666666
 8001794:	3dcccccd 	.word	0x3dcccccd

08001798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800179c:	b672      	cpsid	i
}
 800179e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <Error_Handler+0x8>
	...

080017a4 <PID_init>:

pid_p pid;

//     PI
void PID_init()
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
    pid.targetCurrent= 0.0f;		//   
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <PID_init+0x30>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
    pid.ActualCurrent= 0.0f;		//   ADC 
 80017ae:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <PID_init+0x30>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	605a      	str	r2, [r3, #4]
    pid.err= 0.0f;				    //     
 80017b4:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <PID_init+0x30>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
    pid.integral= 0.0f;			  	//  
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <PID_init+0x30>)
 80017bc:	2200      	movs	r2, #0
 80017be:	619a      	str	r2, [r3, #24]
    pid.Kp= 800.0f;				    //  
 80017c0:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <PID_init+0x30>)
 80017c2:	4a05      	ldr	r2, [pc, #20]	; (80017d8 <PID_init+0x34>)
 80017c4:	60da      	str	r2, [r3, #12]
    pid.Ki= 7.4f;				    	//  
 80017c6:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <PID_init+0x30>)
 80017c8:	4a04      	ldr	r2, [pc, #16]	; (80017dc <PID_init+0x38>)
 80017ca:	611a      	str	r2, [r3, #16]

}
 80017cc:	46c0      	nop			; (mov r8, r8)
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	46c0      	nop			; (mov r8, r8)
 80017d4:	200001a4 	.word	0x200001a4
 80017d8:	44480000 	.word	0x44480000
 80017dc:	40eccccd 	.word	0x40eccccd

080017e0 <PID_realize>:

float PID_realize( float32_t c, float32_t c_r)
{
 80017e0:	b590      	push	{r4, r7, lr}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
    pid.targetCurrent = c;									//   
 80017ea:	4b36      	ldr	r3, [pc, #216]	; (80018c4 <PID_realize+0xe4>)
 80017ec:	687a      	ldr	r2, [r7, #4]
 80017ee:	601a      	str	r2, [r3, #0]
    pid.ActualCurrent = c_r;								//   
 80017f0:	4b34      	ldr	r3, [pc, #208]	; (80018c4 <PID_realize+0xe4>)
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	605a      	str	r2, [r3, #4]
    pid.err = pid.targetCurrent - pid.ActualCurrent;		//  
 80017f6:	4b33      	ldr	r3, [pc, #204]	; (80018c4 <PID_realize+0xe4>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b32      	ldr	r3, [pc, #200]	; (80018c4 <PID_realize+0xe4>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	1c19      	adds	r1, r3, #0
 8001800:	1c10      	adds	r0, r2, #0
 8001802:	f7ff f8fb 	bl	80009fc <__aeabi_fsub>
 8001806:	1c03      	adds	r3, r0, #0
 8001808:	1c1a      	adds	r2, r3, #0
 800180a:	4b2e      	ldr	r3, [pc, #184]	; (80018c4 <PID_realize+0xe4>)
 800180c:	609a      	str	r2, [r3, #8]
    pid.integral += pid.err;								//  
 800180e:	4b2d      	ldr	r3, [pc, #180]	; (80018c4 <PID_realize+0xe4>)
 8001810:	699a      	ldr	r2, [r3, #24]
 8001812:	4b2c      	ldr	r3, [pc, #176]	; (80018c4 <PID_realize+0xe4>)
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	1c19      	adds	r1, r3, #0
 8001818:	1c10      	adds	r0, r2, #0
 800181a:	f7fe fd51 	bl	80002c0 <__aeabi_fadd>
 800181e:	1c03      	adds	r3, r0, #0
 8001820:	1c1a      	adds	r2, r3, #0
 8001822:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <PID_realize+0xe4>)
 8001824:	619a      	str	r2, [r3, #24]
        if (pid.integral > 1000U) {pid.integral = 1000U;}	//  
 8001826:	4b27      	ldr	r3, [pc, #156]	; (80018c4 <PID_realize+0xe4>)
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	4927      	ldr	r1, [pc, #156]	; (80018c8 <PID_realize+0xe8>)
 800182c:	1c18      	adds	r0, r3, #0
 800182e:	f7fe fd1b 	bl	8000268 <__aeabi_fcmpgt>
 8001832:	1e03      	subs	r3, r0, #0
 8001834:	d003      	beq.n	800183e <PID_realize+0x5e>
 8001836:	4b23      	ldr	r3, [pc, #140]	; (80018c4 <PID_realize+0xe4>)
 8001838:	4a23      	ldr	r2, [pc, #140]	; (80018c8 <PID_realize+0xe8>)
 800183a:	619a      	str	r2, [r3, #24]
 800183c:	e00a      	b.n	8001854 <PID_realize+0x74>
    	else if (pid.integral < 0U) {pid.integral = 0U;}
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <PID_realize+0xe4>)
 8001840:	699b      	ldr	r3, [r3, #24]
 8001842:	2100      	movs	r1, #0
 8001844:	1c18      	adds	r0, r3, #0
 8001846:	f7fe fcfb 	bl	8000240 <__aeabi_fcmplt>
 800184a:	1e03      	subs	r3, r0, #0
 800184c:	d002      	beq.n	8001854 <PID_realize+0x74>
 800184e:	4b1d      	ldr	r3, [pc, #116]	; (80018c4 <PID_realize+0xe4>)
 8001850:	2200      	movs	r2, #0
 8001852:	619a      	str	r2, [r3, #24]

    pid.result = (pid.Kp * pid.err) + (pid.integral * pid.Ki);//  
 8001854:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <PID_realize+0xe4>)
 8001856:	68da      	ldr	r2, [r3, #12]
 8001858:	4b1a      	ldr	r3, [pc, #104]	; (80018c4 <PID_realize+0xe4>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	1c19      	adds	r1, r3, #0
 800185e:	1c10      	adds	r0, r2, #0
 8001860:	f7fe ff7e 	bl	8000760 <__aeabi_fmul>
 8001864:	1c03      	adds	r3, r0, #0
 8001866:	1c1c      	adds	r4, r3, #0
 8001868:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <PID_realize+0xe4>)
 800186a:	699a      	ldr	r2, [r3, #24]
 800186c:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <PID_realize+0xe4>)
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	1c19      	adds	r1, r3, #0
 8001872:	1c10      	adds	r0, r2, #0
 8001874:	f7fe ff74 	bl	8000760 <__aeabi_fmul>
 8001878:	1c03      	adds	r3, r0, #0
 800187a:	1c19      	adds	r1, r3, #0
 800187c:	1c20      	adds	r0, r4, #0
 800187e:	f7fe fd1f 	bl	80002c0 <__aeabi_fadd>
 8001882:	1c03      	adds	r3, r0, #0
 8001884:	1c1a      	adds	r2, r3, #0
 8001886:	4b0f      	ldr	r3, [pc, #60]	; (80018c4 <PID_realize+0xe4>)
 8001888:	615a      	str	r2, [r3, #20]
    if (pid.result > 10000U) {pid.result = 10000U;}				//  
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <PID_realize+0xe4>)
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	490f      	ldr	r1, [pc, #60]	; (80018cc <PID_realize+0xec>)
 8001890:	1c18      	adds	r0, r3, #0
 8001892:	f7fe fce9 	bl	8000268 <__aeabi_fcmpgt>
 8001896:	1e03      	subs	r3, r0, #0
 8001898:	d003      	beq.n	80018a2 <PID_realize+0xc2>
 800189a:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <PID_realize+0xe4>)
 800189c:	4a0b      	ldr	r2, [pc, #44]	; (80018cc <PID_realize+0xec>)
 800189e:	615a      	str	r2, [r3, #20]
 80018a0:	e00a      	b.n	80018b8 <PID_realize+0xd8>
        else if (pid.result < 0U) {pid.result = 0U;}
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <PID_realize+0xe4>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	2100      	movs	r1, #0
 80018a8:	1c18      	adds	r0, r3, #0
 80018aa:	f7fe fcc9 	bl	8000240 <__aeabi_fcmplt>
 80018ae:	1e03      	subs	r3, r0, #0
 80018b0:	d002      	beq.n	80018b8 <PID_realize+0xd8>
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <PID_realize+0xe4>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	615a      	str	r2, [r3, #20]

    return pid.result;
 80018b8:	4b02      	ldr	r3, [pc, #8]	; (80018c4 <PID_realize+0xe4>)
 80018ba:	695b      	ldr	r3, [r3, #20]
}
 80018bc:	1c18      	adds	r0, r3, #0
 80018be:	46bd      	mov	sp, r7
 80018c0:	b003      	add	sp, #12
 80018c2:	bd90      	pop	{r4, r7, pc}
 80018c4:	200001a4 	.word	0x200001a4
 80018c8:	447a0000 	.word	0x447a0000
 80018cc:	461c4000 	.word	0x461c4000

080018d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <HAL_MspInit+0x44>)
 80018d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018da:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <HAL_MspInit+0x44>)
 80018dc:	2101      	movs	r1, #1
 80018de:	430a      	orrs	r2, r1
 80018e0:	641a      	str	r2, [r3, #64]	; 0x40
 80018e2:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <HAL_MspInit+0x44>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	2201      	movs	r2, #1
 80018e8:	4013      	ands	r3, r2
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_MspInit+0x44>)
 80018f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80018f2:	4b08      	ldr	r3, [pc, #32]	; (8001914 <HAL_MspInit+0x44>)
 80018f4:	2180      	movs	r1, #128	; 0x80
 80018f6:	0549      	lsls	r1, r1, #21
 80018f8:	430a      	orrs	r2, r1
 80018fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <HAL_MspInit+0x44>)
 80018fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	055b      	lsls	r3, r3, #21
 8001904:	4013      	ands	r3, r2
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190a:	46c0      	nop			; (mov r8, r8)
 800190c:	46bd      	mov	sp, r7
 800190e:	b002      	add	sp, #8
 8001910:	bd80      	pop	{r7, pc}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	40021000 	.word	0x40021000

08001918 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b08b      	sub	sp, #44	; 0x2c
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001920:	2414      	movs	r4, #20
 8001922:	193b      	adds	r3, r7, r4
 8001924:	0018      	movs	r0, r3
 8001926:	2314      	movs	r3, #20
 8001928:	001a      	movs	r2, r3
 800192a:	2100      	movs	r1, #0
 800192c:	f003 fa02 	bl	8004d34 <memset>
  if(hadc->Instance==ADC1)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a3b      	ldr	r2, [pc, #236]	; (8001a24 <HAL_ADC_MspInit+0x10c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d16f      	bne.n	8001a1a <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800193a:	4b3b      	ldr	r3, [pc, #236]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 800193c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800193e:	4b3a      	ldr	r3, [pc, #232]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 8001940:	2180      	movs	r1, #128	; 0x80
 8001942:	0349      	lsls	r1, r1, #13
 8001944:	430a      	orrs	r2, r1
 8001946:	641a      	str	r2, [r3, #64]	; 0x40
 8001948:	4b37      	ldr	r3, [pc, #220]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 800194a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	035b      	lsls	r3, r3, #13
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001956:	4b34      	ldr	r3, [pc, #208]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 8001958:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800195a:	4b33      	ldr	r3, [pc, #204]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 800195c:	2101      	movs	r1, #1
 800195e:	430a      	orrs	r2, r1
 8001960:	635a      	str	r2, [r3, #52]	; 0x34
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 8001964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001966:	2201      	movs	r2, #1
 8001968:	4013      	ands	r3, r2
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800196e:	4b2e      	ldr	r3, [pc, #184]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 8001970:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001972:	4b2d      	ldr	r3, [pc, #180]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 8001974:	2102      	movs	r1, #2
 8001976:	430a      	orrs	r2, r1
 8001978:	635a      	str	r2, [r3, #52]	; 0x34
 800197a:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <HAL_ADC_MspInit+0x110>)
 800197c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800197e:	2202      	movs	r2, #2
 8001980:	4013      	ands	r3, r2
 8001982:	60bb      	str	r3, [r7, #8]
 8001984:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001986:	193b      	adds	r3, r7, r4
 8001988:	2280      	movs	r2, #128	; 0x80
 800198a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800198c:	193b      	adds	r3, r7, r4
 800198e:	2203      	movs	r2, #3
 8001990:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	193b      	adds	r3, r7, r4
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	193a      	adds	r2, r7, r4
 800199a:	23a0      	movs	r3, #160	; 0xa0
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	0011      	movs	r1, r2
 80019a0:	0018      	movs	r0, r3
 80019a2:	f001 fd31 	bl	8003408 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot_Pin;
 80019a6:	193b      	adds	r3, r7, r4
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ac:	193b      	adds	r3, r7, r4
 80019ae:	2203      	movs	r2, #3
 80019b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	193b      	adds	r3, r7, r4
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Pot_GPIO_Port, &GPIO_InitStruct);
 80019b8:	193b      	adds	r3, r7, r4
 80019ba:	4a1c      	ldr	r2, [pc, #112]	; (8001a2c <HAL_ADC_MspInit+0x114>)
 80019bc:	0019      	movs	r1, r3
 80019be:	0010      	movs	r0, r2
 80019c0:	f001 fd22 	bl	8003408 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019c4:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019c6:	4a1b      	ldr	r2, [pc, #108]	; (8001a34 <HAL_ADC_MspInit+0x11c>)
 80019c8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019cc:	2205      	movs	r2, #5
 80019ce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019d0:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019d8:	2200      	movs	r2, #0
 80019da:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019dc:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019de:	2280      	movs	r2, #128	; 0x80
 80019e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019e4:	2280      	movs	r2, #128	; 0x80
 80019e6:	0052      	lsls	r2, r2, #1
 80019e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019ea:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019ec:	2280      	movs	r2, #128	; 0x80
 80019ee:	00d2      	lsls	r2, r2, #3
 80019f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019f4:	2220      	movs	r2, #32
 80019f6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019f8:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 8001a00:	0018      	movs	r0, r3
 8001a02:	f001 faaf 	bl	8002f64 <HAL_DMA_Init>
 8001a06:	1e03      	subs	r3, r0, #0
 8001a08:	d001      	beq.n	8001a0e <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8001a0a:	f7ff fec5 	bl	8001798 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a07      	ldr	r2, [pc, #28]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 8001a12:	651a      	str	r2, [r3, #80]	; 0x50
 8001a14:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <HAL_ADC_MspInit+0x118>)
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	b00b      	add	sp, #44	; 0x2c
 8001a20:	bd90      	pop	{r4, r7, pc}
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	40012400 	.word	0x40012400
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	50000400 	.word	0x50000400
 8001a30:	20000094 	.word	0x20000094
 8001a34:	40020008 	.word	0x40020008

08001a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b08f      	sub	sp, #60	; 0x3c
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a40:	2410      	movs	r4, #16
 8001a42:	193b      	adds	r3, r7, r4
 8001a44:	0018      	movs	r0, r3
 8001a46:	2328      	movs	r3, #40	; 0x28
 8001a48:	001a      	movs	r2, r3
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	f003 f972 	bl	8004d34 <memset>
  if(htim_base->Instance==TIM1)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a1e      	ldr	r2, [pc, #120]	; (8001ad0 <HAL_TIM_Base_MspInit+0x98>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d125      	bne.n	8001aa6 <HAL_TIM_Base_MspInit+0x6e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8001a5a:	193b      	adds	r3, r7, r4
 8001a5c:	2280      	movs	r2, #128	; 0x80
 8001a5e:	0392      	lsls	r2, r2, #14
 8001a60:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8001a62:	193b      	adds	r3, r7, r4
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a68:	193b      	adds	r3, r7, r4
 8001a6a:	0018      	movs	r0, r3
 8001a6c:	f002 fb82 	bl	8004174 <HAL_RCCEx_PeriphCLKConfig>
 8001a70:	1e03      	subs	r3, r0, #0
 8001a72:	d001      	beq.n	8001a78 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8001a74:	f7ff fe90 	bl	8001798 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a78:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a7c:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001a7e:	2180      	movs	r1, #128	; 0x80
 8001a80:	0109      	lsls	r1, r1, #4
 8001a82:	430a      	orrs	r2, r1
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001a88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a8a:	2380      	movs	r3, #128	; 0x80
 8001a8c:	011b      	lsls	r3, r3, #4
 8001a8e:	4013      	ands	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8001a94:	2200      	movs	r2, #0
 8001a96:	2100      	movs	r1, #0
 8001a98:	200d      	movs	r0, #13
 8001a9a:	f001 fa21 	bl	8002ee0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8001a9e:	200d      	movs	r0, #13
 8001aa0:	f001 fa33 	bl	8002f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001aa4:	e010      	b.n	8001ac8 <HAL_TIM_Base_MspInit+0x90>
  else if(htim_base->Instance==TIM3)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a0b      	ldr	r2, [pc, #44]	; (8001ad8 <HAL_TIM_Base_MspInit+0xa0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d10b      	bne.n	8001ac8 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001ab2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	63da      	str	r2, [r3, #60]	; 0x3c
 8001abc:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <HAL_TIM_Base_MspInit+0x9c>)
 8001abe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
}
 8001ac8:	46c0      	nop			; (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b00f      	add	sp, #60	; 0x3c
 8001ace:	bd90      	pop	{r4, r7, pc}
 8001ad0:	40012c00 	.word	0x40012c00
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40000400 	.word	0x40000400

08001adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae0:	e7fe      	b.n	8001ae0 <NMI_Handler+0x4>

08001ae2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae6:	e7fe      	b.n	8001ae6 <HardFault_Handler+0x4>

08001ae8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001aec:	46c0      	nop			; (mov r8, r8)
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af6:	46c0      	nop			; (mov r8, r8)
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b00:	f000 f8c6 	bl	8001c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b04:	46c0      	nop			; (mov r8, r8)
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Zero_positive_Pin);
 8001b0e:	2001      	movs	r0, #1
 8001b10:	f001 fe18 	bl	8003744 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001b14:	46c0      	nop			; (mov r8, r8)
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Zero_negative_Pin);
 8001b1e:	2080      	movs	r0, #128	; 0x80
 8001b20:	f001 fe10 	bl	8003744 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <DMA1_Channel1_IRQHandler+0x14>)
 8001b32:	0018      	movs	r0, r3
 8001b34:	f001 fb26 	bl	8003184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b38:	46c0      	nop			; (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	46c0      	nop			; (mov r8, r8)
 8001b40:	20000094 	.word	0x20000094

08001b44 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b48:	4b03      	ldr	r3, [pc, #12]	; (8001b58 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f002 fd30 	bl	80045b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001b50:	46c0      	nop			; (mov r8, r8)
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	200000f0 	.word	0x200000f0

08001b5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b60:	46c0      	nop			; (mov r8, r8)
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
	...

08001b68 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b68:	480d      	ldr	r0, [pc, #52]	; (8001ba0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b6a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b6c:	f7ff fff6 	bl	8001b5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b72:	490d      	ldr	r1, [pc, #52]	; (8001ba8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b74:	4a0d      	ldr	r2, [pc, #52]	; (8001bac <LoopForever+0xe>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b78:	e002      	b.n	8001b80 <LoopCopyDataInit>

08001b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7e:	3304      	adds	r3, #4

08001b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b84:	d3f9      	bcc.n	8001b7a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b86:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b88:	4c0a      	ldr	r4, [pc, #40]	; (8001bb4 <LoopForever+0x16>)
  movs r3, #0
 8001b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b8c:	e001      	b.n	8001b92 <LoopFillZerobss>

08001b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b90:	3204      	adds	r2, #4

08001b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b94:	d3fb      	bcc.n	8001b8e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001b96:	f003 f8d5 	bl	8004d44 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001b9a:	f7ff f9c3 	bl	8000f24 <main>

08001b9e <LoopForever>:

LoopForever:
  b LoopForever
 8001b9e:	e7fe      	b.n	8001b9e <LoopForever>
  ldr   r0, =_estack
 8001ba0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001bac:	08004dec 	.word	0x08004dec
  ldr r2, =_sbss
 8001bb0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001bb4:	200001c4 	.word	0x200001c4

08001bb8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC1_IRQHandler>
	...

08001bbc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bc2:	1dfb      	adds	r3, r7, #7
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc8:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <HAL_Init+0x3c>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_Init+0x3c>)
 8001bce:	2180      	movs	r1, #128	; 0x80
 8001bd0:	0049      	lsls	r1, r1, #1
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bd6:	2003      	movs	r0, #3
 8001bd8:	f000 f810 	bl	8001bfc <HAL_InitTick>
 8001bdc:	1e03      	subs	r3, r0, #0
 8001bde:	d003      	beq.n	8001be8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001be0:	1dfb      	adds	r3, r7, #7
 8001be2:	2201      	movs	r2, #1
 8001be4:	701a      	strb	r2, [r3, #0]
 8001be6:	e001      	b.n	8001bec <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001be8:	f7ff fe72 	bl	80018d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bec:	1dfb      	adds	r3, r7, #7
 8001bee:	781b      	ldrb	r3, [r3, #0]
}
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	b002      	add	sp, #8
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40022000 	.word	0x40022000

08001bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bfc:	b590      	push	{r4, r7, lr}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c04:	230f      	movs	r3, #15
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001c0c:	4b1d      	ldr	r3, [pc, #116]	; (8001c84 <HAL_InitTick+0x88>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d02b      	beq.n	8001c6c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001c14:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <HAL_InitTick+0x8c>)
 8001c16:	681c      	ldr	r4, [r3, #0]
 8001c18:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <HAL_InitTick+0x88>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	0019      	movs	r1, r3
 8001c1e:	23fa      	movs	r3, #250	; 0xfa
 8001c20:	0098      	lsls	r0, r3, #2
 8001c22:	f7fe fa6f 	bl	8000104 <__udivsi3>
 8001c26:	0003      	movs	r3, r0
 8001c28:	0019      	movs	r1, r3
 8001c2a:	0020      	movs	r0, r4
 8001c2c:	f7fe fa6a 	bl	8000104 <__udivsi3>
 8001c30:	0003      	movs	r3, r0
 8001c32:	0018      	movs	r0, r3
 8001c34:	f001 f989 	bl	8002f4a <HAL_SYSTICK_Config>
 8001c38:	1e03      	subs	r3, r0, #0
 8001c3a:	d112      	bne.n	8001c62 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2b03      	cmp	r3, #3
 8001c40:	d80a      	bhi.n	8001c58 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	2301      	movs	r3, #1
 8001c46:	425b      	negs	r3, r3
 8001c48:	2200      	movs	r2, #0
 8001c4a:	0018      	movs	r0, r3
 8001c4c:	f001 f948 	bl	8002ee0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c50:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <HAL_InitTick+0x90>)
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	e00d      	b.n	8001c74 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001c58:	230f      	movs	r3, #15
 8001c5a:	18fb      	adds	r3, r7, r3
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	701a      	strb	r2, [r3, #0]
 8001c60:	e008      	b.n	8001c74 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c62:	230f      	movs	r3, #15
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	2201      	movs	r2, #1
 8001c68:	701a      	strb	r2, [r3, #0]
 8001c6a:	e003      	b.n	8001c74 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c6c:	230f      	movs	r3, #15
 8001c6e:	18fb      	adds	r3, r7, r3
 8001c70:	2201      	movs	r2, #1
 8001c72:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001c74:	230f      	movs	r3, #15
 8001c76:	18fb      	adds	r3, r7, r3
 8001c78:	781b      	ldrb	r3, [r3, #0]
}
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b005      	add	sp, #20
 8001c80:	bd90      	pop	{r4, r7, pc}
 8001c82:	46c0      	nop			; (mov r8, r8)
 8001c84:	20000010 	.word	0x20000010
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	2000000c 	.word	0x2000000c

08001c90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_IncTick+0x1c>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	001a      	movs	r2, r3
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <HAL_IncTick+0x20>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	18d2      	adds	r2, r2, r3
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <HAL_IncTick+0x20>)
 8001ca2:	601a      	str	r2, [r3, #0]
}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	20000010 	.word	0x20000010
 8001cb0:	200001c0 	.word	0x200001c0

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b02      	ldr	r3, [pc, #8]	; (8001cc4 <HAL_GetTick+0x10>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	200001c0 	.word	0x200001c0

08001cc8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a05      	ldr	r2, [pc, #20]	; (8001cec <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001cd8:	401a      	ands	r2, r3
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	601a      	str	r2, [r3, #0]
}
 8001ce2:	46c0      	nop			; (mov r8, r8)
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	b002      	add	sp, #8
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	fe3fffff 	.word	0xfe3fffff

08001cf0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	23e0      	movs	r3, #224	; 0xe0
 8001cfe:	045b      	lsls	r3, r3, #17
 8001d00:	4013      	ands	r3, r2
}
 8001d02:	0018      	movs	r0, r3
 8001d04:	46bd      	mov	sp, r7
 8001d06:	b002      	add	sp, #8
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b084      	sub	sp, #16
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	695b      	ldr	r3, [r3, #20]
 8001d1a:	68ba      	ldr	r2, [r7, #8]
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	400a      	ands	r2, r1
 8001d20:	2107      	movs	r1, #7
 8001d22:	4091      	lsls	r1, r2
 8001d24:	000a      	movs	r2, r1
 8001d26:	43d2      	mvns	r2, r2
 8001d28:	401a      	ands	r2, r3
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	2104      	movs	r1, #4
 8001d2e:	400b      	ands	r3, r1
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	4099      	lsls	r1, r3
 8001d34:	000b      	movs	r3, r1
 8001d36:	431a      	orrs	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001d3c:	46c0      	nop			; (mov r8, r8)
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b004      	add	sp, #16
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	2104      	movs	r1, #4
 8001d56:	400a      	ands	r2, r1
 8001d58:	2107      	movs	r1, #7
 8001d5a:	4091      	lsls	r1, r2
 8001d5c:	000a      	movs	r2, r1
 8001d5e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	2104      	movs	r1, #4
 8001d64:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d66:	40da      	lsrs	r2, r3
 8001d68:	0013      	movs	r3, r2
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b002      	add	sp, #8
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	23c0      	movs	r3, #192	; 0xc0
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	4013      	ands	r3, r2
 8001d84:	d101      	bne.n	8001d8a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	b002      	add	sp, #8
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	68ba      	ldr	r2, [r7, #8]
 8001da6:	211f      	movs	r1, #31
 8001da8:	400a      	ands	r2, r1
 8001daa:	210f      	movs	r1, #15
 8001dac:	4091      	lsls	r1, r2
 8001dae:	000a      	movs	r2, r1
 8001db0:	43d2      	mvns	r2, r2
 8001db2:	401a      	ands	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	0e9b      	lsrs	r3, r3, #26
 8001db8:	210f      	movs	r1, #15
 8001dba:	4019      	ands	r1, r3
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	201f      	movs	r0, #31
 8001dc0:	4003      	ands	r3, r0
 8001dc2:	4099      	lsls	r1, r3
 8001dc4:	000b      	movs	r3, r1
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001dcc:	46c0      	nop			; (mov r8, r8)
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	b004      	add	sp, #16
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	035b      	lsls	r3, r3, #13
 8001de6:	0b5b      	lsrs	r3, r3, #13
 8001de8:	431a      	orrs	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001dee:	46c0      	nop			; (mov r8, r8)
 8001df0:	46bd      	mov	sp, r7
 8001df2:	b002      	add	sp, #8
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	0352      	lsls	r2, r2, #13
 8001e08:	0b52      	lsrs	r2, r2, #13
 8001e0a:	43d2      	mvns	r2, r2
 8001e0c:	401a      	ands	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	46bd      	mov	sp, r7
 8001e16:	b002      	add	sp, #8
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	695b      	ldr	r3, [r3, #20]
 8001e2c:	68ba      	ldr	r2, [r7, #8]
 8001e2e:	0212      	lsls	r2, r2, #8
 8001e30:	43d2      	mvns	r2, r2
 8001e32:	401a      	ands	r2, r3
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	400b      	ands	r3, r1
 8001e3c:	4904      	ldr	r1, [pc, #16]	; (8001e50 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001e3e:	400b      	ands	r3, r1
 8001e40:	431a      	orrs	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b004      	add	sp, #16
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	07ffff00 	.word	0x07ffff00

08001e54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4a05      	ldr	r2, [pc, #20]	; (8001e78 <LL_ADC_EnableInternalRegulator+0x24>)
 8001e62:	4013      	ands	r3, r2
 8001e64:	2280      	movs	r2, #128	; 0x80
 8001e66:	0552      	lsls	r2, r2, #21
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b002      	add	sp, #8
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	6fffffe8 	.word	0x6fffffe8

08001e7c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	055b      	lsls	r3, r3, #21
 8001e8c:	401a      	ands	r2, r3
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	055b      	lsls	r3, r3, #21
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d101      	bne.n	8001e9a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	b002      	add	sp, #8
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <LL_ADC_Enable+0x20>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ebc:	46c0      	nop			; (mov r8, r8)
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b002      	add	sp, #8
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	7fffffe8 	.word	0x7fffffe8

08001ec8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	4a04      	ldr	r2, [pc, #16]	; (8001ee8 <LL_ADC_Disable+0x20>)
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2202      	movs	r2, #2
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001ee0:	46c0      	nop			; (mov r8, r8)
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	7fffffe8 	.word	0x7fffffe8

08001eec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d101      	bne.n	8001f04 <LL_ADC_IsEnabled+0x18>
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <LL_ADC_IsEnabled+0x1a>
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	0018      	movs	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	b002      	add	sp, #8
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d101      	bne.n	8001f26 <LL_ADC_IsDisableOngoing+0x18>
 8001f22:	2301      	movs	r3, #1
 8001f24:	e000      	b.n	8001f28 <LL_ADC_IsDisableOngoing+0x1a>
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	b002      	add	sp, #8
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	4a04      	ldr	r2, [pc, #16]	; (8001f50 <LL_ADC_REG_StartConversion+0x20>)
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2204      	movs	r2, #4
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001f48:	46c0      	nop			; (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b002      	add	sp, #8
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	7fffffe8 	.word	0x7fffffe8

08001f54 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	2204      	movs	r2, #4
 8001f62:	4013      	ands	r3, r2
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d101      	bne.n	8001f6c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e000      	b.n	8001f6e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	0018      	movs	r0, r3
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b002      	add	sp, #8
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f80:	231f      	movs	r3, #31
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	2200      	movs	r2, #0
 8001f86:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001f90:	2300      	movs	r3, #0
 8001f92:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e17f      	b.n	800229e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10a      	bne.n	8001fbc <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	0018      	movs	r0, r3
 8001faa:	f7ff fcb5 	bl	8001918 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2254      	movs	r2, #84	; 0x54
 8001fb8:	2100      	movs	r1, #0
 8001fba:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f7ff ff5b 	bl	8001e7c <LL_ADC_IsInternalRegulatorEnabled>
 8001fc6:	1e03      	subs	r3, r0, #0
 8001fc8:	d115      	bne.n	8001ff6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f7ff ff40 	bl	8001e54 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fd4:	4bb4      	ldr	r3, [pc, #720]	; (80022a8 <HAL_ADC_Init+0x330>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	49b4      	ldr	r1, [pc, #720]	; (80022ac <HAL_ADC_Init+0x334>)
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f7fe f892 	bl	8000104 <__udivsi3>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001fe8:	e002      	b.n	8001ff0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3b01      	subs	r3, #1
 8001fee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f9      	bne.n	8001fea <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7ff ff3e 	bl	8001e7c <LL_ADC_IsInternalRegulatorEnabled>
 8002000:	1e03      	subs	r3, r0, #0
 8002002:	d10f      	bne.n	8002024 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002008:	2210      	movs	r2, #16
 800200a:	431a      	orrs	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002014:	2201      	movs	r2, #1
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800201c:	231f      	movs	r3, #31
 800201e:	18fb      	adds	r3, r7, r3
 8002020:	2201      	movs	r2, #1
 8002022:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	0018      	movs	r0, r3
 800202a:	f7ff ff93 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 800202e:	0003      	movs	r3, r0
 8002030:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002036:	2210      	movs	r2, #16
 8002038:	4013      	ands	r3, r2
 800203a:	d000      	beq.n	800203e <HAL_ADC_Init+0xc6>
 800203c:	e122      	b.n	8002284 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d000      	beq.n	8002046 <HAL_ADC_Init+0xce>
 8002044:	e11e      	b.n	8002284 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204a:	4a99      	ldr	r2, [pc, #612]	; (80022b0 <HAL_ADC_Init+0x338>)
 800204c:	4013      	ands	r3, r2
 800204e:	2202      	movs	r2, #2
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	0018      	movs	r0, r3
 800205c:	f7ff ff46 	bl	8001eec <LL_ADC_IsEnabled>
 8002060:	1e03      	subs	r3, r0, #0
 8002062:	d000      	beq.n	8002066 <HAL_ADC_Init+0xee>
 8002064:	e0ad      	b.n	80021c2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	7e1b      	ldrb	r3, [r3, #24]
 800206e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8002070:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	7e5b      	ldrb	r3, [r3, #25]
 8002076:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8002078:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	7e9b      	ldrb	r3, [r3, #26]
 800207e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8002080:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	2b00      	cmp	r3, #0
 8002088:	d002      	beq.n	8002090 <HAL_ADC_Init+0x118>
 800208a:	2380      	movs	r3, #128	; 0x80
 800208c:	015b      	lsls	r3, r3, #5
 800208e:	e000      	b.n	8002092 <HAL_ADC_Init+0x11a>
 8002090:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8002092:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8002098:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	691b      	ldr	r3, [r3, #16]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	da04      	bge.n	80020ac <HAL_ADC_Init+0x134>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	085b      	lsrs	r3, r3, #1
 80020aa:	e001      	b.n	80020b0 <HAL_ADC_Init+0x138>
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80020b0:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	212c      	movs	r1, #44	; 0x2c
 80020b6:	5c5b      	ldrb	r3, [r3, r1]
 80020b8:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80020ba:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4313      	orrs	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2220      	movs	r2, #32
 80020c6:	5c9b      	ldrb	r3, [r3, r2]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d115      	bne.n	80020f8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	7e9b      	ldrb	r3, [r3, #26]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d105      	bne.n	80020e0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	2280      	movs	r2, #128	; 0x80
 80020d8:	0252      	lsls	r2, r2, #9
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
 80020de:	e00b      	b.n	80020f8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e4:	2220      	movs	r2, #32
 80020e6:	431a      	orrs	r2, r3
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f0:	2201      	movs	r2, #1
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00a      	beq.n	8002116 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002104:	23e0      	movs	r3, #224	; 0xe0
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800210e:	4313      	orrs	r3, r2
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	4313      	orrs	r3, r2
 8002114:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	4a65      	ldr	r2, [pc, #404]	; (80022b4 <HAL_ADC_Init+0x33c>)
 800211e:	4013      	ands	r3, r2
 8002120:	0019      	movs	r1, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	430a      	orrs	r2, r1
 800212a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	0f9b      	lsrs	r3, r3, #30
 8002132:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002138:	4313      	orrs	r3, r2
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	4313      	orrs	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	223c      	movs	r2, #60	; 0x3c
 8002144:	5c9b      	ldrb	r3, [r3, r2]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d111      	bne.n	800216e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	0f9b      	lsrs	r3, r3, #30
 8002150:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002156:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800215c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8002162:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	4313      	orrs	r3, r2
 8002168:	2201      	movs	r2, #1
 800216a:	4313      	orrs	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	4a50      	ldr	r2, [pc, #320]	; (80022b8 <HAL_ADC_Init+0x340>)
 8002176:	4013      	ands	r3, r2
 8002178:	0019      	movs	r1, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	430a      	orrs	r2, r1
 8002182:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	23c0      	movs	r3, #192	; 0xc0
 800218a:	061b      	lsls	r3, r3, #24
 800218c:	429a      	cmp	r2, r3
 800218e:	d018      	beq.n	80021c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	05db      	lsls	r3, r3, #23
 8002198:	429a      	cmp	r2, r3
 800219a:	d012      	beq.n	80021c2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	061b      	lsls	r3, r3, #24
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d00c      	beq.n	80021c2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80021a8:	4b44      	ldr	r3, [pc, #272]	; (80022bc <HAL_ADC_Init+0x344>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a44      	ldr	r2, [pc, #272]	; (80022c0 <HAL_ADC_Init+0x348>)
 80021ae:	4013      	ands	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	23f0      	movs	r3, #240	; 0xf0
 80021b8:	039b      	lsls	r3, r3, #14
 80021ba:	401a      	ands	r2, r3
 80021bc:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <HAL_ADC_Init+0x344>)
 80021be:	430a      	orrs	r2, r1
 80021c0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ca:	001a      	movs	r2, r3
 80021cc:	2100      	movs	r1, #0
 80021ce:	f7ff fd9c 	bl	8001d0a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021da:	493a      	ldr	r1, [pc, #232]	; (80022c4 <HAL_ADC_Init+0x34c>)
 80021dc:	001a      	movs	r2, r3
 80021de:	f7ff fd94 	bl	8001d0a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d109      	bne.n	80021fe <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2110      	movs	r1, #16
 80021f6:	4249      	negs	r1, r1
 80021f8:	430a      	orrs	r2, r1
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28
 80021fc:	e018      	b.n	8002230 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691a      	ldr	r2, [r3, #16]
 8002202:	2380      	movs	r3, #128	; 0x80
 8002204:	039b      	lsls	r3, r3, #14
 8002206:	429a      	cmp	r2, r3
 8002208:	d112      	bne.n	8002230 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	3b01      	subs	r3, #1
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	221c      	movs	r2, #28
 800221a:	4013      	ands	r3, r2
 800221c:	2210      	movs	r2, #16
 800221e:	4252      	negs	r2, r2
 8002220:	409a      	lsls	r2, r3
 8002222:	0011      	movs	r1, r2
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2100      	movs	r1, #0
 8002236:	0018      	movs	r0, r3
 8002238:	f7ff fd84 	bl	8001d44 <LL_ADC_GetSamplingTimeCommonChannels>
 800223c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002242:	429a      	cmp	r2, r3
 8002244:	d10b      	bne.n	800225e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002250:	2203      	movs	r2, #3
 8002252:	4393      	bics	r3, r2
 8002254:	2201      	movs	r2, #1
 8002256:	431a      	orrs	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800225c:	e01c      	b.n	8002298 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002262:	2212      	movs	r2, #18
 8002264:	4393      	bics	r3, r2
 8002266:	2210      	movs	r2, #16
 8002268:	431a      	orrs	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002272:	2201      	movs	r2, #1
 8002274:	431a      	orrs	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800227a:	231f      	movs	r3, #31
 800227c:	18fb      	adds	r3, r7, r3
 800227e:	2201      	movs	r2, #1
 8002280:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002282:	e009      	b.n	8002298 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002288:	2210      	movs	r2, #16
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002290:	231f      	movs	r3, #31
 8002292:	18fb      	adds	r3, r7, r3
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002298:	231f      	movs	r3, #31
 800229a:	18fb      	adds	r3, r7, r3
 800229c:	781b      	ldrb	r3, [r3, #0]
}
 800229e:	0018      	movs	r0, r3
 80022a0:	46bd      	mov	sp, r7
 80022a2:	b008      	add	sp, #32
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	20000008 	.word	0x20000008
 80022ac:	00030d40 	.word	0x00030d40
 80022b0:	fffffefd 	.word	0xfffffefd
 80022b4:	fffe0201 	.word	0xfffe0201
 80022b8:	1ffffc02 	.word	0x1ffffc02
 80022bc:	40012708 	.word	0x40012708
 80022c0:	ffc3ffff 	.word	0xffc3ffff
 80022c4:	07ffff04 	.word	0x07ffff04

080022c8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022c8:	b5b0      	push	{r4, r5, r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	0018      	movs	r0, r3
 80022da:	f7ff fe3b 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 80022de:	1e03      	subs	r3, r0, #0
 80022e0:	d16c      	bne.n	80023bc <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2254      	movs	r2, #84	; 0x54
 80022e6:	5c9b      	ldrb	r3, [r3, r2]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_Start_DMA+0x28>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e06c      	b.n	80023ca <HAL_ADC_Start_DMA+0x102>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2254      	movs	r2, #84	; 0x54
 80022f4:	2101      	movs	r1, #1
 80022f6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	4013      	ands	r3, r2
 8002302:	d113      	bne.n	800232c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	0018      	movs	r0, r3
 800230a:	f7ff fdef 	bl	8001eec <LL_ADC_IsEnabled>
 800230e:	1e03      	subs	r3, r0, #0
 8002310:	d004      	beq.n	800231c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	0018      	movs	r0, r3
 8002318:	f7ff fdd6 	bl	8001ec8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2101      	movs	r1, #1
 8002328:	430a      	orrs	r2, r1
 800232a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800232c:	2517      	movs	r5, #23
 800232e:	197c      	adds	r4, r7, r5
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	0018      	movs	r0, r3
 8002334:	f000 fa3e 	bl	80027b4 <ADC_Enable>
 8002338:	0003      	movs	r3, r0
 800233a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800233c:	002c      	movs	r4, r5
 800233e:	193b      	adds	r3, r7, r4
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d13e      	bne.n	80023c4 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234a:	4a22      	ldr	r2, [pc, #136]	; (80023d4 <HAL_ADC_Start_DMA+0x10c>)
 800234c:	4013      	ands	r3, r2
 800234e:	2280      	movs	r2, #128	; 0x80
 8002350:	0052      	lsls	r2, r2, #1
 8002352:	431a      	orrs	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002362:	4a1d      	ldr	r2, [pc, #116]	; (80023d8 <HAL_ADC_Start_DMA+0x110>)
 8002364:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800236a:	4a1c      	ldr	r2, [pc, #112]	; (80023dc <HAL_ADC_Start_DMA+0x114>)
 800236c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002372:	4a1b      	ldr	r2, [pc, #108]	; (80023e0 <HAL_ADC_Start_DMA+0x118>)
 8002374:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	221c      	movs	r2, #28
 800237c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2254      	movs	r2, #84	; 0x54
 8002382:	2100      	movs	r1, #0
 8002384:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2110      	movs	r1, #16
 8002392:	430a      	orrs	r2, r1
 8002394:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	3340      	adds	r3, #64	; 0x40
 80023a0:	0019      	movs	r1, r3
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	193c      	adds	r4, r7, r4
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f000 fe66 	bl	8003078 <HAL_DMA_Start_IT>
 80023ac:	0003      	movs	r3, r0
 80023ae:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	0018      	movs	r0, r3
 80023b6:	f7ff fdbb 	bl	8001f30 <LL_ADC_REG_StartConversion>
 80023ba:	e003      	b.n	80023c4 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023bc:	2317      	movs	r3, #23
 80023be:	18fb      	adds	r3, r7, r3
 80023c0:	2202      	movs	r2, #2
 80023c2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80023c4:	2317      	movs	r3, #23
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	781b      	ldrb	r3, [r3, #0]
}
 80023ca:	0018      	movs	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	b006      	add	sp, #24
 80023d0:	bdb0      	pop	{r4, r5, r7, pc}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	fffff0fe 	.word	0xfffff0fe
 80023d8:	0800297d 	.word	0x0800297d
 80023dc:	08002a45 	.word	0x08002a45
 80023e0:	08002a63 	.word	0x08002a63

080023e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80023ec:	46c0      	nop			; (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b002      	add	sp, #8
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80023fc:	46c0      	nop			; (mov r8, r8)
 80023fe:	46bd      	mov	sp, r7
 8002400:	b002      	add	sp, #8
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240e:	2317      	movs	r3, #23
 8002410:	18fb      	adds	r3, r7, r3
 8002412:	2200      	movs	r2, #0
 8002414:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002416:	2300      	movs	r3, #0
 8002418:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2254      	movs	r2, #84	; 0x54
 800241e:	5c9b      	ldrb	r3, [r3, r2]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d101      	bne.n	8002428 <HAL_ADC_ConfigChannel+0x24>
 8002424:	2302      	movs	r3, #2
 8002426:	e1c0      	b.n	80027aa <HAL_ADC_ConfigChannel+0x3a6>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2254      	movs	r2, #84	; 0x54
 800242c:	2101      	movs	r1, #1
 800242e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	0018      	movs	r0, r3
 8002436:	f7ff fd8d 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 800243a:	1e03      	subs	r3, r0, #0
 800243c:	d000      	beq.n	8002440 <HAL_ADC_ConfigChannel+0x3c>
 800243e:	e1a3      	b.n	8002788 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d100      	bne.n	800244a <HAL_ADC_ConfigChannel+0x46>
 8002448:	e143      	b.n	80026d2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	2380      	movs	r3, #128	; 0x80
 8002450:	061b      	lsls	r3, r3, #24
 8002452:	429a      	cmp	r2, r3
 8002454:	d004      	beq.n	8002460 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800245a:	4ac1      	ldr	r2, [pc, #772]	; (8002760 <HAL_ADC_ConfigChannel+0x35c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d108      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	0019      	movs	r1, r3
 800246a:	0010      	movs	r0, r2
 800246c:	f7ff fcb2 	bl	8001dd4 <LL_ADC_REG_SetSequencerChAdd>
 8002470:	e0c9      	b.n	8002606 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	211f      	movs	r1, #31
 800247c:	400b      	ands	r3, r1
 800247e:	210f      	movs	r1, #15
 8002480:	4099      	lsls	r1, r3
 8002482:	000b      	movs	r3, r1
 8002484:	43db      	mvns	r3, r3
 8002486:	4013      	ands	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	035b      	lsls	r3, r3, #13
 8002490:	0b5b      	lsrs	r3, r3, #13
 8002492:	d105      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x9c>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	0e9b      	lsrs	r3, r3, #26
 800249a:	221f      	movs	r2, #31
 800249c:	4013      	ands	r3, r2
 800249e:	e098      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2201      	movs	r2, #1
 80024a6:	4013      	ands	r3, r2
 80024a8:	d000      	beq.n	80024ac <HAL_ADC_ConfigChannel+0xa8>
 80024aa:	e091      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x1cc>
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2202      	movs	r2, #2
 80024b2:	4013      	ands	r3, r2
 80024b4:	d000      	beq.n	80024b8 <HAL_ADC_ConfigChannel+0xb4>
 80024b6:	e089      	b.n	80025cc <HAL_ADC_ConfigChannel+0x1c8>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2204      	movs	r2, #4
 80024be:	4013      	ands	r3, r2
 80024c0:	d000      	beq.n	80024c4 <HAL_ADC_ConfigChannel+0xc0>
 80024c2:	e081      	b.n	80025c8 <HAL_ADC_ConfigChannel+0x1c4>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2208      	movs	r2, #8
 80024ca:	4013      	ands	r3, r2
 80024cc:	d000      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0xcc>
 80024ce:	e079      	b.n	80025c4 <HAL_ADC_ConfigChannel+0x1c0>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2210      	movs	r2, #16
 80024d6:	4013      	ands	r3, r2
 80024d8:	d000      	beq.n	80024dc <HAL_ADC_ConfigChannel+0xd8>
 80024da:	e071      	b.n	80025c0 <HAL_ADC_ConfigChannel+0x1bc>
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2220      	movs	r2, #32
 80024e2:	4013      	ands	r3, r2
 80024e4:	d000      	beq.n	80024e8 <HAL_ADC_ConfigChannel+0xe4>
 80024e6:	e069      	b.n	80025bc <HAL_ADC_ConfigChannel+0x1b8>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2240      	movs	r2, #64	; 0x40
 80024ee:	4013      	ands	r3, r2
 80024f0:	d000      	beq.n	80024f4 <HAL_ADC_ConfigChannel+0xf0>
 80024f2:	e061      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x1b4>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2280      	movs	r2, #128	; 0x80
 80024fa:	4013      	ands	r3, r2
 80024fc:	d000      	beq.n	8002500 <HAL_ADC_ConfigChannel+0xfc>
 80024fe:	e059      	b.n	80025b4 <HAL_ADC_ConfigChannel+0x1b0>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	2380      	movs	r3, #128	; 0x80
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	4013      	ands	r3, r2
 800250a:	d151      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x1ac>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2380      	movs	r3, #128	; 0x80
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	4013      	ands	r3, r2
 8002516:	d149      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x1a8>
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	2380      	movs	r3, #128	; 0x80
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	4013      	ands	r3, r2
 8002522:	d141      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x1a4>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	2380      	movs	r3, #128	; 0x80
 800252a:	011b      	lsls	r3, r3, #4
 800252c:	4013      	ands	r3, r2
 800252e:	d139      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x1a0>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	015b      	lsls	r3, r3, #5
 8002538:	4013      	ands	r3, r2
 800253a:	d131      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x19c>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	2380      	movs	r3, #128	; 0x80
 8002542:	019b      	lsls	r3, r3, #6
 8002544:	4013      	ands	r3, r2
 8002546:	d129      	bne.n	800259c <HAL_ADC_ConfigChannel+0x198>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	2380      	movs	r3, #128	; 0x80
 800254e:	01db      	lsls	r3, r3, #7
 8002550:	4013      	ands	r3, r2
 8002552:	d121      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x194>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	4013      	ands	r3, r2
 800255e:	d119      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x190>
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	2380      	movs	r3, #128	; 0x80
 8002566:	025b      	lsls	r3, r3, #9
 8002568:	4013      	ands	r3, r2
 800256a:	d111      	bne.n	8002590 <HAL_ADC_ConfigChannel+0x18c>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	2380      	movs	r3, #128	; 0x80
 8002572:	029b      	lsls	r3, r3, #10
 8002574:	4013      	ands	r3, r2
 8002576:	d109      	bne.n	800258c <HAL_ADC_ConfigChannel+0x188>
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	2380      	movs	r3, #128	; 0x80
 800257e:	02db      	lsls	r3, r3, #11
 8002580:	4013      	ands	r3, r2
 8002582:	d001      	beq.n	8002588 <HAL_ADC_ConfigChannel+0x184>
 8002584:	2312      	movs	r3, #18
 8002586:	e024      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 8002588:	2300      	movs	r3, #0
 800258a:	e022      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 800258c:	2311      	movs	r3, #17
 800258e:	e020      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 8002590:	2310      	movs	r3, #16
 8002592:	e01e      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 8002594:	230f      	movs	r3, #15
 8002596:	e01c      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 8002598:	230e      	movs	r3, #14
 800259a:	e01a      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 800259c:	230d      	movs	r3, #13
 800259e:	e018      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025a0:	230c      	movs	r3, #12
 80025a2:	e016      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025a4:	230b      	movs	r3, #11
 80025a6:	e014      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025a8:	230a      	movs	r3, #10
 80025aa:	e012      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025ac:	2309      	movs	r3, #9
 80025ae:	e010      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025b0:	2308      	movs	r3, #8
 80025b2:	e00e      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025b4:	2307      	movs	r3, #7
 80025b6:	e00c      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025b8:	2306      	movs	r3, #6
 80025ba:	e00a      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025bc:	2305      	movs	r3, #5
 80025be:	e008      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025c0:	2304      	movs	r3, #4
 80025c2:	e006      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025c4:	2303      	movs	r3, #3
 80025c6:	e004      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e002      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025cc:	2301      	movs	r3, #1
 80025ce:	e000      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x1ce>
 80025d0:	2300      	movs	r3, #0
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	6852      	ldr	r2, [r2, #4]
 80025d6:	201f      	movs	r0, #31
 80025d8:	4002      	ands	r2, r0
 80025da:	4093      	lsls	r3, r2
 80025dc:	000a      	movs	r2, r1
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	089b      	lsrs	r3, r3, #2
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d808      	bhi.n	8002606 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6818      	ldr	r0, [r3, #0]
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	6859      	ldr	r1, [r3, #4]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	001a      	movs	r2, r3
 8002602:	f7ff fbc7 	bl	8001d94 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6818      	ldr	r0, [r3, #0]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6819      	ldr	r1, [r3, #0]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	001a      	movs	r2, r3
 8002614:	f7ff fc02 	bl	8001e1c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	db00      	blt.n	8002622 <HAL_ADC_ConfigChannel+0x21e>
 8002620:	e0bc      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002622:	4b50      	ldr	r3, [pc, #320]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 8002624:	0018      	movs	r0, r3
 8002626:	f7ff fb63 	bl	8001cf0 <LL_ADC_GetCommonPathInternalCh>
 800262a:	0003      	movs	r3, r0
 800262c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a4d      	ldr	r2, [pc, #308]	; (8002768 <HAL_ADC_ConfigChannel+0x364>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d122      	bne.n	800267e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	2380      	movs	r3, #128	; 0x80
 800263c:	041b      	lsls	r3, r3, #16
 800263e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002640:	d11d      	bne.n	800267e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	2280      	movs	r2, #128	; 0x80
 8002646:	0412      	lsls	r2, r2, #16
 8002648:	4313      	orrs	r3, r2
 800264a:	4a46      	ldr	r2, [pc, #280]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 800264c:	0019      	movs	r1, r3
 800264e:	0010      	movs	r0, r2
 8002650:	f7ff fb3a 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002654:	4b45      	ldr	r3, [pc, #276]	; (800276c <HAL_ADC_ConfigChannel+0x368>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4945      	ldr	r1, [pc, #276]	; (8002770 <HAL_ADC_ConfigChannel+0x36c>)
 800265a:	0018      	movs	r0, r3
 800265c:	f7fd fd52 	bl	8000104 <__udivsi3>
 8002660:	0003      	movs	r3, r0
 8002662:	1c5a      	adds	r2, r3, #1
 8002664:	0013      	movs	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	189b      	adds	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800266e:	e002      	b.n	8002676 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3b01      	subs	r3, #1
 8002674:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f9      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800267c:	e08e      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a3c      	ldr	r2, [pc, #240]	; (8002774 <HAL_ADC_ConfigChannel+0x370>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d10e      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	045b      	lsls	r3, r3, #17
 800268e:	4013      	ands	r3, r2
 8002690:	d109      	bne.n	80026a6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	2280      	movs	r2, #128	; 0x80
 8002696:	0452      	lsls	r2, r2, #17
 8002698:	4313      	orrs	r3, r2
 800269a:	4a32      	ldr	r2, [pc, #200]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 800269c:	0019      	movs	r1, r3
 800269e:	0010      	movs	r0, r2
 80026a0:	f7ff fb12 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
 80026a4:	e07a      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a33      	ldr	r2, [pc, #204]	; (8002778 <HAL_ADC_ConfigChannel+0x374>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d000      	beq.n	80026b2 <HAL_ADC_ConfigChannel+0x2ae>
 80026b0:	e074      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	2380      	movs	r3, #128	; 0x80
 80026b6:	03db      	lsls	r3, r3, #15
 80026b8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80026ba:	d000      	beq.n	80026be <HAL_ADC_ConfigChannel+0x2ba>
 80026bc:	e06e      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	2280      	movs	r2, #128	; 0x80
 80026c2:	03d2      	lsls	r2, r2, #15
 80026c4:	4313      	orrs	r3, r2
 80026c6:	4a27      	ldr	r2, [pc, #156]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 80026c8:	0019      	movs	r1, r3
 80026ca:	0010      	movs	r0, r2
 80026cc:	f7ff fafc 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
 80026d0:	e064      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	2380      	movs	r3, #128	; 0x80
 80026d8:	061b      	lsls	r3, r3, #24
 80026da:	429a      	cmp	r2, r3
 80026dc:	d004      	beq.n	80026e8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80026e2:	4a1f      	ldr	r2, [pc, #124]	; (8002760 <HAL_ADC_ConfigChannel+0x35c>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d107      	bne.n	80026f8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	0019      	movs	r1, r3
 80026f2:	0010      	movs	r0, r2
 80026f4:	f7ff fb7f 	bl	8001df6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	da4d      	bge.n	800279c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002700:	4b18      	ldr	r3, [pc, #96]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 8002702:	0018      	movs	r0, r3
 8002704:	f7ff faf4 	bl	8001cf0 <LL_ADC_GetCommonPathInternalCh>
 8002708:	0003      	movs	r3, r0
 800270a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a15      	ldr	r2, [pc, #84]	; (8002768 <HAL_ADC_ConfigChannel+0x364>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d108      	bne.n	8002728 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	4a18      	ldr	r2, [pc, #96]	; (800277c <HAL_ADC_ConfigChannel+0x378>)
 800271a:	4013      	ands	r3, r2
 800271c:	4a11      	ldr	r2, [pc, #68]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 800271e:	0019      	movs	r1, r3
 8002720:	0010      	movs	r0, r2
 8002722:	f7ff fad1 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
 8002726:	e039      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a11      	ldr	r2, [pc, #68]	; (8002774 <HAL_ADC_ConfigChannel+0x370>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d108      	bne.n	8002744 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002732:	693b      	ldr	r3, [r7, #16]
 8002734:	4a12      	ldr	r2, [pc, #72]	; (8002780 <HAL_ADC_ConfigChannel+0x37c>)
 8002736:	4013      	ands	r3, r2
 8002738:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 800273a:	0019      	movs	r1, r3
 800273c:	0010      	movs	r0, r2
 800273e:	f7ff fac3 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
 8002742:	e02b      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a0b      	ldr	r2, [pc, #44]	; (8002778 <HAL_ADC_ConfigChannel+0x374>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d126      	bne.n	800279c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4a0c      	ldr	r2, [pc, #48]	; (8002784 <HAL_ADC_ConfigChannel+0x380>)
 8002752:	4013      	ands	r3, r2
 8002754:	4a03      	ldr	r2, [pc, #12]	; (8002764 <HAL_ADC_ConfigChannel+0x360>)
 8002756:	0019      	movs	r1, r3
 8002758:	0010      	movs	r0, r2
 800275a:	f7ff fab5 	bl	8001cc8 <LL_ADC_SetCommonPathInternalCh>
 800275e:	e01d      	b.n	800279c <HAL_ADC_ConfigChannel+0x398>
 8002760:	80000004 	.word	0x80000004
 8002764:	40012708 	.word	0x40012708
 8002768:	b0001000 	.word	0xb0001000
 800276c:	20000008 	.word	0x20000008
 8002770:	00030d40 	.word	0x00030d40
 8002774:	b8004000 	.word	0xb8004000
 8002778:	b4002000 	.word	0xb4002000
 800277c:	ff7fffff 	.word	0xff7fffff
 8002780:	feffffff 	.word	0xfeffffff
 8002784:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800278c:	2220      	movs	r2, #32
 800278e:	431a      	orrs	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002794:	2317      	movs	r3, #23
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	2201      	movs	r2, #1
 800279a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2254      	movs	r2, #84	; 0x54
 80027a0:	2100      	movs	r1, #0
 80027a2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80027a4:	2317      	movs	r3, #23
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	781b      	ldrb	r3, [r3, #0]
}
 80027aa:	0018      	movs	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b006      	add	sp, #24
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	46c0      	nop			; (mov r8, r8)

080027b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80027bc:	2300      	movs	r3, #0
 80027be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	0018      	movs	r0, r3
 80027c6:	f7ff fb91 	bl	8001eec <LL_ADC_IsEnabled>
 80027ca:	1e03      	subs	r3, r0, #0
 80027cc:	d000      	beq.n	80027d0 <ADC_Enable+0x1c>
 80027ce:	e069      	b.n	80028a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	4a36      	ldr	r2, [pc, #216]	; (80028b0 <ADC_Enable+0xfc>)
 80027d8:	4013      	ands	r3, r2
 80027da:	d00d      	beq.n	80027f8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e0:	2210      	movs	r2, #16
 80027e2:	431a      	orrs	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ec:	2201      	movs	r2, #1
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e056      	b.n	80028a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	0018      	movs	r0, r3
 80027fe:	f7ff fb51 	bl	8001ea4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8002802:	4b2c      	ldr	r3, [pc, #176]	; (80028b4 <ADC_Enable+0x100>)
 8002804:	0018      	movs	r0, r3
 8002806:	f7ff fa73 	bl	8001cf0 <LL_ADC_GetCommonPathInternalCh>
 800280a:	0002      	movs	r2, r0
 800280c:	2380      	movs	r3, #128	; 0x80
 800280e:	041b      	lsls	r3, r3, #16
 8002810:	4013      	ands	r3, r2
 8002812:	d00f      	beq.n	8002834 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002814:	4b28      	ldr	r3, [pc, #160]	; (80028b8 <ADC_Enable+0x104>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4928      	ldr	r1, [pc, #160]	; (80028bc <ADC_Enable+0x108>)
 800281a:	0018      	movs	r0, r3
 800281c:	f7fd fc72 	bl	8000104 <__udivsi3>
 8002820:	0003      	movs	r3, r0
 8002822:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8002824:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002826:	e002      	b.n	800282e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	3b01      	subs	r3, #1
 800282c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800282e:	68bb      	ldr	r3, [r7, #8]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1f9      	bne.n	8002828 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	7e5b      	ldrb	r3, [r3, #25]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d033      	beq.n	80028a4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800283c:	f7ff fa3a 	bl	8001cb4 <HAL_GetTick>
 8002840:	0003      	movs	r3, r0
 8002842:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002844:	e027      	b.n	8002896 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	0018      	movs	r0, r3
 800284c:	f7ff fb4e 	bl	8001eec <LL_ADC_IsEnabled>
 8002850:	1e03      	subs	r3, r0, #0
 8002852:	d104      	bne.n	800285e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	0018      	movs	r0, r3
 800285a:	f7ff fb23 	bl	8001ea4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800285e:	f7ff fa29 	bl	8001cb4 <HAL_GetTick>
 8002862:	0002      	movs	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d914      	bls.n	8002896 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2201      	movs	r2, #1
 8002874:	4013      	ands	r3, r2
 8002876:	2b01      	cmp	r3, #1
 8002878:	d00d      	beq.n	8002896 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287e:	2210      	movs	r2, #16
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800288a:	2201      	movs	r2, #1
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e007      	b.n	80028a6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2201      	movs	r2, #1
 800289e:	4013      	ands	r3, r2
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d1d0      	bne.n	8002846 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	0018      	movs	r0, r3
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b004      	add	sp, #16
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	80000017 	.word	0x80000017
 80028b4:	40012708 	.word	0x40012708
 80028b8:	20000008 	.word	0x20000008
 80028bc:	00030d40 	.word	0x00030d40

080028c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f7ff fb1e 	bl	8001f0e <LL_ADC_IsDisableOngoing>
 80028d2:	0003      	movs	r3, r0
 80028d4:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	0018      	movs	r0, r3
 80028dc:	f7ff fb06 	bl	8001eec <LL_ADC_IsEnabled>
 80028e0:	1e03      	subs	r3, r0, #0
 80028e2:	d046      	beq.n	8002972 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d143      	bne.n	8002972 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	2205      	movs	r2, #5
 80028f2:	4013      	ands	r3, r2
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d10d      	bne.n	8002914 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	0018      	movs	r0, r3
 80028fe:	f7ff fae3 	bl	8001ec8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2203      	movs	r2, #3
 8002908:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800290a:	f7ff f9d3 	bl	8001cb4 <HAL_GetTick>
 800290e:	0003      	movs	r3, r0
 8002910:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002912:	e028      	b.n	8002966 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002918:	2210      	movs	r2, #16
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002924:	2201      	movs	r2, #1
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e021      	b.n	8002974 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002930:	f7ff f9c0 	bl	8001cb4 <HAL_GetTick>
 8002934:	0002      	movs	r2, r0
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d913      	bls.n	8002966 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	2201      	movs	r2, #1
 8002946:	4013      	ands	r3, r2
 8002948:	d00d      	beq.n	8002966 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	2210      	movs	r2, #16
 8002950:	431a      	orrs	r2, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800295a:	2201      	movs	r2, #1
 800295c:	431a      	orrs	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e006      	b.n	8002974 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2201      	movs	r2, #1
 800296e:	4013      	ands	r3, r2
 8002970:	d1de      	bne.n	8002930 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	0018      	movs	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	b004      	add	sp, #16
 800297a:	bd80      	pop	{r7, pc}

0800297c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002988:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298e:	2250      	movs	r2, #80	; 0x50
 8002990:	4013      	ands	r3, r2
 8002992:	d141      	bne.n	8002a18 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002998:	2280      	movs	r2, #128	; 0x80
 800299a:	0092      	lsls	r2, r2, #2
 800299c:	431a      	orrs	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	0018      	movs	r0, r3
 80029a8:	f7ff f9e3 	bl	8001d72 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029ac:	1e03      	subs	r3, r0, #0
 80029ae:	d02e      	beq.n	8002a0e <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	7e9b      	ldrb	r3, [r3, #26]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d12a      	bne.n	8002a0e <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2208      	movs	r2, #8
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b08      	cmp	r3, #8
 80029c4:	d123      	bne.n	8002a0e <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	0018      	movs	r0, r3
 80029cc:	f7ff fac2 	bl	8001f54 <LL_ADC_REG_IsConversionOngoing>
 80029d0:	1e03      	subs	r3, r0, #0
 80029d2:	d110      	bne.n	80029f6 <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	210c      	movs	r1, #12
 80029e0:	438a      	bics	r2, r1
 80029e2:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e8:	4a15      	ldr	r2, [pc, #84]	; (8002a40 <ADC_DMAConvCplt+0xc4>)
 80029ea:	4013      	ands	r3, r2
 80029ec:	2201      	movs	r2, #1
 80029ee:	431a      	orrs	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	659a      	str	r2, [r3, #88]	; 0x58
 80029f4:	e00b      	b.n	8002a0e <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fa:	2220      	movs	r2, #32
 80029fc:	431a      	orrs	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a06:	2201      	movs	r2, #1
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	0018      	movs	r0, r3
 8002a12:	f7fe fe47 	bl	80016a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a16:	e00f      	b.n	8002a38 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d004      	beq.n	8002a2c <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	0018      	movs	r0, r3
 8002a26:	f7ff fce5 	bl	80023f4 <HAL_ADC_ErrorCallback>
}
 8002a2a:	e005      	b.n	8002a38 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	0010      	movs	r0, r2
 8002a36:	4798      	blx	r3
}
 8002a38:	46c0      	nop			; (mov r8, r8)
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	fffffefe 	.word	0xfffffefe

08002a44 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	0018      	movs	r0, r3
 8002a56:	f7ff fcc5 	bl	80023e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b004      	add	sp, #16
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a74:	2240      	movs	r2, #64	; 0x40
 8002a76:	431a      	orrs	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a80:	2204      	movs	r2, #4
 8002a82:	431a      	orrs	r2, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f7ff fcb2 	bl	80023f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a90:	46c0      	nop			; (mov r8, r8)
 8002a92:	46bd      	mov	sp, r7
 8002a94:	b004      	add	sp, #16
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <LL_ADC_SetCalibrationFactor>:
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	22b4      	movs	r2, #180	; 0xb4
 8002aa6:	589b      	ldr	r3, [r3, r2]
 8002aa8:	227f      	movs	r2, #127	; 0x7f
 8002aaa:	4393      	bics	r3, r2
 8002aac:	001a      	movs	r2, r3
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	21b4      	movs	r1, #180	; 0xb4
 8002ab6:	505a      	str	r2, [r3, r1]
}
 8002ab8:	46c0      	nop			; (mov r8, r8)
 8002aba:	46bd      	mov	sp, r7
 8002abc:	b002      	add	sp, #8
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <LL_ADC_GetCalibrationFactor>:
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	22b4      	movs	r2, #180	; 0xb4
 8002acc:	589b      	ldr	r3, [r3, r2]
 8002ace:	227f      	movs	r2, #127	; 0x7f
 8002ad0:	4013      	ands	r3, r2
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b002      	add	sp, #8
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <LL_ADC_Enable>:
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	4a04      	ldr	r2, [pc, #16]	; (8002afc <LL_ADC_Enable+0x20>)
 8002aea:	4013      	ands	r3, r2
 8002aec:	2201      	movs	r2, #1
 8002aee:	431a      	orrs	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	609a      	str	r2, [r3, #8]
}
 8002af4:	46c0      	nop			; (mov r8, r8)
 8002af6:	46bd      	mov	sp, r7
 8002af8:	b002      	add	sp, #8
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	7fffffe8 	.word	0x7fffffe8

08002b00 <LL_ADC_Disable>:
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	4a04      	ldr	r2, [pc, #16]	; (8002b20 <LL_ADC_Disable+0x20>)
 8002b0e:	4013      	ands	r3, r2
 8002b10:	2202      	movs	r2, #2
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	609a      	str	r2, [r3, #8]
}
 8002b18:	46c0      	nop			; (mov r8, r8)
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	b002      	add	sp, #8
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	7fffffe8 	.word	0x7fffffe8

08002b24 <LL_ADC_IsEnabled>:
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2201      	movs	r2, #1
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d101      	bne.n	8002b3c <LL_ADC_IsEnabled+0x18>
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e000      	b.n	8002b3e <LL_ADC_IsEnabled+0x1a>
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b002      	add	sp, #8
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <LL_ADC_StartCalibration>:
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	4a05      	ldr	r2, [pc, #20]	; (8002b6c <LL_ADC_StartCalibration+0x24>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	2280      	movs	r2, #128	; 0x80
 8002b5a:	0612      	lsls	r2, r2, #24
 8002b5c:	431a      	orrs	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	609a      	str	r2, [r3, #8]
}
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b002      	add	sp, #8
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	46c0      	nop			; (mov r8, r8)
 8002b6c:	7fffffe8 	.word	0x7fffffe8

08002b70 <LL_ADC_IsCalibrationOnGoing>:
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	0fdb      	lsrs	r3, r3, #31
 8002b7e:	07da      	lsls	r2, r3, #31
 8002b80:	2380      	movs	r3, #128	; 0x80
 8002b82:	061b      	lsls	r3, r3, #24
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d101      	bne.n	8002b8c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e000      	b.n	8002b8e <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	0018      	movs	r0, r3
 8002b90:	46bd      	mov	sp, r7
 8002b92:	b002      	add	sp, #8
 8002b94:	bd80      	pop	{r7, pc}
	...

08002b98 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002b98:	b590      	push	{r4, r7, lr}
 8002b9a:	b089      	sub	sp, #36	; 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2254      	movs	r2, #84	; 0x54
 8002bac:	5c9b      	ldrb	r3, [r3, r2]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d101      	bne.n	8002bb6 <HAL_ADCEx_Calibration_Start+0x1e>
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	e0ba      	b.n	8002d2c <HAL_ADCEx_Calibration_Start+0x194>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2254      	movs	r2, #84	; 0x54
 8002bba:	2101      	movs	r1, #1
 8002bbc:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bbe:	2317      	movs	r3, #23
 8002bc0:	18fc      	adds	r4, r7, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f7ff fe7b 	bl	80028c0 <ADC_Disable>
 8002bca:	0003      	movs	r3, r0
 8002bcc:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f7ff ffa6 	bl	8002b24 <LL_ADC_IsEnabled>
 8002bd8:	1e03      	subs	r3, r0, #0
 8002bda:	d000      	beq.n	8002bde <HAL_ADCEx_Calibration_Start+0x46>
 8002bdc:	e099      	b.n	8002d12 <HAL_ADCEx_Calibration_Start+0x17a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002be2:	4a54      	ldr	r2, [pc, #336]	; (8002d34 <HAL_ADCEx_Calibration_Start+0x19c>)
 8002be4:	4013      	ands	r3, r2
 8002be6:	2202      	movs	r2, #2
 8002be8:	431a      	orrs	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	4a50      	ldr	r2, [pc, #320]	; (8002d38 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68da      	ldr	r2, [r3, #12]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	494d      	ldr	r1, [pc, #308]	; (8002d3c <HAL_ADCEx_Calibration_Start+0x1a4>)
 8002c06:	400a      	ands	r2, r1
 8002c08:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	61fb      	str	r3, [r7, #28]
 8002c0e:	e02d      	b.n	8002c6c <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f7ff ff97 	bl	8002b48 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c1a:	e014      	b.n	8002c46 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	4a46      	ldr	r2, [pc, #280]	; (8002d40 <HAL_ADCEx_Calibration_Start+0x1a8>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d90d      	bls.n	8002c46 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2e:	2212      	movs	r2, #18
 8002c30:	4393      	bics	r3, r2
 8002c32:	2210      	movs	r2, #16
 8002c34:	431a      	orrs	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2254      	movs	r2, #84	; 0x54
 8002c3e:	2100      	movs	r1, #0
 8002c40:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e072      	b.n	8002d2c <HAL_ADCEx_Calibration_Start+0x194>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f7ff ff90 	bl	8002b70 <LL_ADC_IsCalibrationOnGoing>
 8002c50:	1e03      	subs	r3, r0, #0
 8002c52:	d1e3      	bne.n	8002c1c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	0018      	movs	r0, r3
 8002c5a:	f7ff ff31 	bl	8002ac0 <LL_ADC_GetCalibrationFactor>
 8002c5e:	0002      	movs	r2, r0
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	189b      	adds	r3, r3, r2
 8002c64:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3301      	adds	r3, #1
 8002c6a:	61fb      	str	r3, [r7, #28]
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	2b07      	cmp	r3, #7
 8002c70:	d9ce      	bls.n	8002c10 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8002c72:	69f9      	ldr	r1, [r7, #28]
 8002c74:	69b8      	ldr	r0, [r7, #24]
 8002c76:	f7fd fa45 	bl	8000104 <__udivsi3>
 8002c7a:	0003      	movs	r3, r0
 8002c7c:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	0018      	movs	r0, r3
 8002c84:	f7ff ff2a 	bl	8002adc <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	0011      	movs	r1, r2
 8002c90:	0018      	movs	r0, r3
 8002c92:	f7ff ff01 	bl	8002a98 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f7ff ff30 	bl	8002b00 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ca0:	f7ff f808 	bl	8001cb4 <HAL_GetTick>
 8002ca4:	0003      	movs	r3, r0
 8002ca6:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ca8:	e01b      	b.n	8002ce2 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002caa:	f7ff f803 	bl	8001cb4 <HAL_GetTick>
 8002cae:	0002      	movs	r2, r0
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d914      	bls.n	8002ce2 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	f7ff ff31 	bl	8002b24 <LL_ADC_IsEnabled>
 8002cc2:	1e03      	subs	r3, r0, #0
 8002cc4:	d00d      	beq.n	8002ce2 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cca:	2210      	movs	r2, #16
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e024      	b.n	8002d2c <HAL_ADCEx_Calibration_Start+0x194>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f7ff ff1c 	bl	8002b24 <LL_ADC_IsEnabled>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d1dc      	bne.n	8002caa <HAL_ADCEx_Calibration_Start+0x112>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68d9      	ldr	r1, [r3, #12]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d04:	2203      	movs	r2, #3
 8002d06:	4393      	bics	r3, r2
 8002d08:	2201      	movs	r2, #1
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	659a      	str	r2, [r3, #88]	; 0x58
 8002d10:	e005      	b.n	8002d1e <HAL_ADCEx_Calibration_Start+0x186>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d16:	2210      	movs	r2, #16
 8002d18:	431a      	orrs	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2254      	movs	r2, #84	; 0x54
 8002d22:	2100      	movs	r1, #0
 8002d24:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002d26:	2317      	movs	r3, #23
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	781b      	ldrb	r3, [r3, #0]
}
 8002d2c:	0018      	movs	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b009      	add	sp, #36	; 0x24
 8002d32:	bd90      	pop	{r4, r7, pc}
 8002d34:	fffffefd 	.word	0xfffffefd
 8002d38:	00008003 	.word	0x00008003
 8002d3c:	ffff7ffc 	.word	0xffff7ffc
 8002d40:	0002f1ff 	.word	0x0002f1ff

08002d44 <__NVIC_EnableIRQ>:
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	0002      	movs	r2, r0
 8002d4c:	1dfb      	adds	r3, r7, #7
 8002d4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002d50:	1dfb      	adds	r3, r7, #7
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b7f      	cmp	r3, #127	; 0x7f
 8002d56:	d809      	bhi.n	8002d6c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d58:	1dfb      	adds	r3, r7, #7
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	001a      	movs	r2, r3
 8002d5e:	231f      	movs	r3, #31
 8002d60:	401a      	ands	r2, r3
 8002d62:	4b04      	ldr	r3, [pc, #16]	; (8002d74 <__NVIC_EnableIRQ+0x30>)
 8002d64:	2101      	movs	r1, #1
 8002d66:	4091      	lsls	r1, r2
 8002d68:	000a      	movs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	e000e100 	.word	0xe000e100

08002d78 <__NVIC_DisableIRQ>:
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	0002      	movs	r2, r0
 8002d80:	1dfb      	adds	r3, r7, #7
 8002d82:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002d84:	1dfb      	adds	r3, r7, #7
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b7f      	cmp	r3, #127	; 0x7f
 8002d8a:	d810      	bhi.n	8002dae <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d8c:	1dfb      	adds	r3, r7, #7
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	001a      	movs	r2, r3
 8002d92:	231f      	movs	r3, #31
 8002d94:	4013      	ands	r3, r2
 8002d96:	4908      	ldr	r1, [pc, #32]	; (8002db8 <__NVIC_DisableIRQ+0x40>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	0013      	movs	r3, r2
 8002d9e:	2280      	movs	r2, #128	; 0x80
 8002da0:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002da2:	f3bf 8f4f 	dsb	sy
}
 8002da6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8002da8:	f3bf 8f6f 	isb	sy
}
 8002dac:	46c0      	nop			; (mov r8, r8)
}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	46bd      	mov	sp, r7
 8002db2:	b002      	add	sp, #8
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	e000e100 	.word	0xe000e100

08002dbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dbc:	b590      	push	{r4, r7, lr}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	6039      	str	r1, [r7, #0]
 8002dc6:	1dfb      	adds	r3, r7, #7
 8002dc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dca:	1dfb      	adds	r3, r7, #7
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b7f      	cmp	r3, #127	; 0x7f
 8002dd0:	d828      	bhi.n	8002e24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002dd2:	4a2f      	ldr	r2, [pc, #188]	; (8002e90 <__NVIC_SetPriority+0xd4>)
 8002dd4:	1dfb      	adds	r3, r7, #7
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	b25b      	sxtb	r3, r3
 8002dda:	089b      	lsrs	r3, r3, #2
 8002ddc:	33c0      	adds	r3, #192	; 0xc0
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	589b      	ldr	r3, [r3, r2]
 8002de2:	1dfa      	adds	r2, r7, #7
 8002de4:	7812      	ldrb	r2, [r2, #0]
 8002de6:	0011      	movs	r1, r2
 8002de8:	2203      	movs	r2, #3
 8002dea:	400a      	ands	r2, r1
 8002dec:	00d2      	lsls	r2, r2, #3
 8002dee:	21ff      	movs	r1, #255	; 0xff
 8002df0:	4091      	lsls	r1, r2
 8002df2:	000a      	movs	r2, r1
 8002df4:	43d2      	mvns	r2, r2
 8002df6:	401a      	ands	r2, r3
 8002df8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	019b      	lsls	r3, r3, #6
 8002dfe:	22ff      	movs	r2, #255	; 0xff
 8002e00:	401a      	ands	r2, r3
 8002e02:	1dfb      	adds	r3, r7, #7
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	0018      	movs	r0, r3
 8002e08:	2303      	movs	r3, #3
 8002e0a:	4003      	ands	r3, r0
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e10:	481f      	ldr	r0, [pc, #124]	; (8002e90 <__NVIC_SetPriority+0xd4>)
 8002e12:	1dfb      	adds	r3, r7, #7
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	b25b      	sxtb	r3, r3
 8002e18:	089b      	lsrs	r3, r3, #2
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	33c0      	adds	r3, #192	; 0xc0
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e22:	e031      	b.n	8002e88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e24:	4a1b      	ldr	r2, [pc, #108]	; (8002e94 <__NVIC_SetPriority+0xd8>)
 8002e26:	1dfb      	adds	r3, r7, #7
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	0019      	movs	r1, r3
 8002e2c:	230f      	movs	r3, #15
 8002e2e:	400b      	ands	r3, r1
 8002e30:	3b08      	subs	r3, #8
 8002e32:	089b      	lsrs	r3, r3, #2
 8002e34:	3306      	adds	r3, #6
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	18d3      	adds	r3, r2, r3
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	1dfa      	adds	r2, r7, #7
 8002e40:	7812      	ldrb	r2, [r2, #0]
 8002e42:	0011      	movs	r1, r2
 8002e44:	2203      	movs	r2, #3
 8002e46:	400a      	ands	r2, r1
 8002e48:	00d2      	lsls	r2, r2, #3
 8002e4a:	21ff      	movs	r1, #255	; 0xff
 8002e4c:	4091      	lsls	r1, r2
 8002e4e:	000a      	movs	r2, r1
 8002e50:	43d2      	mvns	r2, r2
 8002e52:	401a      	ands	r2, r3
 8002e54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	019b      	lsls	r3, r3, #6
 8002e5a:	22ff      	movs	r2, #255	; 0xff
 8002e5c:	401a      	ands	r2, r3
 8002e5e:	1dfb      	adds	r3, r7, #7
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	0018      	movs	r0, r3
 8002e64:	2303      	movs	r3, #3
 8002e66:	4003      	ands	r3, r0
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e6c:	4809      	ldr	r0, [pc, #36]	; (8002e94 <__NVIC_SetPriority+0xd8>)
 8002e6e:	1dfb      	adds	r3, r7, #7
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	001c      	movs	r4, r3
 8002e74:	230f      	movs	r3, #15
 8002e76:	4023      	ands	r3, r4
 8002e78:	3b08      	subs	r3, #8
 8002e7a:	089b      	lsrs	r3, r3, #2
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	3306      	adds	r3, #6
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	18c3      	adds	r3, r0, r3
 8002e84:	3304      	adds	r3, #4
 8002e86:	601a      	str	r2, [r3, #0]
}
 8002e88:	46c0      	nop			; (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	b003      	add	sp, #12
 8002e8e:	bd90      	pop	{r4, r7, pc}
 8002e90:	e000e100 	.word	0xe000e100
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	1e5a      	subs	r2, r3, #1
 8002ea4:	2380      	movs	r3, #128	; 0x80
 8002ea6:	045b      	lsls	r3, r3, #17
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d301      	bcc.n	8002eb0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eac:	2301      	movs	r3, #1
 8002eae:	e010      	b.n	8002ed2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	; (8002edc <SysTick_Config+0x44>)
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	3a01      	subs	r2, #1
 8002eb6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eb8:	2301      	movs	r3, #1
 8002eba:	425b      	negs	r3, r3
 8002ebc:	2103      	movs	r1, #3
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f7ff ff7c 	bl	8002dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ec4:	4b05      	ldr	r3, [pc, #20]	; (8002edc <SysTick_Config+0x44>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eca:	4b04      	ldr	r3, [pc, #16]	; (8002edc <SysTick_Config+0x44>)
 8002ecc:	2207      	movs	r2, #7
 8002ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	0018      	movs	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b002      	add	sp, #8
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	46c0      	nop			; (mov r8, r8)
 8002edc:	e000e010 	.word	0xe000e010

08002ee0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	210f      	movs	r1, #15
 8002eec:	187b      	adds	r3, r7, r1
 8002eee:	1c02      	adds	r2, r0, #0
 8002ef0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	b25b      	sxtb	r3, r3
 8002efa:	0011      	movs	r1, r2
 8002efc:	0018      	movs	r0, r3
 8002efe:	f7ff ff5d 	bl	8002dbc <__NVIC_SetPriority>
}
 8002f02:	46c0      	nop			; (mov r8, r8)
 8002f04:	46bd      	mov	sp, r7
 8002f06:	b004      	add	sp, #16
 8002f08:	bd80      	pop	{r7, pc}

08002f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	0002      	movs	r2, r0
 8002f12:	1dfb      	adds	r3, r7, #7
 8002f14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f16:	1dfb      	adds	r3, r7, #7
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	b25b      	sxtb	r3, r3
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7ff ff11 	bl	8002d44 <__NVIC_EnableIRQ>
}
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	46bd      	mov	sp, r7
 8002f26:	b002      	add	sp, #8
 8002f28:	bd80      	pop	{r7, pc}

08002f2a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	0002      	movs	r2, r0
 8002f32:	1dfb      	adds	r3, r7, #7
 8002f34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002f36:	1dfb      	adds	r3, r7, #7
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	b25b      	sxtb	r3, r3
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f7ff ff1b 	bl	8002d78 <__NVIC_DisableIRQ>
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b002      	add	sp, #8
 8002f48:	bd80      	pop	{r7, pc}

08002f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	b082      	sub	sp, #8
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	0018      	movs	r0, r3
 8002f56:	f7ff ff9f 	bl	8002e98 <SysTick_Config>
 8002f5a:	0003      	movs	r3, r0
}
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b002      	add	sp, #8
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e077      	b.n	8003066 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a3d      	ldr	r2, [pc, #244]	; (8003070 <HAL_DMA_Init+0x10c>)
 8002f7c:	4694      	mov	ip, r2
 8002f7e:	4463      	add	r3, ip
 8002f80:	2114      	movs	r1, #20
 8002f82:	0018      	movs	r0, r3
 8002f84:	f7fd f8be 	bl	8000104 <__udivsi3>
 8002f88:	0003      	movs	r3, r0
 8002f8a:	009a      	lsls	r2, r3, #2
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2225      	movs	r2, #37	; 0x25
 8002f94:	2102      	movs	r1, #2
 8002f96:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4934      	ldr	r1, [pc, #208]	; (8003074 <HAL_DMA_Init+0x110>)
 8002fa4:	400a      	ands	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6819      	ldr	r1, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	691b      	ldr	r3, [r3, #16]
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	0018      	movs	r0, r3
 8002fe2:	f000 f9c1 	bl	8003368 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	2380      	movs	r3, #128	; 0x80
 8002fec:	01db      	lsls	r3, r3, #7
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d102      	bne.n	8002ff8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685a      	ldr	r2, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003000:	213f      	movs	r1, #63	; 0x3f
 8003002:	400a      	ands	r2, r1
 8003004:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800300e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d011      	beq.n	800303c <HAL_DMA_Init+0xd8>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b04      	cmp	r3, #4
 800301e:	d80d      	bhi.n	800303c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	0018      	movs	r0, r3
 8003024:	f000 f9cc 	bl	80033c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003038:	605a      	str	r2, [r3, #4]
 800303a:	e008      	b.n	800304e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2225      	movs	r2, #37	; 0x25
 8003058:	2101      	movs	r1, #1
 800305a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2224      	movs	r2, #36	; 0x24
 8003060:	2100      	movs	r1, #0
 8003062:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b002      	add	sp, #8
 800306c:	bd80      	pop	{r7, pc}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	bffdfff8 	.word	0xbffdfff8
 8003074:	ffff800f 	.word	0xffff800f

08003078 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b086      	sub	sp, #24
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003086:	2317      	movs	r3, #23
 8003088:	18fb      	adds	r3, r7, r3
 800308a:	2200      	movs	r2, #0
 800308c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2224      	movs	r2, #36	; 0x24
 8003092:	5c9b      	ldrb	r3, [r3, r2]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_DMA_Start_IT+0x24>
 8003098:	2302      	movs	r3, #2
 800309a:	e06f      	b.n	800317c <HAL_DMA_Start_IT+0x104>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2224      	movs	r2, #36	; 0x24
 80030a0:	2101      	movs	r1, #1
 80030a2:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2225      	movs	r2, #37	; 0x25
 80030a8:	5c9b      	ldrb	r3, [r3, r2]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d157      	bne.n	8003160 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2225      	movs	r2, #37	; 0x25
 80030b4:	2102      	movs	r1, #2
 80030b6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2200      	movs	r2, #0
 80030bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2101      	movs	r1, #1
 80030ca:	438a      	bics	r2, r1
 80030cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	68b9      	ldr	r1, [r7, #8]
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 f907 	bl	80032e8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d008      	beq.n	80030f4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	210e      	movs	r1, #14
 80030ee:	430a      	orrs	r2, r1
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	e00f      	b.n	8003114 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2104      	movs	r1, #4
 8003100:	438a      	bics	r2, r1
 8003102:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	210a      	movs	r1, #10
 8003110:	430a      	orrs	r2, r1
 8003112:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	2380      	movs	r3, #128	; 0x80
 800311c:	025b      	lsls	r3, r3, #9
 800311e:	4013      	ands	r3, r2
 8003120:	d008      	beq.n	8003134 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	2180      	movs	r1, #128	; 0x80
 800312e:	0049      	lsls	r1, r1, #1
 8003130:	430a      	orrs	r2, r1
 8003132:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003138:	2b00      	cmp	r3, #0
 800313a:	d008      	beq.n	800314e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003146:	2180      	movs	r1, #128	; 0x80
 8003148:	0049      	lsls	r1, r1, #1
 800314a:	430a      	orrs	r2, r1
 800314c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2101      	movs	r1, #1
 800315a:	430a      	orrs	r2, r1
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	e00a      	b.n	8003176 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2280      	movs	r2, #128	; 0x80
 8003164:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	2224      	movs	r2, #36	; 0x24
 800316a:	2100      	movs	r1, #0
 800316c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800316e:	2317      	movs	r3, #23
 8003170:	18fb      	adds	r3, r7, r3
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003176:	2317      	movs	r3, #23
 8003178:	18fb      	adds	r3, r7, r3
 800317a:	781b      	ldrb	r3, [r3, #0]
}
 800317c:	0018      	movs	r0, r3
 800317e:	46bd      	mov	sp, r7
 8003180:	b006      	add	sp, #24
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800318c:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	221c      	movs	r2, #28
 80031a0:	4013      	ands	r3, r2
 80031a2:	2204      	movs	r2, #4
 80031a4:	409a      	lsls	r2, r3
 80031a6:	0013      	movs	r3, r2
 80031a8:	68fa      	ldr	r2, [r7, #12]
 80031aa:	4013      	ands	r3, r2
 80031ac:	d027      	beq.n	80031fe <HAL_DMA_IRQHandler+0x7a>
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	2204      	movs	r2, #4
 80031b2:	4013      	ands	r3, r2
 80031b4:	d023      	beq.n	80031fe <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2220      	movs	r2, #32
 80031be:	4013      	ands	r3, r2
 80031c0:	d107      	bne.n	80031d2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2104      	movs	r1, #4
 80031ce:	438a      	bics	r2, r1
 80031d0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80031d2:	4b44      	ldr	r3, [pc, #272]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 80031d4:	6859      	ldr	r1, [r3, #4]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031da:	221c      	movs	r2, #28
 80031dc:	4013      	ands	r3, r2
 80031de:	2204      	movs	r2, #4
 80031e0:	409a      	lsls	r2, r3
 80031e2:	4b40      	ldr	r3, [pc, #256]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d100      	bne.n	80031f2 <HAL_DMA_IRQHandler+0x6e>
 80031f0:	e073      	b.n	80032da <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	0010      	movs	r0, r2
 80031fa:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80031fc:	e06d      	b.n	80032da <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	221c      	movs	r2, #28
 8003204:	4013      	ands	r3, r2
 8003206:	2202      	movs	r2, #2
 8003208:	409a      	lsls	r2, r3
 800320a:	0013      	movs	r3, r2
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	4013      	ands	r3, r2
 8003210:	d02e      	beq.n	8003270 <HAL_DMA_IRQHandler+0xec>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2202      	movs	r2, #2
 8003216:	4013      	ands	r3, r2
 8003218:	d02a      	beq.n	8003270 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2220      	movs	r2, #32
 8003222:	4013      	ands	r3, r2
 8003224:	d10b      	bne.n	800323e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	210a      	movs	r1, #10
 8003232:	438a      	bics	r2, r1
 8003234:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2225      	movs	r2, #37	; 0x25
 800323a:	2101      	movs	r1, #1
 800323c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800323e:	4b29      	ldr	r3, [pc, #164]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 8003240:	6859      	ldr	r1, [r3, #4]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	221c      	movs	r2, #28
 8003248:	4013      	ands	r3, r2
 800324a:	2202      	movs	r2, #2
 800324c:	409a      	lsls	r2, r3
 800324e:	4b25      	ldr	r3, [pc, #148]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 8003250:	430a      	orrs	r2, r1
 8003252:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2224      	movs	r2, #36	; 0x24
 8003258:	2100      	movs	r1, #0
 800325a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	2b00      	cmp	r3, #0
 8003262:	d03a      	beq.n	80032da <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	0010      	movs	r0, r2
 800326c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800326e:	e034      	b.n	80032da <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	221c      	movs	r2, #28
 8003276:	4013      	ands	r3, r2
 8003278:	2208      	movs	r2, #8
 800327a:	409a      	lsls	r2, r3
 800327c:	0013      	movs	r3, r2
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	4013      	ands	r3, r2
 8003282:	d02b      	beq.n	80032dc <HAL_DMA_IRQHandler+0x158>
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2208      	movs	r2, #8
 8003288:	4013      	ands	r3, r2
 800328a:	d027      	beq.n	80032dc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	210e      	movs	r1, #14
 8003298:	438a      	bics	r2, r1
 800329a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 800329e:	6859      	ldr	r1, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a4:	221c      	movs	r2, #28
 80032a6:	4013      	ands	r3, r2
 80032a8:	2201      	movs	r2, #1
 80032aa:	409a      	lsls	r2, r3
 80032ac:	4b0d      	ldr	r3, [pc, #52]	; (80032e4 <HAL_DMA_IRQHandler+0x160>)
 80032ae:	430a      	orrs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2225      	movs	r2, #37	; 0x25
 80032bc:	2101      	movs	r1, #1
 80032be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2224      	movs	r2, #36	; 0x24
 80032c4:	2100      	movs	r1, #0
 80032c6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d005      	beq.n	80032dc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	0010      	movs	r0, r2
 80032d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	46c0      	nop			; (mov r8, r8)
}
 80032de:	46bd      	mov	sp, r7
 80032e0:	b004      	add	sp, #16
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40020000 	.word	0x40020000

080032e8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80032fe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003304:	2b00      	cmp	r3, #0
 8003306:	d004      	beq.n	8003312 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003310:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003312:	4b14      	ldr	r3, [pc, #80]	; (8003364 <DMA_SetConfig+0x7c>)
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	221c      	movs	r2, #28
 800331c:	4013      	ands	r3, r2
 800331e:	2201      	movs	r2, #1
 8003320:	409a      	lsls	r2, r3
 8003322:	4b10      	ldr	r3, [pc, #64]	; (8003364 <DMA_SetConfig+0x7c>)
 8003324:	430a      	orrs	r2, r1
 8003326:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	2b10      	cmp	r3, #16
 8003336:	d108      	bne.n	800334a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	687a      	ldr	r2, [r7, #4]
 800333e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003348:	e007      	b.n	800335a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	60da      	str	r2, [r3, #12]
}
 800335a:	46c0      	nop			; (mov r8, r8)
 800335c:	46bd      	mov	sp, r7
 800335e:	b004      	add	sp, #16
 8003360:	bd80      	pop	{r7, pc}
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	40020000 	.word	0x40020000

08003368 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	4a10      	ldr	r2, [pc, #64]	; (80033b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8003378:	4694      	mov	ip, r2
 800337a:	4463      	add	r3, ip
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	001a      	movs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	001a      	movs	r2, r3
 800338a:	23ff      	movs	r3, #255	; 0xff
 800338c:	4013      	ands	r3, r2
 800338e:	3b08      	subs	r3, #8
 8003390:	2114      	movs	r1, #20
 8003392:	0018      	movs	r0, r3
 8003394:	f7fc feb6 	bl	8000104 <__udivsi3>
 8003398:	0003      	movs	r3, r0
 800339a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a07      	ldr	r2, [pc, #28]	; (80033bc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80033a0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	221f      	movs	r2, #31
 80033a6:	4013      	ands	r3, r2
 80033a8:	2201      	movs	r2, #1
 80033aa:	409a      	lsls	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80033b0:	46c0      	nop			; (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	b004      	add	sp, #16
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	10008200 	.word	0x10008200
 80033bc:	40020880 	.word	0x40020880

080033c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	223f      	movs	r2, #63	; 0x3f
 80033ce:	4013      	ands	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80033d6:	4694      	mov	ip, r2
 80033d8:	4463      	add	r3, ip
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	001a      	movs	r2, r3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a07      	ldr	r2, [pc, #28]	; (8003404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80033e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	3b01      	subs	r3, #1
 80033ec:	2203      	movs	r2, #3
 80033ee:	4013      	ands	r3, r2
 80033f0:	2201      	movs	r2, #1
 80033f2:	409a      	lsls	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	659a      	str	r2, [r3, #88]	; 0x58
}
 80033f8:	46c0      	nop			; (mov r8, r8)
 80033fa:	46bd      	mov	sp, r7
 80033fc:	b004      	add	sp, #16
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	1000823f 	.word	0x1000823f
 8003404:	40020940 	.word	0x40020940

08003408 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003416:	e147      	b.n	80036a8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2101      	movs	r1, #1
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4091      	lsls	r1, r2
 8003422:	000a      	movs	r2, r1
 8003424:	4013      	ands	r3, r2
 8003426:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d100      	bne.n	8003430 <HAL_GPIO_Init+0x28>
 800342e:	e138      	b.n	80036a2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	2203      	movs	r2, #3
 8003436:	4013      	ands	r3, r2
 8003438:	2b01      	cmp	r3, #1
 800343a:	d005      	beq.n	8003448 <HAL_GPIO_Init+0x40>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	2203      	movs	r2, #3
 8003442:	4013      	ands	r3, r2
 8003444:	2b02      	cmp	r3, #2
 8003446:	d130      	bne.n	80034aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	2203      	movs	r2, #3
 8003454:	409a      	lsls	r2, r3
 8003456:	0013      	movs	r3, r2
 8003458:	43da      	mvns	r2, r3
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	4013      	ands	r3, r2
 800345e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	409a      	lsls	r2, r3
 800346a:	0013      	movs	r3, r2
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800347e:	2201      	movs	r2, #1
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	409a      	lsls	r2, r3
 8003484:	0013      	movs	r3, r2
 8003486:	43da      	mvns	r2, r3
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4013      	ands	r3, r2
 800348c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	091b      	lsrs	r3, r3, #4
 8003494:	2201      	movs	r2, #1
 8003496:	401a      	ands	r2, r3
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	409a      	lsls	r2, r3
 800349c:	0013      	movs	r3, r2
 800349e:	693a      	ldr	r2, [r7, #16]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2203      	movs	r2, #3
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d017      	beq.n	80034e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	2203      	movs	r2, #3
 80034c2:	409a      	lsls	r2, r3
 80034c4:	0013      	movs	r3, r2
 80034c6:	43da      	mvns	r2, r3
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4013      	ands	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	409a      	lsls	r2, r3
 80034d8:	0013      	movs	r3, r2
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2203      	movs	r2, #3
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d123      	bne.n	800353a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	08da      	lsrs	r2, r3, #3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3208      	adds	r2, #8
 80034fa:	0092      	lsls	r2, r2, #2
 80034fc:	58d3      	ldr	r3, [r2, r3]
 80034fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	2207      	movs	r2, #7
 8003504:	4013      	ands	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	220f      	movs	r2, #15
 800350a:	409a      	lsls	r2, r3
 800350c:	0013      	movs	r3, r2
 800350e:	43da      	mvns	r2, r3
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	4013      	ands	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	691a      	ldr	r2, [r3, #16]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2107      	movs	r1, #7
 800351e:	400b      	ands	r3, r1
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	409a      	lsls	r2, r3
 8003524:	0013      	movs	r3, r2
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	08da      	lsrs	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	3208      	adds	r2, #8
 8003534:	0092      	lsls	r2, r2, #2
 8003536:	6939      	ldr	r1, [r7, #16]
 8003538:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	2203      	movs	r2, #3
 8003546:	409a      	lsls	r2, r3
 8003548:	0013      	movs	r3, r2
 800354a:	43da      	mvns	r2, r3
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2203      	movs	r2, #3
 8003558:	401a      	ands	r2, r3
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	409a      	lsls	r2, r3
 8003560:	0013      	movs	r3, r2
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	23c0      	movs	r3, #192	; 0xc0
 8003574:	029b      	lsls	r3, r3, #10
 8003576:	4013      	ands	r3, r2
 8003578:	d100      	bne.n	800357c <HAL_GPIO_Init+0x174>
 800357a:	e092      	b.n	80036a2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800357c:	4a50      	ldr	r2, [pc, #320]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	3318      	adds	r3, #24
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	589b      	ldr	r3, [r3, r2]
 8003588:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	2203      	movs	r2, #3
 800358e:	4013      	ands	r3, r2
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	220f      	movs	r2, #15
 8003594:	409a      	lsls	r2, r3
 8003596:	0013      	movs	r3, r2
 8003598:	43da      	mvns	r2, r3
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	23a0      	movs	r3, #160	; 0xa0
 80035a4:	05db      	lsls	r3, r3, #23
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d013      	beq.n	80035d2 <HAL_GPIO_Init+0x1ca>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a45      	ldr	r2, [pc, #276]	; (80036c4 <HAL_GPIO_Init+0x2bc>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d00d      	beq.n	80035ce <HAL_GPIO_Init+0x1c6>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a44      	ldr	r2, [pc, #272]	; (80036c8 <HAL_GPIO_Init+0x2c0>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d007      	beq.n	80035ca <HAL_GPIO_Init+0x1c2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a43      	ldr	r2, [pc, #268]	; (80036cc <HAL_GPIO_Init+0x2c4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d101      	bne.n	80035c6 <HAL_GPIO_Init+0x1be>
 80035c2:	2303      	movs	r3, #3
 80035c4:	e006      	b.n	80035d4 <HAL_GPIO_Init+0x1cc>
 80035c6:	2305      	movs	r3, #5
 80035c8:	e004      	b.n	80035d4 <HAL_GPIO_Init+0x1cc>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e002      	b.n	80035d4 <HAL_GPIO_Init+0x1cc>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <HAL_GPIO_Init+0x1cc>
 80035d2:	2300      	movs	r3, #0
 80035d4:	697a      	ldr	r2, [r7, #20]
 80035d6:	2103      	movs	r1, #3
 80035d8:	400a      	ands	r2, r1
 80035da:	00d2      	lsls	r2, r2, #3
 80035dc:	4093      	lsls	r3, r2
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80035e4:	4936      	ldr	r1, [pc, #216]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	089b      	lsrs	r3, r3, #2
 80035ea:	3318      	adds	r3, #24
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80035f2:	4b33      	ldr	r3, [pc, #204]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	43da      	mvns	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4013      	ands	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	035b      	lsls	r3, r3, #13
 800360a:	4013      	ands	r3, r2
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4313      	orrs	r3, r2
 8003614:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003616:	4b2a      	ldr	r3, [pc, #168]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800361c:	4b28      	ldr	r3, [pc, #160]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	43da      	mvns	r2, r3
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4013      	ands	r3, r2
 800362a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	685a      	ldr	r2, [r3, #4]
 8003630:	2380      	movs	r3, #128	; 0x80
 8003632:	039b      	lsls	r3, r3, #14
 8003634:	4013      	ands	r3, r2
 8003636:	d003      	beq.n	8003640 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4313      	orrs	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003640:	4b1f      	ldr	r3, [pc, #124]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003646:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 8003648:	2384      	movs	r3, #132	; 0x84
 800364a:	58d3      	ldr	r3, [r2, r3]
 800364c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	43da      	mvns	r2, r3
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	4013      	ands	r3, r2
 8003656:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	2380      	movs	r3, #128	; 0x80
 800365e:	029b      	lsls	r3, r3, #10
 8003660:	4013      	ands	r3, r2
 8003662:	d003      	beq.n	800366c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003664:	693a      	ldr	r2, [r7, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4313      	orrs	r3, r2
 800366a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800366c:	4914      	ldr	r1, [pc, #80]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 800366e:	2284      	movs	r2, #132	; 0x84
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003674:	4a12      	ldr	r2, [pc, #72]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 8003676:	2380      	movs	r3, #128	; 0x80
 8003678:	58d3      	ldr	r3, [r2, r3]
 800367a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	43da      	mvns	r2, r3
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4013      	ands	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	2380      	movs	r3, #128	; 0x80
 800368c:	025b      	lsls	r3, r3, #9
 800368e:	4013      	ands	r3, r2
 8003690:	d003      	beq.n	800369a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4313      	orrs	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800369a:	4909      	ldr	r1, [pc, #36]	; (80036c0 <HAL_GPIO_Init+0x2b8>)
 800369c:	2280      	movs	r2, #128	; 0x80
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	3301      	adds	r3, #1
 80036a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	40da      	lsrs	r2, r3
 80036b0:	1e13      	subs	r3, r2, #0
 80036b2:	d000      	beq.n	80036b6 <HAL_GPIO_Init+0x2ae>
 80036b4:	e6b0      	b.n	8003418 <HAL_GPIO_Init+0x10>
  }
}
 80036b6:	46c0      	nop			; (mov r8, r8)
 80036b8:	46c0      	nop			; (mov r8, r8)
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b006      	add	sp, #24
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	40021800 	.word	0x40021800
 80036c4:	50000400 	.word	0x50000400
 80036c8:	50000800 	.word	0x50000800
 80036cc:	50000c00 	.word	0x50000c00

080036d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	000a      	movs	r2, r1
 80036da:	1cbb      	adds	r3, r7, #2
 80036dc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	1cba      	adds	r2, r7, #2
 80036e4:	8812      	ldrh	r2, [r2, #0]
 80036e6:	4013      	ands	r3, r2
 80036e8:	d004      	beq.n	80036f4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80036ea:	230f      	movs	r3, #15
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
 80036f2:	e003      	b.n	80036fc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036f4:	230f      	movs	r3, #15
 80036f6:	18fb      	adds	r3, r7, r3
 80036f8:	2200      	movs	r2, #0
 80036fa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80036fc:	230f      	movs	r3, #15
 80036fe:	18fb      	adds	r3, r7, r3
 8003700:	781b      	ldrb	r3, [r3, #0]
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b004      	add	sp, #16
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b082      	sub	sp, #8
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	0008      	movs	r0, r1
 8003714:	0011      	movs	r1, r2
 8003716:	1cbb      	adds	r3, r7, #2
 8003718:	1c02      	adds	r2, r0, #0
 800371a:	801a      	strh	r2, [r3, #0]
 800371c:	1c7b      	adds	r3, r7, #1
 800371e:	1c0a      	adds	r2, r1, #0
 8003720:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003722:	1c7b      	adds	r3, r7, #1
 8003724:	781b      	ldrb	r3, [r3, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d004      	beq.n	8003734 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800372a:	1cbb      	adds	r3, r7, #2
 800372c:	881a      	ldrh	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003732:	e003      	b.n	800373c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003734:	1cbb      	adds	r3, r7, #2
 8003736:	881a      	ldrh	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	b002      	add	sp, #8
 8003742:	bd80      	pop	{r7, pc}

08003744 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	0002      	movs	r2, r0
 800374c:	1dbb      	adds	r3, r7, #6
 800374e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8003750:	4b10      	ldr	r3, [pc, #64]	; (8003794 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	1dba      	adds	r2, r7, #6
 8003756:	8812      	ldrh	r2, [r2, #0]
 8003758:	4013      	ands	r3, r2
 800375a:	d008      	beq.n	800376e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 800375c:	4b0d      	ldr	r3, [pc, #52]	; (8003794 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800375e:	1dba      	adds	r2, r7, #6
 8003760:	8812      	ldrh	r2, [r2, #0]
 8003762:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8003764:	1dbb      	adds	r3, r7, #6
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	0018      	movs	r0, r3
 800376a:	f000 f815 	bl	8003798 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	1dba      	adds	r2, r7, #6
 8003774:	8812      	ldrh	r2, [r2, #0]
 8003776:	4013      	ands	r3, r2
 8003778:	d008      	beq.n	800378c <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800377a:	4b06      	ldr	r3, [pc, #24]	; (8003794 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800377c:	1dba      	adds	r2, r7, #6
 800377e:	8812      	ldrh	r2, [r2, #0]
 8003780:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003782:	1dbb      	adds	r3, r7, #6
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	0018      	movs	r0, r3
 8003788:	f7fd feec 	bl	8001564 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800378c:	46c0      	nop			; (mov r8, r8)
 800378e:	46bd      	mov	sp, r7
 8003790:	b002      	add	sp, #8
 8003792:	bd80      	pop	{r7, pc}
 8003794:	40021800 	.word	0x40021800

08003798 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	0002      	movs	r2, r0
 80037a0:	1dbb      	adds	r3, r7, #6
 80037a2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	46bd      	mov	sp, r7
 80037a8:	b002      	add	sp, #8
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80037b4:	4b19      	ldr	r3, [pc, #100]	; (800381c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a19      	ldr	r2, [pc, #100]	; (8003820 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80037ba:	4013      	ands	r3, r2
 80037bc:	0019      	movs	r1, r3
 80037be:	4b17      	ldr	r3, [pc, #92]	; (800381c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d11f      	bne.n	8003810 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80037d0:	4b14      	ldr	r3, [pc, #80]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	0013      	movs	r3, r2
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	189b      	adds	r3, r3, r2
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4912      	ldr	r1, [pc, #72]	; (8003828 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80037de:	0018      	movs	r0, r3
 80037e0:	f7fc fc90 	bl	8000104 <__udivsi3>
 80037e4:	0003      	movs	r3, r0
 80037e6:	3301      	adds	r3, #1
 80037e8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037ea:	e008      	b.n	80037fe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3b01      	subs	r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	e001      	b.n	80037fe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e009      	b.n	8003812 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037fe:	4b07      	ldr	r3, [pc, #28]	; (800381c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003800:	695a      	ldr	r2, [r3, #20]
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	401a      	ands	r2, r3
 8003808:	2380      	movs	r3, #128	; 0x80
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	429a      	cmp	r2, r3
 800380e:	d0ed      	beq.n	80037ec <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	0018      	movs	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	b004      	add	sp, #16
 8003818:	bd80      	pop	{r7, pc}
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	40007000 	.word	0x40007000
 8003820:	fffff9ff 	.word	0xfffff9ff
 8003824:	20000008 	.word	0x20000008
 8003828:	000f4240 	.word	0x000f4240

0800382c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e2fe      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2201      	movs	r2, #1
 8003844:	4013      	ands	r3, r2
 8003846:	d100      	bne.n	800384a <HAL_RCC_OscConfig+0x1e>
 8003848:	e07c      	b.n	8003944 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800384a:	4bc3      	ldr	r3, [pc, #780]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2238      	movs	r2, #56	; 0x38
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003854:	4bc0      	ldr	r3, [pc, #768]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	2203      	movs	r2, #3
 800385a:	4013      	ands	r3, r2
 800385c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b10      	cmp	r3, #16
 8003862:	d102      	bne.n	800386a <HAL_RCC_OscConfig+0x3e>
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b03      	cmp	r3, #3
 8003868:	d002      	beq.n	8003870 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2b08      	cmp	r3, #8
 800386e:	d10b      	bne.n	8003888 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003870:	4bb9      	ldr	r3, [pc, #740]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	2380      	movs	r3, #128	; 0x80
 8003876:	029b      	lsls	r3, r3, #10
 8003878:	4013      	ands	r3, r2
 800387a:	d062      	beq.n	8003942 <HAL_RCC_OscConfig+0x116>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d15e      	bne.n	8003942 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e2d9      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	2380      	movs	r3, #128	; 0x80
 800388e:	025b      	lsls	r3, r3, #9
 8003890:	429a      	cmp	r2, r3
 8003892:	d107      	bne.n	80038a4 <HAL_RCC_OscConfig+0x78>
 8003894:	4bb0      	ldr	r3, [pc, #704]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	4baf      	ldr	r3, [pc, #700]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 800389a:	2180      	movs	r1, #128	; 0x80
 800389c:	0249      	lsls	r1, r1, #9
 800389e:	430a      	orrs	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e020      	b.n	80038e6 <HAL_RCC_OscConfig+0xba>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685a      	ldr	r2, [r3, #4]
 80038a8:	23a0      	movs	r3, #160	; 0xa0
 80038aa:	02db      	lsls	r3, r3, #11
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d10e      	bne.n	80038ce <HAL_RCC_OscConfig+0xa2>
 80038b0:	4ba9      	ldr	r3, [pc, #676]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	4ba8      	ldr	r3, [pc, #672]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038b6:	2180      	movs	r1, #128	; 0x80
 80038b8:	02c9      	lsls	r1, r1, #11
 80038ba:	430a      	orrs	r2, r1
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	4ba6      	ldr	r3, [pc, #664]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	4ba5      	ldr	r3, [pc, #660]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038c4:	2180      	movs	r1, #128	; 0x80
 80038c6:	0249      	lsls	r1, r1, #9
 80038c8:	430a      	orrs	r2, r1
 80038ca:	601a      	str	r2, [r3, #0]
 80038cc:	e00b      	b.n	80038e6 <HAL_RCC_OscConfig+0xba>
 80038ce:	4ba2      	ldr	r3, [pc, #648]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	4ba1      	ldr	r3, [pc, #644]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038d4:	49a1      	ldr	r1, [pc, #644]	; (8003b5c <HAL_RCC_OscConfig+0x330>)
 80038d6:	400a      	ands	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	4b9f      	ldr	r3, [pc, #636]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	4b9e      	ldr	r3, [pc, #632]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80038e0:	499f      	ldr	r1, [pc, #636]	; (8003b60 <HAL_RCC_OscConfig+0x334>)
 80038e2:	400a      	ands	r2, r1
 80038e4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d014      	beq.n	8003918 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ee:	f7fe f9e1 	bl	8001cb4 <HAL_GetTick>
 80038f2:	0003      	movs	r3, r0
 80038f4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f8:	f7fe f9dc 	bl	8001cb4 <HAL_GetTick>
 80038fc:	0002      	movs	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b64      	cmp	r3, #100	; 0x64
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e298      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800390a:	4b93      	ldr	r3, [pc, #588]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	2380      	movs	r3, #128	; 0x80
 8003910:	029b      	lsls	r3, r3, #10
 8003912:	4013      	ands	r3, r2
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0xcc>
 8003916:	e015      	b.n	8003944 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003918:	f7fe f9cc 	bl	8001cb4 <HAL_GetTick>
 800391c:	0003      	movs	r3, r0
 800391e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003920:	e008      	b.n	8003934 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003922:	f7fe f9c7 	bl	8001cb4 <HAL_GetTick>
 8003926:	0002      	movs	r2, r0
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b64      	cmp	r3, #100	; 0x64
 800392e:	d901      	bls.n	8003934 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e283      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003934:	4b88      	ldr	r3, [pc, #544]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	2380      	movs	r3, #128	; 0x80
 800393a:	029b      	lsls	r3, r3, #10
 800393c:	4013      	ands	r3, r2
 800393e:	d1f0      	bne.n	8003922 <HAL_RCC_OscConfig+0xf6>
 8003940:	e000      	b.n	8003944 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003942:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2202      	movs	r2, #2
 800394a:	4013      	ands	r3, r2
 800394c:	d100      	bne.n	8003950 <HAL_RCC_OscConfig+0x124>
 800394e:	e099      	b.n	8003a84 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003950:	4b81      	ldr	r3, [pc, #516]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2238      	movs	r2, #56	; 0x38
 8003956:	4013      	ands	r3, r2
 8003958:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800395a:	4b7f      	ldr	r3, [pc, #508]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	2203      	movs	r2, #3
 8003960:	4013      	ands	r3, r2
 8003962:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2b10      	cmp	r3, #16
 8003968:	d102      	bne.n	8003970 <HAL_RCC_OscConfig+0x144>
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	2b02      	cmp	r3, #2
 800396e:	d002      	beq.n	8003976 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d135      	bne.n	80039e2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003976:	4b78      	ldr	r3, [pc, #480]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	2380      	movs	r3, #128	; 0x80
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	4013      	ands	r3, r2
 8003980:	d005      	beq.n	800398e <HAL_RCC_OscConfig+0x162>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e256      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398e:	4b72      	ldr	r3, [pc, #456]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	4a74      	ldr	r2, [pc, #464]	; (8003b64 <HAL_RCC_OscConfig+0x338>)
 8003994:	4013      	ands	r3, r2
 8003996:	0019      	movs	r1, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	021a      	lsls	r2, r3, #8
 800399e:	4b6e      	ldr	r3, [pc, #440]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039a0:	430a      	orrs	r2, r1
 80039a2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d112      	bne.n	80039d0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80039aa:	4b6b      	ldr	r3, [pc, #428]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a6e      	ldr	r2, [pc, #440]	; (8003b68 <HAL_RCC_OscConfig+0x33c>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	0019      	movs	r1, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	691a      	ldr	r2, [r3, #16]
 80039b8:	4b67      	ldr	r3, [pc, #412]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039ba:	430a      	orrs	r2, r1
 80039bc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80039be:	4b66      	ldr	r3, [pc, #408]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	0adb      	lsrs	r3, r3, #11
 80039c4:	2207      	movs	r2, #7
 80039c6:	4013      	ands	r3, r2
 80039c8:	4a68      	ldr	r2, [pc, #416]	; (8003b6c <HAL_RCC_OscConfig+0x340>)
 80039ca:	40da      	lsrs	r2, r3
 80039cc:	4b68      	ldr	r3, [pc, #416]	; (8003b70 <HAL_RCC_OscConfig+0x344>)
 80039ce:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039d0:	4b68      	ldr	r3, [pc, #416]	; (8003b74 <HAL_RCC_OscConfig+0x348>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f7fe f911 	bl	8001bfc <HAL_InitTick>
 80039da:	1e03      	subs	r3, r0, #0
 80039dc:	d051      	beq.n	8003a82 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e22c      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d030      	beq.n	8003a4c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80039ea:	4b5b      	ldr	r3, [pc, #364]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a5e      	ldr	r2, [pc, #376]	; (8003b68 <HAL_RCC_OscConfig+0x33c>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	0019      	movs	r1, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	4b57      	ldr	r3, [pc, #348]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 80039fa:	430a      	orrs	r2, r1
 80039fc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80039fe:	4b56      	ldr	r3, [pc, #344]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	4b55      	ldr	r3, [pc, #340]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a04:	2180      	movs	r1, #128	; 0x80
 8003a06:	0049      	lsls	r1, r1, #1
 8003a08:	430a      	orrs	r2, r1
 8003a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0c:	f7fe f952 	bl	8001cb4 <HAL_GetTick>
 8003a10:	0003      	movs	r3, r0
 8003a12:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a16:	f7fe f94d 	bl	8001cb4 <HAL_GetTick>
 8003a1a:	0002      	movs	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e209      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a28:	4b4b      	ldr	r3, [pc, #300]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4013      	ands	r3, r2
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a34:	4b48      	ldr	r3, [pc, #288]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	4a4a      	ldr	r2, [pc, #296]	; (8003b64 <HAL_RCC_OscConfig+0x338>)
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	0019      	movs	r1, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	021a      	lsls	r2, r3, #8
 8003a44:	4b44      	ldr	r3, [pc, #272]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
 8003a4a:	e01b      	b.n	8003a84 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003a4c:	4b42      	ldr	r3, [pc, #264]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b41      	ldr	r3, [pc, #260]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a52:	4949      	ldr	r1, [pc, #292]	; (8003b78 <HAL_RCC_OscConfig+0x34c>)
 8003a54:	400a      	ands	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe f92c 	bl	8001cb4 <HAL_GetTick>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a60:	e008      	b.n	8003a74 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a62:	f7fe f927 	bl	8001cb4 <HAL_GetTick>
 8003a66:	0002      	movs	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e1e3      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a74:	4b38      	ldr	r3, [pc, #224]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	2380      	movs	r3, #128	; 0x80
 8003a7a:	00db      	lsls	r3, r3, #3
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	d1f0      	bne.n	8003a62 <HAL_RCC_OscConfig+0x236>
 8003a80:	e000      	b.n	8003a84 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a82:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2208      	movs	r2, #8
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	d047      	beq.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003a8e:	4b32      	ldr	r3, [pc, #200]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	2238      	movs	r2, #56	; 0x38
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b18      	cmp	r3, #24
 8003a98:	d10a      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003a9a:	4b2f      	ldr	r3, [pc, #188]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	d03c      	beq.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d138      	bne.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e1c5      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d019      	beq.n	8003aec <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003ab8:	4b27      	ldr	r3, [pc, #156]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003aba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003abc:	4b26      	ldr	r3, [pc, #152]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003abe:	2101      	movs	r1, #1
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac4:	f7fe f8f6 	bl	8001cb4 <HAL_GetTick>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ace:	f7fe f8f1 	bl	8001cb4 <HAL_GetTick>
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e1ad      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ae0:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d0f1      	beq.n	8003ace <HAL_RCC_OscConfig+0x2a2>
 8003aea:	e018      	b.n	8003b1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003aec:	4b1a      	ldr	r3, [pc, #104]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003aee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003af0:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003af2:	2101      	movs	r1, #1
 8003af4:	438a      	bics	r2, r1
 8003af6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af8:	f7fe f8dc 	bl	8001cb4 <HAL_GetTick>
 8003afc:	0003      	movs	r3, r0
 8003afe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b00:	e008      	b.n	8003b14 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b02:	f7fe f8d7 	bl	8001cb4 <HAL_GetTick>
 8003b06:	0002      	movs	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	d901      	bls.n	8003b14 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e193      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b14:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003b16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b18:	2202      	movs	r2, #2
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d1f1      	bne.n	8003b02 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2204      	movs	r2, #4
 8003b24:	4013      	ands	r3, r2
 8003b26:	d100      	bne.n	8003b2a <HAL_RCC_OscConfig+0x2fe>
 8003b28:	e0c6      	b.n	8003cb8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b2a:	231f      	movs	r3, #31
 8003b2c:	18fb      	adds	r3, r7, r3
 8003b2e:	2200      	movs	r2, #0
 8003b30:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003b32:	4b09      	ldr	r3, [pc, #36]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	2238      	movs	r2, #56	; 0x38
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2b20      	cmp	r3, #32
 8003b3c:	d11e      	bne.n	8003b7c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003b3e:	4b06      	ldr	r3, [pc, #24]	; (8003b58 <HAL_RCC_OscConfig+0x32c>)
 8003b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b42:	2202      	movs	r2, #2
 8003b44:	4013      	ands	r3, r2
 8003b46:	d100      	bne.n	8003b4a <HAL_RCC_OscConfig+0x31e>
 8003b48:	e0b6      	b.n	8003cb8 <HAL_RCC_OscConfig+0x48c>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d000      	beq.n	8003b54 <HAL_RCC_OscConfig+0x328>
 8003b52:	e0b1      	b.n	8003cb8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e171      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	fffeffff 	.word	0xfffeffff
 8003b60:	fffbffff 	.word	0xfffbffff
 8003b64:	ffff80ff 	.word	0xffff80ff
 8003b68:	ffffc7ff 	.word	0xffffc7ff
 8003b6c:	00f42400 	.word	0x00f42400
 8003b70:	20000008 	.word	0x20000008
 8003b74:	2000000c 	.word	0x2000000c
 8003b78:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b7c:	4bb1      	ldr	r3, [pc, #708]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003b7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b80:	2380      	movs	r3, #128	; 0x80
 8003b82:	055b      	lsls	r3, r3, #21
 8003b84:	4013      	ands	r3, r2
 8003b86:	d101      	bne.n	8003b8c <HAL_RCC_OscConfig+0x360>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <HAL_RCC_OscConfig+0x362>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d011      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003b92:	4bac      	ldr	r3, [pc, #688]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003b94:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b96:	4bab      	ldr	r3, [pc, #684]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003b98:	2180      	movs	r1, #128	; 0x80
 8003b9a:	0549      	lsls	r1, r1, #21
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003ba0:	4ba8      	ldr	r3, [pc, #672]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003ba2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ba4:	2380      	movs	r3, #128	; 0x80
 8003ba6:	055b      	lsls	r3, r3, #21
 8003ba8:	4013      	ands	r3, r2
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003bae:	231f      	movs	r3, #31
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bb6:	4ba4      	ldr	r3, [pc, #656]	; (8003e48 <HAL_RCC_OscConfig+0x61c>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	2380      	movs	r3, #128	; 0x80
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d11a      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bc2:	4ba1      	ldr	r3, [pc, #644]	; (8003e48 <HAL_RCC_OscConfig+0x61c>)
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	4ba0      	ldr	r3, [pc, #640]	; (8003e48 <HAL_RCC_OscConfig+0x61c>)
 8003bc8:	2180      	movs	r1, #128	; 0x80
 8003bca:	0049      	lsls	r1, r1, #1
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003bd0:	f7fe f870 	bl	8001cb4 <HAL_GetTick>
 8003bd4:	0003      	movs	r3, r0
 8003bd6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bda:	f7fe f86b 	bl	8001cb4 <HAL_GetTick>
 8003bde:	0002      	movs	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e127      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bec:	4b96      	ldr	r3, [pc, #600]	; (8003e48 <HAL_RCC_OscConfig+0x61c>)
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d0f0      	beq.n	8003bda <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d106      	bne.n	8003c0e <HAL_RCC_OscConfig+0x3e2>
 8003c00:	4b90      	ldr	r3, [pc, #576]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c04:	4b8f      	ldr	r3, [pc, #572]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c06:	2101      	movs	r1, #1
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c0c:	e01c      	b.n	8003c48 <HAL_RCC_OscConfig+0x41c>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	2b05      	cmp	r3, #5
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCC_OscConfig+0x404>
 8003c16:	4b8b      	ldr	r3, [pc, #556]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c1a:	4b8a      	ldr	r3, [pc, #552]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c1c:	2104      	movs	r1, #4
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c22:	4b88      	ldr	r3, [pc, #544]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c26:	4b87      	ldr	r3, [pc, #540]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c28:	2101      	movs	r1, #1
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c2e:	e00b      	b.n	8003c48 <HAL_RCC_OscConfig+0x41c>
 8003c30:	4b84      	ldr	r3, [pc, #528]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c34:	4b83      	ldr	r3, [pc, #524]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c36:	2101      	movs	r1, #1
 8003c38:	438a      	bics	r2, r1
 8003c3a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c3c:	4b81      	ldr	r3, [pc, #516]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003c40:	4b80      	ldr	r3, [pc, #512]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c42:	2104      	movs	r1, #4
 8003c44:	438a      	bics	r2, r1
 8003c46:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d014      	beq.n	8003c7a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c50:	f7fe f830 	bl	8001cb4 <HAL_GetTick>
 8003c54:	0003      	movs	r3, r0
 8003c56:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c58:	e009      	b.n	8003c6e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c5a:	f7fe f82b 	bl	8001cb4 <HAL_GetTick>
 8003c5e:	0002      	movs	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	4a79      	ldr	r2, [pc, #484]	; (8003e4c <HAL_RCC_OscConfig+0x620>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e0e6      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c6e:	4b75      	ldr	r3, [pc, #468]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c72:	2202      	movs	r2, #2
 8003c74:	4013      	ands	r3, r2
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x42e>
 8003c78:	e013      	b.n	8003ca2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7a:	f7fe f81b 	bl	8001cb4 <HAL_GetTick>
 8003c7e:	0003      	movs	r3, r0
 8003c80:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c82:	e009      	b.n	8003c98 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c84:	f7fe f816 	bl	8001cb4 <HAL_GetTick>
 8003c88:	0002      	movs	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	4a6f      	ldr	r2, [pc, #444]	; (8003e4c <HAL_RCC_OscConfig+0x620>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e0d1      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c98:	4b6a      	ldr	r3, [pc, #424]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	d1f0      	bne.n	8003c84 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003ca2:	231f      	movs	r3, #31
 8003ca4:	18fb      	adds	r3, r7, r3
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d105      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003cac:	4b65      	ldr	r3, [pc, #404]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003cae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cb0:	4b64      	ldr	r3, [pc, #400]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003cb2:	4967      	ldr	r1, [pc, #412]	; (8003e50 <HAL_RCC_OscConfig+0x624>)
 8003cb4:	400a      	ands	r2, r1
 8003cb6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	69db      	ldr	r3, [r3, #28]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d100      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x496>
 8003cc0:	e0bb      	b.n	8003e3a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cc2:	4b60      	ldr	r3, [pc, #384]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2238      	movs	r2, #56	; 0x38
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b10      	cmp	r3, #16
 8003ccc:	d100      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x4a4>
 8003cce:	e07b      	b.n	8003dc8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d156      	bne.n	8003d86 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd8:	4b5a      	ldr	r3, [pc, #360]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	4b59      	ldr	r3, [pc, #356]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003cde:	495d      	ldr	r1, [pc, #372]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003ce0:	400a      	ands	r2, r1
 8003ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7fd ffe6 	bl	8001cb4 <HAL_GetTick>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cee:	f7fd ffe1 	bl	8001cb4 <HAL_GetTick>
 8003cf2:	0002      	movs	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e09d      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d00:	4b50      	ldr	r3, [pc, #320]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	2380      	movs	r3, #128	; 0x80
 8003d06:	049b      	lsls	r3, r3, #18
 8003d08:	4013      	ands	r3, r2
 8003d0a:	d1f0      	bne.n	8003cee <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d0c:	4b4d      	ldr	r3, [pc, #308]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4a51      	ldr	r2, [pc, #324]	; (8003e58 <HAL_RCC_OscConfig+0x62c>)
 8003d12:	4013      	ands	r3, r2
 8003d14:	0019      	movs	r1, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1a      	ldr	r2, [r3, #32]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d24:	021b      	lsls	r3, r3, #8
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	431a      	orrs	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	4b42      	ldr	r3, [pc, #264]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d40:	4b40      	ldr	r3, [pc, #256]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	4b3f      	ldr	r3, [pc, #252]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d46:	2180      	movs	r1, #128	; 0x80
 8003d48:	0449      	lsls	r1, r1, #17
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003d4e:	4b3d      	ldr	r3, [pc, #244]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d50:	68da      	ldr	r2, [r3, #12]
 8003d52:	4b3c      	ldr	r3, [pc, #240]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d54:	2180      	movs	r1, #128	; 0x80
 8003d56:	0549      	lsls	r1, r1, #21
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7fd ffaa 	bl	8001cb4 <HAL_GetTick>
 8003d60:	0003      	movs	r3, r0
 8003d62:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d66:	f7fd ffa5 	bl	8001cb4 <HAL_GetTick>
 8003d6a:	0002      	movs	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e061      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d78:	4b32      	ldr	r3, [pc, #200]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	2380      	movs	r3, #128	; 0x80
 8003d7e:	049b      	lsls	r3, r3, #18
 8003d80:	4013      	ands	r3, r2
 8003d82:	d0f0      	beq.n	8003d66 <HAL_RCC_OscConfig+0x53a>
 8003d84:	e059      	b.n	8003e3a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d86:	4b2f      	ldr	r3, [pc, #188]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	4b2e      	ldr	r3, [pc, #184]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003d8c:	4931      	ldr	r1, [pc, #196]	; (8003e54 <HAL_RCC_OscConfig+0x628>)
 8003d8e:	400a      	ands	r2, r1
 8003d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d92:	f7fd ff8f 	bl	8001cb4 <HAL_GetTick>
 8003d96:	0003      	movs	r3, r0
 8003d98:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fd ff8a 	bl	8001cb4 <HAL_GetTick>
 8003da0:	0002      	movs	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e046      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dae:	4b25      	ldr	r3, [pc, #148]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	2380      	movs	r3, #128	; 0x80
 8003db4:	049b      	lsls	r3, r3, #18
 8003db6:	4013      	ands	r3, r2
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003dba:	4b22      	ldr	r3, [pc, #136]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	4b21      	ldr	r3, [pc, #132]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003dc0:	4926      	ldr	r1, [pc, #152]	; (8003e5c <HAL_RCC_OscConfig+0x630>)
 8003dc2:	400a      	ands	r2, r1
 8003dc4:	60da      	str	r2, [r3, #12]
 8003dc6:	e038      	b.n	8003e3a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69db      	ldr	r3, [r3, #28]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e033      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003dd4:	4b1b      	ldr	r3, [pc, #108]	; (8003e44 <HAL_RCC_OscConfig+0x618>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	2203      	movs	r2, #3
 8003dde:	401a      	ands	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d126      	bne.n	8003e36 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	2270      	movs	r2, #112	; 0x70
 8003dec:	401a      	ands	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d11f      	bne.n	8003e36 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	23fe      	movs	r3, #254	; 0xfe
 8003dfa:	01db      	lsls	r3, r3, #7
 8003dfc:	401a      	ands	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e02:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d116      	bne.n	8003e36 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e08:	697a      	ldr	r2, [r7, #20]
 8003e0a:	23f8      	movs	r3, #248	; 0xf8
 8003e0c:	039b      	lsls	r3, r3, #14
 8003e0e:	401a      	ands	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d10e      	bne.n	8003e36 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	23e0      	movs	r3, #224	; 0xe0
 8003e1c:	051b      	lsls	r3, r3, #20
 8003e1e:	401a      	ands	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d106      	bne.n	8003e36 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	0f5b      	lsrs	r3, r3, #29
 8003e2c:	075a      	lsls	r2, r3, #29
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d001      	beq.n	8003e3a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	b008      	add	sp, #32
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	40007000 	.word	0x40007000
 8003e4c:	00001388 	.word	0x00001388
 8003e50:	efffffff 	.word	0xefffffff
 8003e54:	feffffff 	.word	0xfeffffff
 8003e58:	11c1808c 	.word	0x11c1808c
 8003e5c:	eefefffc 	.word	0xeefefffc

08003e60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0e9      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e74:	4b76      	ldr	r3, [pc, #472]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2207      	movs	r2, #7
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d91e      	bls.n	8003ec0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b73      	ldr	r3, [pc, #460]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2207      	movs	r2, #7
 8003e88:	4393      	bics	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	4b70      	ldr	r3, [pc, #448]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	430a      	orrs	r2, r1
 8003e92:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e94:	f7fd ff0e 	bl	8001cb4 <HAL_GetTick>
 8003e98:	0003      	movs	r3, r0
 8003e9a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e9c:	e009      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e9e:	f7fd ff09 	bl	8001cb4 <HAL_GetTick>
 8003ea2:	0002      	movs	r2, r0
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	4a6a      	ldr	r2, [pc, #424]	; (8004054 <HAL_RCC_ClockConfig+0x1f4>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e0ca      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003eb2:	4b67      	ldr	r3, [pc, #412]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	2207      	movs	r2, #7
 8003eb8:	4013      	ands	r3, r2
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d1ee      	bne.n	8003e9e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	d015      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2204      	movs	r2, #4
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d006      	beq.n	8003ee2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003ed4:	4b60      	ldr	r3, [pc, #384]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	4b5f      	ldr	r3, [pc, #380]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003eda:	21e0      	movs	r1, #224	; 0xe0
 8003edc:	01c9      	lsls	r1, r1, #7
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee2:	4b5d      	ldr	r3, [pc, #372]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	4a5d      	ldr	r2, [pc, #372]	; (800405c <HAL_RCC_ClockConfig+0x1fc>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	4b59      	ldr	r3, [pc, #356]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2201      	movs	r2, #1
 8003efc:	4013      	ands	r3, r2
 8003efe:	d057      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d107      	bne.n	8003f18 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f08:	4b53      	ldr	r3, [pc, #332]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	2380      	movs	r3, #128	; 0x80
 8003f0e:	029b      	lsls	r3, r3, #10
 8003f10:	4013      	ands	r3, r2
 8003f12:	d12b      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e097      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d107      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f20:	4b4d      	ldr	r3, [pc, #308]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	049b      	lsls	r3, r3, #18
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d11f      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e08b      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d107      	bne.n	8003f48 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f38:	4b47      	ldr	r3, [pc, #284]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	2380      	movs	r3, #128	; 0x80
 8003f3e:	00db      	lsls	r3, r3, #3
 8003f40:	4013      	ands	r3, r2
 8003f42:	d113      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e07f      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d106      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f50:	4b41      	ldr	r3, [pc, #260]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f54:	2202      	movs	r2, #2
 8003f56:	4013      	ands	r3, r2
 8003f58:	d108      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e074      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f5e:	4b3e      	ldr	r3, [pc, #248]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f62:	2202      	movs	r2, #2
 8003f64:	4013      	ands	r3, r2
 8003f66:	d101      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e06d      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f6c:	4b3a      	ldr	r3, [pc, #232]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	2207      	movs	r2, #7
 8003f72:	4393      	bics	r3, r2
 8003f74:	0019      	movs	r1, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	4b37      	ldr	r3, [pc, #220]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f80:	f7fd fe98 	bl	8001cb4 <HAL_GetTick>
 8003f84:	0003      	movs	r3, r0
 8003f86:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f88:	e009      	b.n	8003f9e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f8a:	f7fd fe93 	bl	8001cb4 <HAL_GetTick>
 8003f8e:	0002      	movs	r2, r0
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	4a2f      	ldr	r2, [pc, #188]	; (8004054 <HAL_RCC_ClockConfig+0x1f4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e054      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9e:	4b2e      	ldr	r3, [pc, #184]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	2238      	movs	r2, #56	; 0x38
 8003fa4:	401a      	ands	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d1ec      	bne.n	8003f8a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb0:	4b27      	ldr	r3, [pc, #156]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2207      	movs	r2, #7
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d21e      	bcs.n	8003ffc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fbe:	4b24      	ldr	r3, [pc, #144]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2207      	movs	r2, #7
 8003fc4:	4393      	bics	r3, r2
 8003fc6:	0019      	movs	r1, r3
 8003fc8:	4b21      	ldr	r3, [pc, #132]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fd0:	f7fd fe70 	bl	8001cb4 <HAL_GetTick>
 8003fd4:	0003      	movs	r3, r0
 8003fd6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fd8:	e009      	b.n	8003fee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fda:	f7fd fe6b 	bl	8001cb4 <HAL_GetTick>
 8003fde:	0002      	movs	r2, r0
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	; (8004054 <HAL_RCC_ClockConfig+0x1f4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e02c      	b.n	8004048 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fee:	4b18      	ldr	r3, [pc, #96]	; (8004050 <HAL_RCC_ClockConfig+0x1f0>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2207      	movs	r2, #7
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d1ee      	bne.n	8003fda <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2204      	movs	r2, #4
 8004002:	4013      	ands	r3, r2
 8004004:	d009      	beq.n	800401a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004006:	4b14      	ldr	r3, [pc, #80]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	4a15      	ldr	r2, [pc, #84]	; (8004060 <HAL_RCC_ClockConfig+0x200>)
 800400c:	4013      	ands	r3, r2
 800400e:	0019      	movs	r1, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68da      	ldr	r2, [r3, #12]
 8004014:	4b10      	ldr	r3, [pc, #64]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8004016:	430a      	orrs	r2, r1
 8004018:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800401a:	f000 f829 	bl	8004070 <HAL_RCC_GetSysClockFreq>
 800401e:	0001      	movs	r1, r0
 8004020:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <HAL_RCC_ClockConfig+0x1f8>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	0a1b      	lsrs	r3, r3, #8
 8004026:	220f      	movs	r2, #15
 8004028:	401a      	ands	r2, r3
 800402a:	4b0e      	ldr	r3, [pc, #56]	; (8004064 <HAL_RCC_ClockConfig+0x204>)
 800402c:	0092      	lsls	r2, r2, #2
 800402e:	58d3      	ldr	r3, [r2, r3]
 8004030:	221f      	movs	r2, #31
 8004032:	4013      	ands	r3, r2
 8004034:	000a      	movs	r2, r1
 8004036:	40da      	lsrs	r2, r3
 8004038:	4b0b      	ldr	r3, [pc, #44]	; (8004068 <HAL_RCC_ClockConfig+0x208>)
 800403a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800403c:	4b0b      	ldr	r3, [pc, #44]	; (800406c <HAL_RCC_ClockConfig+0x20c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	0018      	movs	r0, r3
 8004042:	f7fd fddb 	bl	8001bfc <HAL_InitTick>
 8004046:	0003      	movs	r3, r0
}
 8004048:	0018      	movs	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	b004      	add	sp, #16
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40022000 	.word	0x40022000
 8004054:	00001388 	.word	0x00001388
 8004058:	40021000 	.word	0x40021000
 800405c:	fffff0ff 	.word	0xfffff0ff
 8004060:	ffff8fff 	.word	0xffff8fff
 8004064:	08004da4 	.word	0x08004da4
 8004068:	20000008 	.word	0x20000008
 800406c:	2000000c 	.word	0x2000000c

08004070 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004076:	4b3c      	ldr	r3, [pc, #240]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	2238      	movs	r2, #56	; 0x38
 800407c:	4013      	ands	r3, r2
 800407e:	d10f      	bne.n	80040a0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004080:	4b39      	ldr	r3, [pc, #228]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0adb      	lsrs	r3, r3, #11
 8004086:	2207      	movs	r2, #7
 8004088:	4013      	ands	r3, r2
 800408a:	2201      	movs	r2, #1
 800408c:	409a      	lsls	r2, r3
 800408e:	0013      	movs	r3, r2
 8004090:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004092:	6839      	ldr	r1, [r7, #0]
 8004094:	4835      	ldr	r0, [pc, #212]	; (800416c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004096:	f7fc f835 	bl	8000104 <__udivsi3>
 800409a:	0003      	movs	r3, r0
 800409c:	613b      	str	r3, [r7, #16]
 800409e:	e05d      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040a0:	4b31      	ldr	r3, [pc, #196]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	2238      	movs	r2, #56	; 0x38
 80040a6:	4013      	ands	r3, r2
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d102      	bne.n	80040b2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040ac:	4b30      	ldr	r3, [pc, #192]	; (8004170 <HAL_RCC_GetSysClockFreq+0x100>)
 80040ae:	613b      	str	r3, [r7, #16]
 80040b0:	e054      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040b2:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	2238      	movs	r2, #56	; 0x38
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b10      	cmp	r3, #16
 80040bc:	d138      	bne.n	8004130 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80040be:	4b2a      	ldr	r3, [pc, #168]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	2203      	movs	r2, #3
 80040c4:	4013      	ands	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040c8:	4b27      	ldr	r3, [pc, #156]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	091b      	lsrs	r3, r3, #4
 80040ce:	2207      	movs	r2, #7
 80040d0:	4013      	ands	r3, r2
 80040d2:	3301      	adds	r3, #1
 80040d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b03      	cmp	r3, #3
 80040da:	d10d      	bne.n	80040f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040dc:	68b9      	ldr	r1, [r7, #8]
 80040de:	4824      	ldr	r0, [pc, #144]	; (8004170 <HAL_RCC_GetSysClockFreq+0x100>)
 80040e0:	f7fc f810 	bl	8000104 <__udivsi3>
 80040e4:	0003      	movs	r3, r0
 80040e6:	0019      	movs	r1, r3
 80040e8:	4b1f      	ldr	r3, [pc, #124]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	0a1b      	lsrs	r3, r3, #8
 80040ee:	227f      	movs	r2, #127	; 0x7f
 80040f0:	4013      	ands	r3, r2
 80040f2:	434b      	muls	r3, r1
 80040f4:	617b      	str	r3, [r7, #20]
        break;
 80040f6:	e00d      	b.n	8004114 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80040f8:	68b9      	ldr	r1, [r7, #8]
 80040fa:	481c      	ldr	r0, [pc, #112]	; (800416c <HAL_RCC_GetSysClockFreq+0xfc>)
 80040fc:	f7fc f802 	bl	8000104 <__udivsi3>
 8004100:	0003      	movs	r3, r0
 8004102:	0019      	movs	r1, r3
 8004104:	4b18      	ldr	r3, [pc, #96]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	0a1b      	lsrs	r3, r3, #8
 800410a:	227f      	movs	r2, #127	; 0x7f
 800410c:	4013      	ands	r3, r2
 800410e:	434b      	muls	r3, r1
 8004110:	617b      	str	r3, [r7, #20]
        break;
 8004112:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004114:	4b14      	ldr	r3, [pc, #80]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	0f5b      	lsrs	r3, r3, #29
 800411a:	2207      	movs	r2, #7
 800411c:	4013      	ands	r3, r2
 800411e:	3301      	adds	r3, #1
 8004120:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	6978      	ldr	r0, [r7, #20]
 8004126:	f7fb ffed 	bl	8000104 <__udivsi3>
 800412a:	0003      	movs	r3, r0
 800412c:	613b      	str	r3, [r7, #16]
 800412e:	e015      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004130:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2238      	movs	r2, #56	; 0x38
 8004136:	4013      	ands	r3, r2
 8004138:	2b20      	cmp	r3, #32
 800413a:	d103      	bne.n	8004144 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800413c:	2380      	movs	r3, #128	; 0x80
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	e00b      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004144:	4b08      	ldr	r3, [pc, #32]	; (8004168 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2238      	movs	r2, #56	; 0x38
 800414a:	4013      	ands	r3, r2
 800414c:	2b18      	cmp	r3, #24
 800414e:	d103      	bne.n	8004158 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004150:	23fa      	movs	r3, #250	; 0xfa
 8004152:	01db      	lsls	r3, r3, #7
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	e001      	b.n	800415c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800415c:	693b      	ldr	r3, [r7, #16]
}
 800415e:	0018      	movs	r0, r3
 8004160:	46bd      	mov	sp, r7
 8004162:	b006      	add	sp, #24
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			; (mov r8, r8)
 8004168:	40021000 	.word	0x40021000
 800416c:	00f42400 	.word	0x00f42400
 8004170:	007a1200 	.word	0x007a1200

08004174 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800417c:	2313      	movs	r3, #19
 800417e:	18fb      	adds	r3, r7, r3
 8004180:	2200      	movs	r2, #0
 8004182:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004184:	2312      	movs	r3, #18
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	2380      	movs	r3, #128	; 0x80
 8004192:	029b      	lsls	r3, r3, #10
 8004194:	4013      	ands	r3, r2
 8004196:	d100      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004198:	e0a3      	b.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800419a:	2011      	movs	r0, #17
 800419c:	183b      	adds	r3, r7, r0
 800419e:	2200      	movs	r2, #0
 80041a0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4ba5      	ldr	r3, [pc, #660]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041a6:	2380      	movs	r3, #128	; 0x80
 80041a8:	055b      	lsls	r3, r3, #21
 80041aa:	4013      	ands	r3, r2
 80041ac:	d110      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	4ba2      	ldr	r3, [pc, #648]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041b2:	4ba1      	ldr	r3, [pc, #644]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b4:	2180      	movs	r1, #128	; 0x80
 80041b6:	0549      	lsls	r1, r1, #21
 80041b8:	430a      	orrs	r2, r1
 80041ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80041bc:	4b9e      	ldr	r3, [pc, #632]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80041c0:	2380      	movs	r3, #128	; 0x80
 80041c2:	055b      	lsls	r3, r3, #21
 80041c4:	4013      	ands	r3, r2
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ca:	183b      	adds	r3, r7, r0
 80041cc:	2201      	movs	r2, #1
 80041ce:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041d0:	4b9a      	ldr	r3, [pc, #616]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4b99      	ldr	r3, [pc, #612]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041d6:	2180      	movs	r1, #128	; 0x80
 80041d8:	0049      	lsls	r1, r1, #1
 80041da:	430a      	orrs	r2, r1
 80041dc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041de:	f7fd fd69 	bl	8001cb4 <HAL_GetTick>
 80041e2:	0003      	movs	r3, r0
 80041e4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041e6:	e00b      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e8:	f7fd fd64 	bl	8001cb4 <HAL_GetTick>
 80041ec:	0002      	movs	r2, r0
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d904      	bls.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80041f6:	2313      	movs	r3, #19
 80041f8:	18fb      	adds	r3, r7, r3
 80041fa:	2203      	movs	r2, #3
 80041fc:	701a      	strb	r2, [r3, #0]
        break;
 80041fe:	e005      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004200:	4b8e      	ldr	r3, [pc, #568]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	2380      	movs	r3, #128	; 0x80
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	4013      	ands	r3, r2
 800420a:	d0ed      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800420c:	2313      	movs	r3, #19
 800420e:	18fb      	adds	r3, r7, r3
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d154      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004216:	4b88      	ldr	r3, [pc, #544]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004218:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800421a:	23c0      	movs	r3, #192	; 0xc0
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4013      	ands	r3, r2
 8004220:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d019      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	429a      	cmp	r2, r3
 8004230:	d014      	beq.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004232:	4b81      	ldr	r3, [pc, #516]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004234:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004236:	4a82      	ldr	r2, [pc, #520]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004238:	4013      	ands	r3, r2
 800423a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800423c:	4b7e      	ldr	r3, [pc, #504]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800423e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004240:	4b7d      	ldr	r3, [pc, #500]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004242:	2180      	movs	r1, #128	; 0x80
 8004244:	0249      	lsls	r1, r1, #9
 8004246:	430a      	orrs	r2, r1
 8004248:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800424a:	4b7b      	ldr	r3, [pc, #492]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800424c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800424e:	4b7a      	ldr	r3, [pc, #488]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004250:	497c      	ldr	r1, [pc, #496]	; (8004444 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004252:	400a      	ands	r2, r1
 8004254:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004256:	4b78      	ldr	r3, [pc, #480]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2201      	movs	r2, #1
 8004260:	4013      	ands	r3, r2
 8004262:	d016      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004264:	f7fd fd26 	bl	8001cb4 <HAL_GetTick>
 8004268:	0003      	movs	r3, r0
 800426a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800426c:	e00c      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426e:	f7fd fd21 	bl	8001cb4 <HAL_GetTick>
 8004272:	0002      	movs	r2, r0
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	4a73      	ldr	r2, [pc, #460]	; (8004448 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d904      	bls.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800427e:	2313      	movs	r3, #19
 8004280:	18fb      	adds	r3, r7, r3
 8004282:	2203      	movs	r2, #3
 8004284:	701a      	strb	r2, [r3, #0]
            break;
 8004286:	e004      	b.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004288:	4b6b      	ldr	r3, [pc, #428]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800428a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800428c:	2202      	movs	r2, #2
 800428e:	4013      	ands	r3, r2
 8004290:	d0ed      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004292:	2313      	movs	r3, #19
 8004294:	18fb      	adds	r3, r7, r3
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10a      	bne.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800429c:	4b66      	ldr	r3, [pc, #408]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800429e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a0:	4a67      	ldr	r2, [pc, #412]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80042aa:	4b63      	ldr	r3, [pc, #396]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ac:	430a      	orrs	r2, r1
 80042ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80042b0:	e00c      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042b2:	2312      	movs	r3, #18
 80042b4:	18fb      	adds	r3, r7, r3
 80042b6:	2213      	movs	r2, #19
 80042b8:	18ba      	adds	r2, r7, r2
 80042ba:	7812      	ldrb	r2, [r2, #0]
 80042bc:	701a      	strb	r2, [r3, #0]
 80042be:	e005      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c0:	2312      	movs	r3, #18
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	2213      	movs	r2, #19
 80042c6:	18ba      	adds	r2, r7, r2
 80042c8:	7812      	ldrb	r2, [r2, #0]
 80042ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042cc:	2311      	movs	r3, #17
 80042ce:	18fb      	adds	r3, r7, r3
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	2b01      	cmp	r3, #1
 80042d4:	d105      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d6:	4b58      	ldr	r3, [pc, #352]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042da:	4b57      	ldr	r3, [pc, #348]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042dc:	495b      	ldr	r1, [pc, #364]	; (800444c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80042de:	400a      	ands	r2, r1
 80042e0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2201      	movs	r2, #1
 80042e8:	4013      	ands	r3, r2
 80042ea:	d009      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042ec:	4b52      	ldr	r3, [pc, #328]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f0:	2203      	movs	r2, #3
 80042f2:	4393      	bics	r3, r2
 80042f4:	0019      	movs	r1, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685a      	ldr	r2, [r3, #4]
 80042fa:	4b4f      	ldr	r3, [pc, #316]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042fc:	430a      	orrs	r2, r1
 80042fe:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2210      	movs	r2, #16
 8004306:	4013      	ands	r3, r2
 8004308:	d009      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800430a:	4b4b      	ldr	r3, [pc, #300]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800430c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430e:	4a50      	ldr	r2, [pc, #320]	; (8004450 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004310:	4013      	ands	r3, r2
 8004312:	0019      	movs	r1, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	689a      	ldr	r2, [r3, #8]
 8004318:	4b47      	ldr	r3, [pc, #284]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800431a:	430a      	orrs	r2, r1
 800431c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	2380      	movs	r3, #128	; 0x80
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4013      	ands	r3, r2
 8004328:	d009      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800432a:	4b43      	ldr	r3, [pc, #268]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800432c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800432e:	4a49      	ldr	r2, [pc, #292]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004330:	4013      	ands	r3, r2
 8004332:	0019      	movs	r1, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	695a      	ldr	r2, [r3, #20]
 8004338:	4b3f      	ldr	r3, [pc, #252]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800433a:	430a      	orrs	r2, r1
 800433c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	2380      	movs	r3, #128	; 0x80
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	4013      	ands	r3, r2
 8004348:	d009      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800434a:	4b3b      	ldr	r3, [pc, #236]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800434c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434e:	4a42      	ldr	r2, [pc, #264]	; (8004458 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004350:	4013      	ands	r3, r2
 8004352:	0019      	movs	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	699a      	ldr	r2, [r3, #24]
 8004358:	4b37      	ldr	r3, [pc, #220]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800435a:	430a      	orrs	r2, r1
 800435c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2220      	movs	r2, #32
 8004364:	4013      	ands	r3, r2
 8004366:	d009      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004368:	4b33      	ldr	r3, [pc, #204]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800436a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800436c:	4a3b      	ldr	r2, [pc, #236]	; (800445c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800436e:	4013      	ands	r3, r2
 8004370:	0019      	movs	r1, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68da      	ldr	r2, [r3, #12]
 8004376:	4b30      	ldr	r3, [pc, #192]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004378:	430a      	orrs	r2, r1
 800437a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	2380      	movs	r3, #128	; 0x80
 8004382:	01db      	lsls	r3, r3, #7
 8004384:	4013      	ands	r3, r2
 8004386:	d015      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004388:	4b2b      	ldr	r3, [pc, #172]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800438a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	0899      	lsrs	r1, r3, #2
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	69da      	ldr	r2, [r3, #28]
 8004394:	4b28      	ldr	r3, [pc, #160]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004396:	430a      	orrs	r2, r1
 8004398:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	69da      	ldr	r2, [r3, #28]
 800439e:	2380      	movs	r3, #128	; 0x80
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d106      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80043a6:	4b24      	ldr	r3, [pc, #144]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043a8:	68da      	ldr	r2, [r3, #12]
 80043aa:	4b23      	ldr	r3, [pc, #140]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043ac:	2180      	movs	r1, #128	; 0x80
 80043ae:	0249      	lsls	r1, r1, #9
 80043b0:	430a      	orrs	r2, r1
 80043b2:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	039b      	lsls	r3, r3, #14
 80043bc:	4013      	ands	r3, r2
 80043be:	d016      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80043c0:	4b1d      	ldr	r3, [pc, #116]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c4:	4a26      	ldr	r2, [pc, #152]	; (8004460 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80043c6:	4013      	ands	r3, r2
 80043c8:	0019      	movs	r1, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a1a      	ldr	r2, [r3, #32]
 80043ce:	4b1a      	ldr	r3, [pc, #104]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043d0:	430a      	orrs	r2, r1
 80043d2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1a      	ldr	r2, [r3, #32]
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	03db      	lsls	r3, r3, #15
 80043dc:	429a      	cmp	r2, r3
 80043de:	d106      	bne.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80043e0:	4b15      	ldr	r3, [pc, #84]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	4b14      	ldr	r3, [pc, #80]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043e6:	2180      	movs	r1, #128	; 0x80
 80043e8:	0449      	lsls	r1, r1, #17
 80043ea:	430a      	orrs	r2, r1
 80043ec:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	2380      	movs	r3, #128	; 0x80
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	4013      	ands	r3, r2
 80043f8:	d016      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80043fa:	4b0f      	ldr	r3, [pc, #60]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fe:	4a19      	ldr	r2, [pc, #100]	; (8004464 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004400:	4013      	ands	r3, r2
 8004402:	0019      	movs	r1, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	691a      	ldr	r2, [r3, #16]
 8004408:	4b0b      	ldr	r3, [pc, #44]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800440a:	430a      	orrs	r2, r1
 800440c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	691a      	ldr	r2, [r3, #16]
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	01db      	lsls	r3, r3, #7
 8004416:	429a      	cmp	r2, r3
 8004418:	d106      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800441a:	4b07      	ldr	r3, [pc, #28]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	4b06      	ldr	r3, [pc, #24]	; (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004420:	2180      	movs	r1, #128	; 0x80
 8004422:	0249      	lsls	r1, r1, #9
 8004424:	430a      	orrs	r2, r1
 8004426:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004428:	2312      	movs	r3, #18
 800442a:	18fb      	adds	r3, r7, r3
 800442c:	781b      	ldrb	r3, [r3, #0]
}
 800442e:	0018      	movs	r0, r3
 8004430:	46bd      	mov	sp, r7
 8004432:	b006      	add	sp, #24
 8004434:	bd80      	pop	{r7, pc}
 8004436:	46c0      	nop			; (mov r8, r8)
 8004438:	40021000 	.word	0x40021000
 800443c:	40007000 	.word	0x40007000
 8004440:	fffffcff 	.word	0xfffffcff
 8004444:	fffeffff 	.word	0xfffeffff
 8004448:	00001388 	.word	0x00001388
 800444c:	efffffff 	.word	0xefffffff
 8004450:	fffff3ff 	.word	0xfffff3ff
 8004454:	fff3ffff 	.word	0xfff3ffff
 8004458:	ffcfffff 	.word	0xffcfffff
 800445c:	ffffcfff 	.word	0xffffcfff
 8004460:	ffbfffff 	.word	0xffbfffff
 8004464:	ffff3fff 	.word	0xffff3fff

08004468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e04a      	b.n	8004510 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	223d      	movs	r2, #61	; 0x3d
 800447e:	5c9b      	ldrb	r3, [r3, r2]
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d107      	bne.n	8004496 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	223c      	movs	r2, #60	; 0x3c
 800448a:	2100      	movs	r1, #0
 800448c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	0018      	movs	r0, r3
 8004492:	f7fd fad1 	bl	8001a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	223d      	movs	r2, #61	; 0x3d
 800449a:	2102      	movs	r1, #2
 800449c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	3304      	adds	r3, #4
 80044a6:	0019      	movs	r1, r3
 80044a8:	0010      	movs	r0, r2
 80044aa:	f000 fab1 	bl	8004a10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2248      	movs	r2, #72	; 0x48
 80044b2:	2101      	movs	r1, #1
 80044b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	223e      	movs	r2, #62	; 0x3e
 80044ba:	2101      	movs	r1, #1
 80044bc:	5499      	strb	r1, [r3, r2]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	223f      	movs	r2, #63	; 0x3f
 80044c2:	2101      	movs	r1, #1
 80044c4:	5499      	strb	r1, [r3, r2]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2240      	movs	r2, #64	; 0x40
 80044ca:	2101      	movs	r1, #1
 80044cc:	5499      	strb	r1, [r3, r2]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2241      	movs	r2, #65	; 0x41
 80044d2:	2101      	movs	r1, #1
 80044d4:	5499      	strb	r1, [r3, r2]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2242      	movs	r2, #66	; 0x42
 80044da:	2101      	movs	r1, #1
 80044dc:	5499      	strb	r1, [r3, r2]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2243      	movs	r2, #67	; 0x43
 80044e2:	2101      	movs	r1, #1
 80044e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2244      	movs	r2, #68	; 0x44
 80044ea:	2101      	movs	r1, #1
 80044ec:	5499      	strb	r1, [r3, r2]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2245      	movs	r2, #69	; 0x45
 80044f2:	2101      	movs	r1, #1
 80044f4:	5499      	strb	r1, [r3, r2]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2246      	movs	r2, #70	; 0x46
 80044fa:	2101      	movs	r1, #1
 80044fc:	5499      	strb	r1, [r3, r2]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2247      	movs	r2, #71	; 0x47
 8004502:	2101      	movs	r1, #1
 8004504:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	223d      	movs	r2, #61	; 0x3d
 800450a:	2101      	movs	r1, #1
 800450c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	0018      	movs	r0, r3
 8004512:	46bd      	mov	sp, r7
 8004514:	b002      	add	sp, #8
 8004516:	bd80      	pop	{r7, pc}

08004518 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	223d      	movs	r2, #61	; 0x3d
 8004524:	5c9b      	ldrb	r3, [r3, r2]
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d001      	beq.n	8004530 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e035      	b.n	800459c <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	223d      	movs	r2, #61	; 0x3d
 8004534:	2102      	movs	r1, #2
 8004536:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a19      	ldr	r2, [pc, #100]	; (80045a4 <HAL_TIM_Base_Start+0x8c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d00a      	beq.n	8004558 <HAL_TIM_Base_Start+0x40>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	05db      	lsls	r3, r3, #23
 800454a:	429a      	cmp	r2, r3
 800454c:	d004      	beq.n	8004558 <HAL_TIM_Base_Start+0x40>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <HAL_TIM_Base_Start+0x90>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d116      	bne.n	8004586 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	4a13      	ldr	r2, [pc, #76]	; (80045ac <HAL_TIM_Base_Start+0x94>)
 8004560:	4013      	ands	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2b06      	cmp	r3, #6
 8004568:	d016      	beq.n	8004598 <HAL_TIM_Base_Start+0x80>
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	2380      	movs	r3, #128	; 0x80
 800456e:	025b      	lsls	r3, r3, #9
 8004570:	429a      	cmp	r2, r3
 8004572:	d011      	beq.n	8004598 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	681a      	ldr	r2, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2101      	movs	r1, #1
 8004580:	430a      	orrs	r2, r1
 8004582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004584:	e008      	b.n	8004598 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2101      	movs	r1, #1
 8004592:	430a      	orrs	r2, r1
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	e000      	b.n	800459a <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004598:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	b004      	add	sp, #16
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	40012c00 	.word	0x40012c00
 80045a8:	40000400 	.word	0x40000400
 80045ac:	00010007 	.word	0x00010007

080045b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	691b      	ldr	r3, [r3, #16]
 80045be:	2202      	movs	r2, #2
 80045c0:	4013      	ands	r3, r2
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d124      	bne.n	8004610 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	2202      	movs	r2, #2
 80045ce:	4013      	ands	r3, r2
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d11d      	bne.n	8004610 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	2203      	movs	r2, #3
 80045da:	4252      	negs	r2, r2
 80045dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	699b      	ldr	r3, [r3, #24]
 80045ea:	2203      	movs	r2, #3
 80045ec:	4013      	ands	r3, r2
 80045ee:	d004      	beq.n	80045fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	0018      	movs	r0, r3
 80045f4:	f000 f9f4 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 80045f8:	e007      	b.n	800460a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	0018      	movs	r0, r3
 80045fe:	f000 f9e7 	bl	80049d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	0018      	movs	r0, r3
 8004606:	f000 f9f3 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2204      	movs	r2, #4
 8004618:	4013      	ands	r3, r2
 800461a:	2b04      	cmp	r3, #4
 800461c:	d125      	bne.n	800466a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	2204      	movs	r2, #4
 8004626:	4013      	ands	r3, r2
 8004628:	2b04      	cmp	r3, #4
 800462a:	d11e      	bne.n	800466a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2205      	movs	r2, #5
 8004632:	4252      	negs	r2, r2
 8004634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2202      	movs	r2, #2
 800463a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	23c0      	movs	r3, #192	; 0xc0
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	4013      	ands	r3, r2
 8004648:	d004      	beq.n	8004654 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	0018      	movs	r0, r3
 800464e:	f000 f9c7 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 8004652:	e007      	b.n	8004664 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	0018      	movs	r0, r3
 8004658:	f000 f9ba 	bl	80049d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	0018      	movs	r0, r3
 8004660:	f000 f9c6 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	691b      	ldr	r3, [r3, #16]
 8004670:	2208      	movs	r2, #8
 8004672:	4013      	ands	r3, r2
 8004674:	2b08      	cmp	r3, #8
 8004676:	d124      	bne.n	80046c2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	2208      	movs	r2, #8
 8004680:	4013      	ands	r3, r2
 8004682:	2b08      	cmp	r3, #8
 8004684:	d11d      	bne.n	80046c2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2209      	movs	r2, #9
 800468c:	4252      	negs	r2, r2
 800468e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2204      	movs	r2, #4
 8004694:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	2203      	movs	r2, #3
 800469e:	4013      	ands	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f99b 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 80046aa:	e007      	b.n	80046bc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	0018      	movs	r0, r3
 80046b0:	f000 f98e 	bl	80049d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	0018      	movs	r0, r3
 80046b8:	f000 f99a 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	2210      	movs	r2, #16
 80046ca:	4013      	ands	r3, r2
 80046cc:	2b10      	cmp	r3, #16
 80046ce:	d125      	bne.n	800471c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	2210      	movs	r2, #16
 80046d8:	4013      	ands	r3, r2
 80046da:	2b10      	cmp	r3, #16
 80046dc:	d11e      	bne.n	800471c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2211      	movs	r2, #17
 80046e4:	4252      	negs	r2, r2
 80046e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2208      	movs	r2, #8
 80046ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69da      	ldr	r2, [r3, #28]
 80046f4:	23c0      	movs	r3, #192	; 0xc0
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4013      	ands	r3, r2
 80046fa:	d004      	beq.n	8004706 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	0018      	movs	r0, r3
 8004700:	f000 f96e 	bl	80049e0 <HAL_TIM_IC_CaptureCallback>
 8004704:	e007      	b.n	8004716 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	0018      	movs	r0, r3
 800470a:	f000 f961 	bl	80049d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	0018      	movs	r0, r3
 8004712:	f000 f96d 	bl	80049f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	2201      	movs	r2, #1
 8004724:	4013      	ands	r3, r2
 8004726:	2b01      	cmp	r3, #1
 8004728:	d10f      	bne.n	800474a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	2201      	movs	r2, #1
 8004732:	4013      	ands	r3, r2
 8004734:	2b01      	cmp	r3, #1
 8004736:	d108      	bne.n	800474a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2202      	movs	r2, #2
 800473e:	4252      	negs	r2, r2
 8004740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	0018      	movs	r0, r3
 8004746:	f000 f93b 	bl	80049c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	2280      	movs	r2, #128	; 0x80
 8004752:	4013      	ands	r3, r2
 8004754:	2b80      	cmp	r3, #128	; 0x80
 8004756:	d10f      	bne.n	8004778 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	2280      	movs	r2, #128	; 0x80
 8004760:	4013      	ands	r3, r2
 8004762:	2b80      	cmp	r3, #128	; 0x80
 8004764:	d108      	bne.n	8004778 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2281      	movs	r2, #129	; 0x81
 800476c:	4252      	negs	r2, r2
 800476e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	0018      	movs	r0, r3
 8004774:	f000 face 	bl	8004d14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	691a      	ldr	r2, [r3, #16]
 800477e:	2380      	movs	r3, #128	; 0x80
 8004780:	005b      	lsls	r3, r3, #1
 8004782:	401a      	ands	r2, r3
 8004784:	2380      	movs	r3, #128	; 0x80
 8004786:	005b      	lsls	r3, r3, #1
 8004788:	429a      	cmp	r2, r3
 800478a:	d10e      	bne.n	80047aa <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	2280      	movs	r2, #128	; 0x80
 8004794:	4013      	ands	r3, r2
 8004796:	2b80      	cmp	r3, #128	; 0x80
 8004798:	d107      	bne.n	80047aa <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a1c      	ldr	r2, [pc, #112]	; (8004810 <HAL_TIM_IRQHandler+0x260>)
 80047a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	0018      	movs	r0, r3
 80047a6:	f000 fabd 	bl	8004d24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	2240      	movs	r2, #64	; 0x40
 80047b2:	4013      	ands	r3, r2
 80047b4:	2b40      	cmp	r3, #64	; 0x40
 80047b6:	d10f      	bne.n	80047d8 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	2240      	movs	r2, #64	; 0x40
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b40      	cmp	r3, #64	; 0x40
 80047c4:	d108      	bne.n	80047d8 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2241      	movs	r2, #65	; 0x41
 80047cc:	4252      	negs	r2, r2
 80047ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	0018      	movs	r0, r3
 80047d4:	f000 f914 	bl	8004a00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	2220      	movs	r2, #32
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b20      	cmp	r3, #32
 80047e4:	d10f      	bne.n	8004806 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	4013      	ands	r3, r2
 80047f0:	2b20      	cmp	r3, #32
 80047f2:	d108      	bne.n	8004806 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2221      	movs	r2, #33	; 0x21
 80047fa:	4252      	negs	r2, r2
 80047fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	0018      	movs	r0, r3
 8004802:	f000 fa7f 	bl	8004d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004806:	46c0      	nop			; (mov r8, r8)
 8004808:	46bd      	mov	sp, r7
 800480a:	b002      	add	sp, #8
 800480c:	bd80      	pop	{r7, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	fffffeff 	.word	0xfffffeff

08004814 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800481e:	230f      	movs	r3, #15
 8004820:	18fb      	adds	r3, r7, r3
 8004822:	2200      	movs	r2, #0
 8004824:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	223c      	movs	r2, #60	; 0x3c
 800482a:	5c9b      	ldrb	r3, [r3, r2]
 800482c:	2b01      	cmp	r3, #1
 800482e:	d101      	bne.n	8004834 <HAL_TIM_ConfigClockSource+0x20>
 8004830:	2302      	movs	r3, #2
 8004832:	e0bc      	b.n	80049ae <HAL_TIM_ConfigClockSource+0x19a>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	223c      	movs	r2, #60	; 0x3c
 8004838:	2101      	movs	r1, #1
 800483a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	223d      	movs	r2, #61	; 0x3d
 8004840:	2102      	movs	r1, #2
 8004842:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	4a5a      	ldr	r2, [pc, #360]	; (80049b8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004850:	4013      	ands	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4a59      	ldr	r2, [pc, #356]	; (80049bc <HAL_TIM_ConfigClockSource+0x1a8>)
 8004858:	4013      	ands	r3, r2
 800485a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2280      	movs	r2, #128	; 0x80
 800486a:	0192      	lsls	r2, r2, #6
 800486c:	4293      	cmp	r3, r2
 800486e:	d040      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0xde>
 8004870:	2280      	movs	r2, #128	; 0x80
 8004872:	0192      	lsls	r2, r2, #6
 8004874:	4293      	cmp	r3, r2
 8004876:	d900      	bls.n	800487a <HAL_TIM_ConfigClockSource+0x66>
 8004878:	e088      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 800487a:	2280      	movs	r2, #128	; 0x80
 800487c:	0152      	lsls	r2, r2, #5
 800487e:	4293      	cmp	r3, r2
 8004880:	d100      	bne.n	8004884 <HAL_TIM_ConfigClockSource+0x70>
 8004882:	e088      	b.n	8004996 <HAL_TIM_ConfigClockSource+0x182>
 8004884:	2280      	movs	r2, #128	; 0x80
 8004886:	0152      	lsls	r2, r2, #5
 8004888:	4293      	cmp	r3, r2
 800488a:	d900      	bls.n	800488e <HAL_TIM_ConfigClockSource+0x7a>
 800488c:	e07e      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 800488e:	2b70      	cmp	r3, #112	; 0x70
 8004890:	d018      	beq.n	80048c4 <HAL_TIM_ConfigClockSource+0xb0>
 8004892:	d900      	bls.n	8004896 <HAL_TIM_ConfigClockSource+0x82>
 8004894:	e07a      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 8004896:	2b60      	cmp	r3, #96	; 0x60
 8004898:	d04f      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x126>
 800489a:	d900      	bls.n	800489e <HAL_TIM_ConfigClockSource+0x8a>
 800489c:	e076      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 800489e:	2b50      	cmp	r3, #80	; 0x50
 80048a0:	d03b      	beq.n	800491a <HAL_TIM_ConfigClockSource+0x106>
 80048a2:	d900      	bls.n	80048a6 <HAL_TIM_ConfigClockSource+0x92>
 80048a4:	e072      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 80048a6:	2b40      	cmp	r3, #64	; 0x40
 80048a8:	d057      	beq.n	800495a <HAL_TIM_ConfigClockSource+0x146>
 80048aa:	d900      	bls.n	80048ae <HAL_TIM_ConfigClockSource+0x9a>
 80048ac:	e06e      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 80048ae:	2b30      	cmp	r3, #48	; 0x30
 80048b0:	d063      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x166>
 80048b2:	d86b      	bhi.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 80048b4:	2b20      	cmp	r3, #32
 80048b6:	d060      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x166>
 80048b8:	d868      	bhi.n	800498c <HAL_TIM_ConfigClockSource+0x178>
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d05d      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x166>
 80048be:	2b10      	cmp	r3, #16
 80048c0:	d05b      	beq.n	800497a <HAL_TIM_ConfigClockSource+0x166>
 80048c2:	e063      	b.n	800498c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d4:	f000 f98e 	bl	8004bf4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	2277      	movs	r2, #119	; 0x77
 80048e4:	4313      	orrs	r3, r2
 80048e6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	609a      	str	r2, [r3, #8]
      break;
 80048f0:	e052      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	f000 f977 	bl	8004bf4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2180      	movs	r1, #128	; 0x80
 8004912:	01c9      	lsls	r1, r1, #7
 8004914:	430a      	orrs	r2, r1
 8004916:	609a      	str	r2, [r3, #8]
      break;
 8004918:	e03e      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004926:	001a      	movs	r2, r3
 8004928:	f000 f8e8 	bl	8004afc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2150      	movs	r1, #80	; 0x50
 8004932:	0018      	movs	r0, r3
 8004934:	f000 f942 	bl	8004bbc <TIM_ITRx_SetConfig>
      break;
 8004938:	e02e      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004946:	001a      	movs	r2, r3
 8004948:	f000 f906 	bl	8004b58 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2160      	movs	r1, #96	; 0x60
 8004952:	0018      	movs	r0, r3
 8004954:	f000 f932 	bl	8004bbc <TIM_ITRx_SetConfig>
      break;
 8004958:	e01e      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004966:	001a      	movs	r2, r3
 8004968:	f000 f8c8 	bl	8004afc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	2140      	movs	r1, #64	; 0x40
 8004972:	0018      	movs	r0, r3
 8004974:	f000 f922 	bl	8004bbc <TIM_ITRx_SetConfig>
      break;
 8004978:	e00e      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	0019      	movs	r1, r3
 8004984:	0010      	movs	r0, r2
 8004986:	f000 f919 	bl	8004bbc <TIM_ITRx_SetConfig>
      break;
 800498a:	e005      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800498c:	230f      	movs	r3, #15
 800498e:	18fb      	adds	r3, r7, r3
 8004990:	2201      	movs	r2, #1
 8004992:	701a      	strb	r2, [r3, #0]
      break;
 8004994:	e000      	b.n	8004998 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004996:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	223d      	movs	r2, #61	; 0x3d
 800499c:	2101      	movs	r1, #1
 800499e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	223c      	movs	r2, #60	; 0x3c
 80049a4:	2100      	movs	r1, #0
 80049a6:	5499      	strb	r1, [r3, r2]

  return status;
 80049a8:	230f      	movs	r3, #15
 80049aa:	18fb      	adds	r3, r7, r3
 80049ac:	781b      	ldrb	r3, [r3, #0]
}
 80049ae:	0018      	movs	r0, r3
 80049b0:	46bd      	mov	sp, r7
 80049b2:	b004      	add	sp, #16
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	46c0      	nop			; (mov r8, r8)
 80049b8:	ffceff88 	.word	0xffceff88
 80049bc:	ffff00ff 	.word	0xffff00ff

080049c0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80049c8:	46c0      	nop			; (mov r8, r8)
 80049ca:	46bd      	mov	sp, r7
 80049cc:	b002      	add	sp, #8
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049d8:	46c0      	nop			; (mov r8, r8)
 80049da:	46bd      	mov	sp, r7
 80049dc:	b002      	add	sp, #8
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049e8:	46c0      	nop			; (mov r8, r8)
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b002      	add	sp, #8
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049f8:	46c0      	nop			; (mov r8, r8)
 80049fa:	46bd      	mov	sp, r7
 80049fc:	b002      	add	sp, #8
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a08:	46c0      	nop			; (mov r8, r8)
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a30      	ldr	r2, [pc, #192]	; (8004ae4 <TIM_Base_SetConfig+0xd4>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d008      	beq.n	8004a3a <TIM_Base_SetConfig+0x2a>
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	2380      	movs	r3, #128	; 0x80
 8004a2c:	05db      	lsls	r3, r3, #23
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	d003      	beq.n	8004a3a <TIM_Base_SetConfig+0x2a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a2c      	ldr	r2, [pc, #176]	; (8004ae8 <TIM_Base_SetConfig+0xd8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d108      	bne.n	8004a4c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2270      	movs	r2, #112	; 0x70
 8004a3e:	4393      	bics	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a25      	ldr	r2, [pc, #148]	; (8004ae4 <TIM_Base_SetConfig+0xd4>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d014      	beq.n	8004a7e <TIM_Base_SetConfig+0x6e>
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	2380      	movs	r3, #128	; 0x80
 8004a58:	05db      	lsls	r3, r3, #23
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d00f      	beq.n	8004a7e <TIM_Base_SetConfig+0x6e>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a21      	ldr	r2, [pc, #132]	; (8004ae8 <TIM_Base_SetConfig+0xd8>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00b      	beq.n	8004a7e <TIM_Base_SetConfig+0x6e>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a20      	ldr	r2, [pc, #128]	; (8004aec <TIM_Base_SetConfig+0xdc>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d007      	beq.n	8004a7e <TIM_Base_SetConfig+0x6e>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a1f      	ldr	r2, [pc, #124]	; (8004af0 <TIM_Base_SetConfig+0xe0>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d003      	beq.n	8004a7e <TIM_Base_SetConfig+0x6e>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a1e      	ldr	r2, [pc, #120]	; (8004af4 <TIM_Base_SetConfig+0xe4>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d108      	bne.n	8004a90 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	4a1d      	ldr	r2, [pc, #116]	; (8004af8 <TIM_Base_SetConfig+0xe8>)
 8004a82:	4013      	ands	r3, r2
 8004a84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2280      	movs	r2, #128	; 0x80
 8004a94:	4393      	bics	r3, r2
 8004a96:	001a      	movs	r2, r3
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a0a      	ldr	r2, [pc, #40]	; (8004ae4 <TIM_Base_SetConfig+0xd4>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d007      	beq.n	8004ace <TIM_Base_SetConfig+0xbe>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a0b      	ldr	r2, [pc, #44]	; (8004af0 <TIM_Base_SetConfig+0xe0>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d003      	beq.n	8004ace <TIM_Base_SetConfig+0xbe>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a0a      	ldr	r2, [pc, #40]	; (8004af4 <TIM_Base_SetConfig+0xe4>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d103      	bne.n	8004ad6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	691a      	ldr	r2, [r3, #16]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	615a      	str	r2, [r3, #20]
}
 8004adc:	46c0      	nop			; (mov r8, r8)
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b004      	add	sp, #16
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40012c00 	.word	0x40012c00
 8004ae8:	40000400 	.word	0x40000400
 8004aec:	40002000 	.word	0x40002000
 8004af0:	40014400 	.word	0x40014400
 8004af4:	40014800 	.word	0x40014800
 8004af8:	fffffcff 	.word	0xfffffcff

08004afc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	2201      	movs	r2, #1
 8004b14:	4393      	bics	r3, r2
 8004b16:	001a      	movs	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	22f0      	movs	r2, #240	; 0xf0
 8004b26:	4393      	bics	r3, r2
 8004b28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	011b      	lsls	r3, r3, #4
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	220a      	movs	r2, #10
 8004b38:	4393      	bics	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	621a      	str	r2, [r3, #32]
}
 8004b50:	46c0      	nop			; (mov r8, r8)
 8004b52:	46bd      	mov	sp, r7
 8004b54:	b006      	add	sp, #24
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	2210      	movs	r2, #16
 8004b6a:	4393      	bics	r3, r2
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a1b      	ldr	r3, [r3, #32]
 8004b7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	4a0d      	ldr	r2, [pc, #52]	; (8004bb8 <TIM_TI2_ConfigInputStage+0x60>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	031b      	lsls	r3, r3, #12
 8004b8a:	697a      	ldr	r2, [r7, #20]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	22a0      	movs	r2, #160	; 0xa0
 8004b94:	4393      	bics	r3, r2
 8004b96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	011b      	lsls	r3, r3, #4
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	621a      	str	r2, [r3, #32]
}
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	b006      	add	sp, #24
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	ffff0fff 	.word	0xffff0fff

08004bbc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4a08      	ldr	r2, [pc, #32]	; (8004bf0 <TIM_ITRx_SetConfig+0x34>)
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	2207      	movs	r2, #7
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	609a      	str	r2, [r3, #8]
}
 8004be6:	46c0      	nop			; (mov r8, r8)
 8004be8:	46bd      	mov	sp, r7
 8004bea:	b004      	add	sp, #16
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	ffcfff8f 	.word	0xffcfff8f

08004bf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	4a09      	ldr	r2, [pc, #36]	; (8004c30 <TIM_ETR_SetConfig+0x3c>)
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	021a      	lsls	r2, r3, #8
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	609a      	str	r2, [r3, #8]
}
 8004c28:	46c0      	nop			; (mov r8, r8)
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	b006      	add	sp, #24
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	ffff00ff 	.word	0xffff00ff

08004c34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	223c      	movs	r2, #60	; 0x3c
 8004c42:	5c9b      	ldrb	r3, [r3, r2]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d101      	bne.n	8004c4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	e050      	b.n	8004cee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	223c      	movs	r2, #60	; 0x3c
 8004c50:	2101      	movs	r1, #1
 8004c52:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	223d      	movs	r2, #61	; 0x3d
 8004c58:	2102      	movs	r1, #2
 8004c5a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a21      	ldr	r2, [pc, #132]	; (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d108      	bne.n	8004c88 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	4a20      	ldr	r2, [pc, #128]	; (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2270      	movs	r2, #112	; 0x70
 8004c8c:	4393      	bics	r3, r2
 8004c8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a14      	ldr	r2, [pc, #80]	; (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00a      	beq.n	8004cc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	2380      	movs	r3, #128	; 0x80
 8004cb2:	05db      	lsls	r3, r3, #23
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d004      	beq.n	8004cc2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a10      	ldr	r2, [pc, #64]	; (8004d00 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d10c      	bne.n	8004cdc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2280      	movs	r2, #128	; 0x80
 8004cc6:	4393      	bics	r3, r2
 8004cc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	223d      	movs	r2, #61	; 0x3d
 8004ce0:	2101      	movs	r1, #1
 8004ce2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	223c      	movs	r2, #60	; 0x3c
 8004ce8:	2100      	movs	r1, #0
 8004cea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	0018      	movs	r0, r3
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	b004      	add	sp, #16
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	46c0      	nop			; (mov r8, r8)
 8004cf8:	40012c00 	.word	0x40012c00
 8004cfc:	ff0fffff 	.word	0xff0fffff
 8004d00:	40000400 	.word	0x40000400

08004d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d0c:	46c0      	nop			; (mov r8, r8)
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	b002      	add	sp, #8
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b002      	add	sp, #8
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b082      	sub	sp, #8
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d2c:	46c0      	nop			; (mov r8, r8)
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b002      	add	sp, #8
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <memset>:
 8004d34:	0003      	movs	r3, r0
 8004d36:	1882      	adds	r2, r0, r2
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d100      	bne.n	8004d3e <memset+0xa>
 8004d3c:	4770      	bx	lr
 8004d3e:	7019      	strb	r1, [r3, #0]
 8004d40:	3301      	adds	r3, #1
 8004d42:	e7f9      	b.n	8004d38 <memset+0x4>

08004d44 <__libc_init_array>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	2600      	movs	r6, #0
 8004d48:	4c0c      	ldr	r4, [pc, #48]	; (8004d7c <__libc_init_array+0x38>)
 8004d4a:	4d0d      	ldr	r5, [pc, #52]	; (8004d80 <__libc_init_array+0x3c>)
 8004d4c:	1b64      	subs	r4, r4, r5
 8004d4e:	10a4      	asrs	r4, r4, #2
 8004d50:	42a6      	cmp	r6, r4
 8004d52:	d109      	bne.n	8004d68 <__libc_init_array+0x24>
 8004d54:	2600      	movs	r6, #0
 8004d56:	f000 f819 	bl	8004d8c <_init>
 8004d5a:	4c0a      	ldr	r4, [pc, #40]	; (8004d84 <__libc_init_array+0x40>)
 8004d5c:	4d0a      	ldr	r5, [pc, #40]	; (8004d88 <__libc_init_array+0x44>)
 8004d5e:	1b64      	subs	r4, r4, r5
 8004d60:	10a4      	asrs	r4, r4, #2
 8004d62:	42a6      	cmp	r6, r4
 8004d64:	d105      	bne.n	8004d72 <__libc_init_array+0x2e>
 8004d66:	bd70      	pop	{r4, r5, r6, pc}
 8004d68:	00b3      	lsls	r3, r6, #2
 8004d6a:	58eb      	ldr	r3, [r5, r3]
 8004d6c:	4798      	blx	r3
 8004d6e:	3601      	adds	r6, #1
 8004d70:	e7ee      	b.n	8004d50 <__libc_init_array+0xc>
 8004d72:	00b3      	lsls	r3, r6, #2
 8004d74:	58eb      	ldr	r3, [r5, r3]
 8004d76:	4798      	blx	r3
 8004d78:	3601      	adds	r6, #1
 8004d7a:	e7f2      	b.n	8004d62 <__libc_init_array+0x1e>
 8004d7c:	08004de4 	.word	0x08004de4
 8004d80:	08004de4 	.word	0x08004de4
 8004d84:	08004de8 	.word	0x08004de8
 8004d88:	08004de4 	.word	0x08004de4

08004d8c <_init>:
 8004d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d8e:	46c0      	nop			; (mov r8, r8)
 8004d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d92:	bc08      	pop	{r3}
 8004d94:	469e      	mov	lr, r3
 8004d96:	4770      	bx	lr

08004d98 <_fini>:
 8004d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d9a:	46c0      	nop			; (mov r8, r8)
 8004d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d9e:	bc08      	pop	{r3}
 8004da0:	469e      	mov	lr, r3
 8004da2:	4770      	bx	lr
