[{"schematic":[["gates/nand4",[-48,-24,0]],["gates/inverter",[0,0,0]],["port",[-48,-24,0],{"signal":"A"}],["port",[-48,-8,0],{"signal":"B"}],["port",[-48,8,0],{"signal":"C"}],["port",[-48,24,0],{"signal":"D"}],["port",[32,0,4],{"signal":"Z"}]],"icon":[["terminal",[0,0,0],{"name":"A"}],["terminal",[0,16,0],{"name":"B"}],["terminal",[48,24,4],{"name":"Z"}],["arc",[20,12,0,16,12,15,9]],["arc",[20,36,6,16,12,15,9]],["line",[8,12,0,12,0]],["line",[8,36,0,12,0]],["property",[33,31,0],{"format":"{name}","align":"top-left"}],["terminal",[0,32,0],{"name":"C"}],["terminal",[0,48,0],{"name":"D"}],["line",[8,-4,0,0,57]],["line",[40,24,0,-4,0]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C D\n.group outputs Z\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n0000 L\n0001 L\n0010 L\n0011 L\n0100 L\n0101 L\n0110 L\n0111 L\n1000 L\n1001 L\n1010 L\n1011 L\n1100 L\n1101 L\n1110 L\n1111 H\n\n.plot A B C D\n.plot Z\n"]]},{"name":{"label":"Name","type":"string","value":"","edit":"yes","choices":[""]}}]
