#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SS_1 */
#define SS_1__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SS_1__0__MASK 0x10u
#define SS_1__0__PC CYREG_PRT2_PC4
#define SS_1__0__PORT 2u
#define SS_1__0__SHIFT 4u
#define SS_1__AG CYREG_PRT2_AG
#define SS_1__AMUX CYREG_PRT2_AMUX
#define SS_1__BIE CYREG_PRT2_BIE
#define SS_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS_1__BYP CYREG_PRT2_BYP
#define SS_1__CTL CYREG_PRT2_CTL
#define SS_1__DM0 CYREG_PRT2_DM0
#define SS_1__DM1 CYREG_PRT2_DM1
#define SS_1__DM2 CYREG_PRT2_DM2
#define SS_1__DR CYREG_PRT2_DR
#define SS_1__INP_DIS CYREG_PRT2_INP_DIS
#define SS_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS_1__LCD_EN CYREG_PRT2_LCD_EN
#define SS_1__MASK 0x10u
#define SS_1__PORT 2u
#define SS_1__PRT CYREG_PRT2_PRT
#define SS_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS_1__PS CYREG_PRT2_PS
#define SS_1__SHIFT 4u
#define SS_1__SLW CYREG_PRT2_SLW

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_1__0__MASK 0x02u
#define LED_1__0__PC CYREG_PRT2_PC1
#define LED_1__0__PORT 2u
#define LED_1__0__SHIFT 1u
#define LED_1__AG CYREG_PRT2_AG
#define LED_1__AMUX CYREG_PRT2_AMUX
#define LED_1__BIE CYREG_PRT2_BIE
#define LED_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_1__BYP CYREG_PRT2_BYP
#define LED_1__CTL CYREG_PRT2_CTL
#define LED_1__DM0 CYREG_PRT2_DM0
#define LED_1__DM1 CYREG_PRT2_DM1
#define LED_1__DM2 CYREG_PRT2_DM2
#define LED_1__DR CYREG_PRT2_DR
#define LED_1__INP_DIS CYREG_PRT2_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT2_LCD_EN
#define LED_1__MASK 0x02u
#define LED_1__PORT 2u
#define LED_1__PRT CYREG_PRT2_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_1__PS CYREG_PRT2_PS
#define LED_1__SHIFT 1u
#define LED_1__SLW CYREG_PRT2_SLW

/* PWM_S_1_PWMUDB */
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_S_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_S_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_S_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_S_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_S_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_S_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_S_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_S_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_S_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_S_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_S_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_S_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_S_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_S_PWMUDB */
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define PWM_S_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define PWM_S_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_S_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_S_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define PWM_S_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define PWM_S_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_S_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_S_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define PWM_S_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_S_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_S_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_S_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_S_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_S_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define PWM_S_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_S_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_S_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_S_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_S_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_S_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_S_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* PWM_X_PWMUDB */
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_X_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_X_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_X_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_X_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_X_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_X_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_X_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_X_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_X_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_X_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define PWM_X_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_X_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_X_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_X_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_X_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_X_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define PWM_X_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_X_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_X_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_X_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define PWM_X_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define PWM_X_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PWM_X_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PWM_X_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PWM_X_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_X_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_X_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define PWM_X_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1

/* PWM_Y_PWMUDB */
#define PWM_Y_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Y_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Y_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Y_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Y_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define PWM_Y_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Y_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Y_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Y_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Y_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Y_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Y_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Y_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define PWM_Y_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Y_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Y_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Y_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Y_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define PWM_Y_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_Y_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB15_A0
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB15_A1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB15_D0
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB15_D1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB15_F0
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB15_F1
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define PWM_Y_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* PWM_Z_PWMUDB */
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_Z_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_Z_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_Z_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_Z_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_Z_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Z_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_Z_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_Z_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_Z_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Z_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_Z_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_Z_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_Z_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_Z_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_Z_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_Z_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_Z_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Z_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Z_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Z_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define PWM_Z_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define PWM_Z_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB09_A0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB09_A1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB09_D0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB09_D1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB09_F0
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB09_F1
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_Z_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Pin_X */
#define Pin_X__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_X__0__MASK 0x01u
#define Pin_X__0__PC CYREG_PRT3_PC0
#define Pin_X__0__PORT 3u
#define Pin_X__0__SHIFT 0u
#define Pin_X__AG CYREG_PRT3_AG
#define Pin_X__AMUX CYREG_PRT3_AMUX
#define Pin_X__BIE CYREG_PRT3_BIE
#define Pin_X__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_X__BYP CYREG_PRT3_BYP
#define Pin_X__CTL CYREG_PRT3_CTL
#define Pin_X__DM0 CYREG_PRT3_DM0
#define Pin_X__DM1 CYREG_PRT3_DM1
#define Pin_X__DM2 CYREG_PRT3_DM2
#define Pin_X__DR CYREG_PRT3_DR
#define Pin_X__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_X__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_X__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_X__MASK 0x01u
#define Pin_X__PORT 3u
#define Pin_X__PRT CYREG_PRT3_PRT
#define Pin_X__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_X__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_X__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_X__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_X__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_X__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_X__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_X__PS CYREG_PRT3_PS
#define Pin_X__SHIFT 0u
#define Pin_X__SLW CYREG_PRT3_SLW

/* Pin_Y */
#define Pin_Y__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_Y__0__MASK 0x02u
#define Pin_Y__0__PC CYREG_PRT3_PC1
#define Pin_Y__0__PORT 3u
#define Pin_Y__0__SHIFT 1u
#define Pin_Y__AG CYREG_PRT3_AG
#define Pin_Y__AMUX CYREG_PRT3_AMUX
#define Pin_Y__BIE CYREG_PRT3_BIE
#define Pin_Y__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_Y__BYP CYREG_PRT3_BYP
#define Pin_Y__CTL CYREG_PRT3_CTL
#define Pin_Y__DM0 CYREG_PRT3_DM0
#define Pin_Y__DM1 CYREG_PRT3_DM1
#define Pin_Y__DM2 CYREG_PRT3_DM2
#define Pin_Y__DR CYREG_PRT3_DR
#define Pin_Y__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_Y__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_Y__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_Y__MASK 0x02u
#define Pin_Y__PORT 3u
#define Pin_Y__PRT CYREG_PRT3_PRT
#define Pin_Y__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_Y__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_Y__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_Y__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_Y__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_Y__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_Y__PS CYREG_PRT3_PS
#define Pin_Y__SHIFT 1u
#define Pin_Y__SLW CYREG_PRT3_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x02u
#define isr_1__INTC_NUMBER 1u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x04u
#define isr_2__INTC_NUMBER 2u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU2_INTTYPE7
#define MISO_1__0__MASK 0x80u
#define MISO_1__0__PC CYREG_PRT2_PC7
#define MISO_1__0__PORT 2u
#define MISO_1__0__SHIFT 7u
#define MISO_1__AG CYREG_PRT2_AG
#define MISO_1__AMUX CYREG_PRT2_AMUX
#define MISO_1__BIE CYREG_PRT2_BIE
#define MISO_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_1__BYP CYREG_PRT2_BYP
#define MISO_1__CTL CYREG_PRT2_CTL
#define MISO_1__DM0 CYREG_PRT2_DM0
#define MISO_1__DM1 CYREG_PRT2_DM1
#define MISO_1__DM2 CYREG_PRT2_DM2
#define MISO_1__DR CYREG_PRT2_DR
#define MISO_1__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_1__MASK 0x80u
#define MISO_1__PORT 2u
#define MISO_1__PRT CYREG_PRT2_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_1__PS CYREG_PRT2_PS
#define MISO_1__SHIFT 7u
#define MISO_1__SLW CYREG_PRT2_SLW

/* MISO_2 */
#define MISO_2__0__INTTYPE CYREG_PICU15_INTTYPE2
#define MISO_2__0__MASK 0x04u
#define MISO_2__0__PC CYREG_IO_PC_PRT15_PC2
#define MISO_2__0__PORT 15u
#define MISO_2__0__SHIFT 2u
#define MISO_2__AG CYREG_PRT15_AG
#define MISO_2__AMUX CYREG_PRT15_AMUX
#define MISO_2__BIE CYREG_PRT15_BIE
#define MISO_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define MISO_2__BYP CYREG_PRT15_BYP
#define MISO_2__CTL CYREG_PRT15_CTL
#define MISO_2__DM0 CYREG_PRT15_DM0
#define MISO_2__DM1 CYREG_PRT15_DM1
#define MISO_2__DM2 CYREG_PRT15_DM2
#define MISO_2__DR CYREG_PRT15_DR
#define MISO_2__INP_DIS CYREG_PRT15_INP_DIS
#define MISO_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MISO_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MISO_2__LCD_EN CYREG_PRT15_LCD_EN
#define MISO_2__MASK 0x04u
#define MISO_2__PORT 15u
#define MISO_2__PRT CYREG_PRT15_PRT
#define MISO_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MISO_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MISO_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MISO_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MISO_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MISO_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MISO_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MISO_2__PS CYREG_PRT15_PS
#define MISO_2__SHIFT 2u
#define MISO_2__SLW CYREG_PRT15_SLW

/* MISO_3 */
#define MISO_3__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MISO_3__0__MASK 0x08u
#define MISO_3__0__PC CYREG_PRT12_PC3
#define MISO_3__0__PORT 12u
#define MISO_3__0__SHIFT 3u
#define MISO_3__AG CYREG_PRT12_AG
#define MISO_3__BIE CYREG_PRT12_BIE
#define MISO_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO_3__BYP CYREG_PRT12_BYP
#define MISO_3__DM0 CYREG_PRT12_DM0
#define MISO_3__DM1 CYREG_PRT12_DM1
#define MISO_3__DM2 CYREG_PRT12_DM2
#define MISO_3__DR CYREG_PRT12_DR
#define MISO_3__INP_DIS CYREG_PRT12_INP_DIS
#define MISO_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO_3__MASK 0x08u
#define MISO_3__PORT 12u
#define MISO_3__PRT CYREG_PRT12_PRT
#define MISO_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO_3__PS CYREG_PRT12_PS
#define MISO_3__SHIFT 3u
#define MISO_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO_3__SLW CYREG_PRT12_SLW

/* MISO_4 */
#define MISO_4__0__INTTYPE CYREG_PICU12_INTTYPE2
#define MISO_4__0__MASK 0x04u
#define MISO_4__0__PC CYREG_PRT12_PC2
#define MISO_4__0__PORT 12u
#define MISO_4__0__SHIFT 2u
#define MISO_4__AG CYREG_PRT12_AG
#define MISO_4__BIE CYREG_PRT12_BIE
#define MISO_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define MISO_4__BYP CYREG_PRT12_BYP
#define MISO_4__DM0 CYREG_PRT12_DM0
#define MISO_4__DM1 CYREG_PRT12_DM1
#define MISO_4__DM2 CYREG_PRT12_DM2
#define MISO_4__DR CYREG_PRT12_DR
#define MISO_4__INP_DIS CYREG_PRT12_INP_DIS
#define MISO_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MISO_4__MASK 0x04u
#define MISO_4__PORT 12u
#define MISO_4__PRT CYREG_PRT12_PRT
#define MISO_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MISO_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MISO_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MISO_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MISO_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MISO_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MISO_4__PS CYREG_PRT12_PS
#define MISO_4__SHIFT 2u
#define MISO_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define MISO_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MISO_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MISO_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MISO_4__SLW CYREG_PRT12_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define MOSI_1__0__MASK 0x40u
#define MOSI_1__0__PC CYREG_PRT2_PC6
#define MOSI_1__0__PORT 2u
#define MOSI_1__0__SHIFT 6u
#define MOSI_1__AG CYREG_PRT2_AG
#define MOSI_1__AMUX CYREG_PRT2_AMUX
#define MOSI_1__BIE CYREG_PRT2_BIE
#define MOSI_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI_1__BYP CYREG_PRT2_BYP
#define MOSI_1__CTL CYREG_PRT2_CTL
#define MOSI_1__DM0 CYREG_PRT2_DM0
#define MOSI_1__DM1 CYREG_PRT2_DM1
#define MOSI_1__DM2 CYREG_PRT2_DM2
#define MOSI_1__DR CYREG_PRT2_DR
#define MOSI_1__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI_1__MASK 0x40u
#define MOSI_1__PORT 2u
#define MOSI_1__PRT CYREG_PRT2_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI_1__PS CYREG_PRT2_PS
#define MOSI_1__SHIFT 6u
#define MOSI_1__SLW CYREG_PRT2_SLW

/* MOSI_2 */
#define MOSI_2__0__INTTYPE CYREG_PICU15_INTTYPE1
#define MOSI_2__0__MASK 0x02u
#define MOSI_2__0__PC CYREG_IO_PC_PRT15_PC1
#define MOSI_2__0__PORT 15u
#define MOSI_2__0__SHIFT 1u
#define MOSI_2__AG CYREG_PRT15_AG
#define MOSI_2__AMUX CYREG_PRT15_AMUX
#define MOSI_2__BIE CYREG_PRT15_BIE
#define MOSI_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOSI_2__BYP CYREG_PRT15_BYP
#define MOSI_2__CTL CYREG_PRT15_CTL
#define MOSI_2__DM0 CYREG_PRT15_DM0
#define MOSI_2__DM1 CYREG_PRT15_DM1
#define MOSI_2__DM2 CYREG_PRT15_DM2
#define MOSI_2__DR CYREG_PRT15_DR
#define MOSI_2__INP_DIS CYREG_PRT15_INP_DIS
#define MOSI_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOSI_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOSI_2__LCD_EN CYREG_PRT15_LCD_EN
#define MOSI_2__MASK 0x02u
#define MOSI_2__PORT 15u
#define MOSI_2__PRT CYREG_PRT15_PRT
#define MOSI_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOSI_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOSI_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOSI_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOSI_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOSI_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOSI_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOSI_2__PS CYREG_PRT15_PS
#define MOSI_2__SHIFT 1u
#define MOSI_2__SLW CYREG_PRT15_SLW

/* MOSI_3 */
#define MOSI_3__0__INTTYPE CYREG_PICU1_INTTYPE2
#define MOSI_3__0__MASK 0x04u
#define MOSI_3__0__PC CYREG_PRT1_PC2
#define MOSI_3__0__PORT 1u
#define MOSI_3__0__SHIFT 2u
#define MOSI_3__AG CYREG_PRT1_AG
#define MOSI_3__AMUX CYREG_PRT1_AMUX
#define MOSI_3__BIE CYREG_PRT1_BIE
#define MOSI_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define MOSI_3__BYP CYREG_PRT1_BYP
#define MOSI_3__CTL CYREG_PRT1_CTL
#define MOSI_3__DM0 CYREG_PRT1_DM0
#define MOSI_3__DM1 CYREG_PRT1_DM1
#define MOSI_3__DM2 CYREG_PRT1_DM2
#define MOSI_3__DR CYREG_PRT1_DR
#define MOSI_3__INP_DIS CYREG_PRT1_INP_DIS
#define MOSI_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MOSI_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MOSI_3__LCD_EN CYREG_PRT1_LCD_EN
#define MOSI_3__MASK 0x04u
#define MOSI_3__PORT 1u
#define MOSI_3__PRT CYREG_PRT1_PRT
#define MOSI_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MOSI_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MOSI_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MOSI_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MOSI_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MOSI_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MOSI_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MOSI_3__PS CYREG_PRT1_PS
#define MOSI_3__SHIFT 2u
#define MOSI_3__SLW CYREG_PRT1_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SCLK_1__0__MASK 0x20u
#define SCLK_1__0__PC CYREG_PRT2_PC5
#define SCLK_1__0__PORT 2u
#define SCLK_1__0__SHIFT 5u
#define SCLK_1__AG CYREG_PRT2_AG
#define SCLK_1__AMUX CYREG_PRT2_AMUX
#define SCLK_1__BIE CYREG_PRT2_BIE
#define SCLK_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK_1__BYP CYREG_PRT2_BYP
#define SCLK_1__CTL CYREG_PRT2_CTL
#define SCLK_1__DM0 CYREG_PRT2_DM0
#define SCLK_1__DM1 CYREG_PRT2_DM1
#define SCLK_1__DM2 CYREG_PRT2_DM2
#define SCLK_1__DR CYREG_PRT2_DR
#define SCLK_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK_1__MASK 0x20u
#define SCLK_1__PORT 2u
#define SCLK_1__PRT CYREG_PRT2_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK_1__PS CYREG_PRT2_PS
#define SCLK_1__SHIFT 5u
#define SCLK_1__SLW CYREG_PRT2_SLW

/* SPIM_1_BSPIM */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB02_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB02_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB02_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB02_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB02_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB06_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB06_ST

/* SPIS_1_BSPIS */
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIS_1_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define SPIS_1_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define SPIS_1_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPIS_1_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB09_MSK
#define SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPIS_1_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB09_ST
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB10_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB10_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB10_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB10_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB10_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB10_F1
#define SPIS_1_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIS_1_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_1_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST

/* SPIS_1_IntClock */
#define SPIS_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIS_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIS_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIS_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_1_IntClock__INDEX 0x00u
#define SPIS_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_1_IntClock__PM_ACT_MSK 0x01u
#define SPIS_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_1_IntClock__PM_STBY_MSK 0x01u

/* Step_S */
#define Step_S__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Step_S__0__MASK 0x01u
#define Step_S__0__PC CYREG_PRT0_PC0
#define Step_S__0__PORT 0u
#define Step_S__0__SHIFT 0u
#define Step_S__AG CYREG_PRT0_AG
#define Step_S__AMUX CYREG_PRT0_AMUX
#define Step_S__BIE CYREG_PRT0_BIE
#define Step_S__BIT_MASK CYREG_PRT0_BIT_MASK
#define Step_S__BYP CYREG_PRT0_BYP
#define Step_S__CTL CYREG_PRT0_CTL
#define Step_S__DM0 CYREG_PRT0_DM0
#define Step_S__DM1 CYREG_PRT0_DM1
#define Step_S__DM2 CYREG_PRT0_DM2
#define Step_S__DR CYREG_PRT0_DR
#define Step_S__INP_DIS CYREG_PRT0_INP_DIS
#define Step_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Step_S__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Step_S__LCD_EN CYREG_PRT0_LCD_EN
#define Step_S__MASK 0x01u
#define Step_S__PORT 0u
#define Step_S__PRT CYREG_PRT0_PRT
#define Step_S__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Step_S__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Step_S__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Step_S__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Step_S__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Step_S__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Step_S__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Step_S__PS CYREG_PRT0_PS
#define Step_S__SHIFT 0u
#define Step_S__SLW CYREG_PRT0_SLW

/* Step_S_1 */
#define Step_S_1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Step_S_1__0__MASK 0x10u
#define Step_S_1__0__PC CYREG_PRT3_PC4
#define Step_S_1__0__PORT 3u
#define Step_S_1__0__SHIFT 4u
#define Step_S_1__AG CYREG_PRT3_AG
#define Step_S_1__AMUX CYREG_PRT3_AMUX
#define Step_S_1__BIE CYREG_PRT3_BIE
#define Step_S_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Step_S_1__BYP CYREG_PRT3_BYP
#define Step_S_1__CTL CYREG_PRT3_CTL
#define Step_S_1__DM0 CYREG_PRT3_DM0
#define Step_S_1__DM1 CYREG_PRT3_DM1
#define Step_S_1__DM2 CYREG_PRT3_DM2
#define Step_S_1__DR CYREG_PRT3_DR
#define Step_S_1__INP_DIS CYREG_PRT3_INP_DIS
#define Step_S_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Step_S_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Step_S_1__LCD_EN CYREG_PRT3_LCD_EN
#define Step_S_1__MASK 0x10u
#define Step_S_1__PORT 3u
#define Step_S_1__PRT CYREG_PRT3_PRT
#define Step_S_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Step_S_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Step_S_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Step_S_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Step_S_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Step_S_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Step_S_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Step_S_1__PS CYREG_PRT3_PS
#define Step_S_1__SHIFT 4u
#define Step_S_1__SLW CYREG_PRT3_SLW

/* Step_X */
#define Step_X__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Step_X__0__MASK 0x10u
#define Step_X__0__PC CYREG_PRT1_PC4
#define Step_X__0__PORT 1u
#define Step_X__0__SHIFT 4u
#define Step_X__AG CYREG_PRT1_AG
#define Step_X__AMUX CYREG_PRT1_AMUX
#define Step_X__BIE CYREG_PRT1_BIE
#define Step_X__BIT_MASK CYREG_PRT1_BIT_MASK
#define Step_X__BYP CYREG_PRT1_BYP
#define Step_X__CTL CYREG_PRT1_CTL
#define Step_X__DM0 CYREG_PRT1_DM0
#define Step_X__DM1 CYREG_PRT1_DM1
#define Step_X__DM2 CYREG_PRT1_DM2
#define Step_X__DR CYREG_PRT1_DR
#define Step_X__INP_DIS CYREG_PRT1_INP_DIS
#define Step_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Step_X__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Step_X__LCD_EN CYREG_PRT1_LCD_EN
#define Step_X__MASK 0x10u
#define Step_X__PORT 1u
#define Step_X__PRT CYREG_PRT1_PRT
#define Step_X__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Step_X__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Step_X__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Step_X__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Step_X__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Step_X__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Step_X__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Step_X__PS CYREG_PRT1_PS
#define Step_X__SHIFT 4u
#define Step_X__SLW CYREG_PRT1_SLW

/* Step_Y */
#define Step_Y__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Step_Y__0__MASK 0x01u
#define Step_Y__0__PC CYREG_PRT2_PC0
#define Step_Y__0__PORT 2u
#define Step_Y__0__SHIFT 0u
#define Step_Y__AG CYREG_PRT2_AG
#define Step_Y__AMUX CYREG_PRT2_AMUX
#define Step_Y__BIE CYREG_PRT2_BIE
#define Step_Y__BIT_MASK CYREG_PRT2_BIT_MASK
#define Step_Y__BYP CYREG_PRT2_BYP
#define Step_Y__CTL CYREG_PRT2_CTL
#define Step_Y__DM0 CYREG_PRT2_DM0
#define Step_Y__DM1 CYREG_PRT2_DM1
#define Step_Y__DM2 CYREG_PRT2_DM2
#define Step_Y__DR CYREG_PRT2_DR
#define Step_Y__INP_DIS CYREG_PRT2_INP_DIS
#define Step_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Step_Y__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Step_Y__LCD_EN CYREG_PRT2_LCD_EN
#define Step_Y__MASK 0x01u
#define Step_Y__PORT 2u
#define Step_Y__PRT CYREG_PRT2_PRT
#define Step_Y__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Step_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Step_Y__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Step_Y__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Step_Y__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Step_Y__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Step_Y__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Step_Y__PS CYREG_PRT2_PS
#define Step_Y__SHIFT 0u
#define Step_Y__SLW CYREG_PRT2_SLW

/* Step_Z */
#define Step_Z__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Step_Z__0__MASK 0x08u
#define Step_Z__0__PC CYREG_PRT0_PC3
#define Step_Z__0__PORT 0u
#define Step_Z__0__SHIFT 3u
#define Step_Z__AG CYREG_PRT0_AG
#define Step_Z__AMUX CYREG_PRT0_AMUX
#define Step_Z__BIE CYREG_PRT0_BIE
#define Step_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define Step_Z__BYP CYREG_PRT0_BYP
#define Step_Z__CTL CYREG_PRT0_CTL
#define Step_Z__DM0 CYREG_PRT0_DM0
#define Step_Z__DM1 CYREG_PRT0_DM1
#define Step_Z__DM2 CYREG_PRT0_DM2
#define Step_Z__DR CYREG_PRT0_DR
#define Step_Z__INP_DIS CYREG_PRT0_INP_DIS
#define Step_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Step_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Step_Z__LCD_EN CYREG_PRT0_LCD_EN
#define Step_Z__MASK 0x08u
#define Step_Z__PORT 0u
#define Step_Z__PRT CYREG_PRT0_PRT
#define Step_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Step_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Step_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Step_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Step_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Step_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Step_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Step_Z__PS CYREG_PRT0_PS
#define Step_Z__SHIFT 3u
#define Step_Z__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x06u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x40u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x40u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x05u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x20u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x20u

/* Enable_S */
#define Enable_S__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Enable_S__0__MASK 0x02u
#define Enable_S__0__PC CYREG_PRT0_PC1
#define Enable_S__0__PORT 0u
#define Enable_S__0__SHIFT 1u
#define Enable_S__AG CYREG_PRT0_AG
#define Enable_S__AMUX CYREG_PRT0_AMUX
#define Enable_S__BIE CYREG_PRT0_BIE
#define Enable_S__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enable_S__BYP CYREG_PRT0_BYP
#define Enable_S__CTL CYREG_PRT0_CTL
#define Enable_S__DM0 CYREG_PRT0_DM0
#define Enable_S__DM1 CYREG_PRT0_DM1
#define Enable_S__DM2 CYREG_PRT0_DM2
#define Enable_S__DR CYREG_PRT0_DR
#define Enable_S__INP_DIS CYREG_PRT0_INP_DIS
#define Enable_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enable_S__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enable_S__LCD_EN CYREG_PRT0_LCD_EN
#define Enable_S__MASK 0x02u
#define Enable_S__PORT 0u
#define Enable_S__PRT CYREG_PRT0_PRT
#define Enable_S__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enable_S__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enable_S__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enable_S__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enable_S__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enable_S__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enable_S__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enable_S__PS CYREG_PRT0_PS
#define Enable_S__SHIFT 1u
#define Enable_S__SLW CYREG_PRT0_SLW

/* Enable_S_1 */
#define Enable_S_1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Enable_S_1__0__MASK 0x02u
#define Enable_S_1__0__PC CYREG_PRT12_PC1
#define Enable_S_1__0__PORT 12u
#define Enable_S_1__0__SHIFT 1u
#define Enable_S_1__AG CYREG_PRT12_AG
#define Enable_S_1__BIE CYREG_PRT12_BIE
#define Enable_S_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Enable_S_1__BYP CYREG_PRT12_BYP
#define Enable_S_1__DM0 CYREG_PRT12_DM0
#define Enable_S_1__DM1 CYREG_PRT12_DM1
#define Enable_S_1__DM2 CYREG_PRT12_DM2
#define Enable_S_1__DR CYREG_PRT12_DR
#define Enable_S_1__INP_DIS CYREG_PRT12_INP_DIS
#define Enable_S_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Enable_S_1__MASK 0x02u
#define Enable_S_1__PORT 12u
#define Enable_S_1__PRT CYREG_PRT12_PRT
#define Enable_S_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Enable_S_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Enable_S_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Enable_S_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Enable_S_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Enable_S_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Enable_S_1__PS CYREG_PRT12_PS
#define Enable_S_1__SHIFT 1u
#define Enable_S_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Enable_S_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Enable_S_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Enable_S_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Enable_S_1__SLW CYREG_PRT12_SLW

/* Enable_X */
#define Enable_X__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Enable_X__0__MASK 0x20u
#define Enable_X__0__PC CYREG_PRT1_PC5
#define Enable_X__0__PORT 1u
#define Enable_X__0__SHIFT 5u
#define Enable_X__AG CYREG_PRT1_AG
#define Enable_X__AMUX CYREG_PRT1_AMUX
#define Enable_X__BIE CYREG_PRT1_BIE
#define Enable_X__BIT_MASK CYREG_PRT1_BIT_MASK
#define Enable_X__BYP CYREG_PRT1_BYP
#define Enable_X__CTL CYREG_PRT1_CTL
#define Enable_X__DM0 CYREG_PRT1_DM0
#define Enable_X__DM1 CYREG_PRT1_DM1
#define Enable_X__DM2 CYREG_PRT1_DM2
#define Enable_X__DR CYREG_PRT1_DR
#define Enable_X__INP_DIS CYREG_PRT1_INP_DIS
#define Enable_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Enable_X__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Enable_X__LCD_EN CYREG_PRT1_LCD_EN
#define Enable_X__MASK 0x20u
#define Enable_X__PORT 1u
#define Enable_X__PRT CYREG_PRT1_PRT
#define Enable_X__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Enable_X__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Enable_X__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Enable_X__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Enable_X__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Enable_X__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Enable_X__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Enable_X__PS CYREG_PRT1_PS
#define Enable_X__SHIFT 5u
#define Enable_X__SLW CYREG_PRT1_SLW

/* Enable_Y */
#define Enable_Y__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Enable_Y__0__MASK 0x40u
#define Enable_Y__0__PC CYREG_PRT0_PC6
#define Enable_Y__0__PORT 0u
#define Enable_Y__0__SHIFT 6u
#define Enable_Y__AG CYREG_PRT0_AG
#define Enable_Y__AMUX CYREG_PRT0_AMUX
#define Enable_Y__BIE CYREG_PRT0_BIE
#define Enable_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enable_Y__BYP CYREG_PRT0_BYP
#define Enable_Y__CTL CYREG_PRT0_CTL
#define Enable_Y__DM0 CYREG_PRT0_DM0
#define Enable_Y__DM1 CYREG_PRT0_DM1
#define Enable_Y__DM2 CYREG_PRT0_DM2
#define Enable_Y__DR CYREG_PRT0_DR
#define Enable_Y__INP_DIS CYREG_PRT0_INP_DIS
#define Enable_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enable_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enable_Y__LCD_EN CYREG_PRT0_LCD_EN
#define Enable_Y__MASK 0x40u
#define Enable_Y__PORT 0u
#define Enable_Y__PRT CYREG_PRT0_PRT
#define Enable_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enable_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enable_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enable_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enable_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enable_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enable_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enable_Y__PS CYREG_PRT0_PS
#define Enable_Y__SHIFT 6u
#define Enable_Y__SLW CYREG_PRT0_SLW

/* Enable_Z */
#define Enable_Z__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Enable_Z__0__MASK 0x10u
#define Enable_Z__0__PC CYREG_PRT0_PC4
#define Enable_Z__0__PORT 0u
#define Enable_Z__0__SHIFT 4u
#define Enable_Z__AG CYREG_PRT0_AG
#define Enable_Z__AMUX CYREG_PRT0_AMUX
#define Enable_Z__BIE CYREG_PRT0_BIE
#define Enable_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define Enable_Z__BYP CYREG_PRT0_BYP
#define Enable_Z__CTL CYREG_PRT0_CTL
#define Enable_Z__DM0 CYREG_PRT0_DM0
#define Enable_Z__DM1 CYREG_PRT0_DM1
#define Enable_Z__DM2 CYREG_PRT0_DM2
#define Enable_Z__DR CYREG_PRT0_DR
#define Enable_Z__INP_DIS CYREG_PRT0_INP_DIS
#define Enable_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Enable_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Enable_Z__LCD_EN CYREG_PRT0_LCD_EN
#define Enable_Z__MASK 0x10u
#define Enable_Z__PORT 0u
#define Enable_Z__PRT CYREG_PRT0_PRT
#define Enable_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Enable_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Enable_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Enable_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Enable_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Enable_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Enable_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Enable_Z__PS CYREG_PRT0_PS
#define Enable_Z__SHIFT 4u
#define Enable_Z__SLW CYREG_PRT0_SLW

/* isr_cork */
#define isr_cork__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_cork__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_cork__INTC_MASK 0x800u
#define isr_cork__INTC_NUMBER 11u
#define isr_cork__INTC_PRIOR_NUM 7u
#define isr_cork__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_cork__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_cork__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_z_end */
#define isr_z_end__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_z_end__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_z_end__INTC_MASK 0x1000u
#define isr_z_end__INTC_NUMBER 12u
#define isr_z_end__INTC_PRIOR_NUM 7u
#define isr_z_end__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define isr_z_end__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_z_end__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_x_home */
#define isr_x_home__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_x_home__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_x_home__INTC_MASK 0x80u
#define isr_x_home__INTC_NUMBER 7u
#define isr_x_home__INTC_PRIOR_NUM 7u
#define isr_x_home__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_x_home__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_x_home__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_xy_end */
#define isr_xy_end__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_xy_end__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_xy_end__INTC_MASK 0x40u
#define isr_xy_end__INTC_NUMBER 6u
#define isr_xy_end__INTC_PRIOR_NUM 7u
#define isr_xy_end__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_xy_end__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_xy_end__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_y_home */
#define isr_y_home__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_y_home__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_y_home__INTC_MASK 0x10u
#define isr_y_home__INTC_NUMBER 4u
#define isr_y_home__INTC_PRIOR_NUM 7u
#define isr_y_home__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_y_home__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_y_home__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_z_home */
#define isr_z_home__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_z_home__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_z_home__INTC_MASK 0x20u
#define isr_z_home__INTC_NUMBER 5u
#define isr_z_home__INTC_PRIOR_NUM 7u
#define isr_z_home__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_z_home__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_z_home__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_bSAR_SEQ */
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB08_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_FinalBuf */
#define ADC_SAR_Seq_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_IntClock */
#define ADC_SAR_Seq_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_Seq_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_Seq_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_IntClock__INDEX 0x01u
#define ADC_SAR_Seq_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_IntClock__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_IntClock__PM_STBY_MSK 0x02u

/* ADC_SAR_Seq_IRQ */
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_SAR_ADC_SAR */
#define ADC_SAR_Seq_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_Seq_TempBuf */
#define ADC_SAR_Seq_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_SEL 0u

/* Direction_S */
#define Direction_S__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Direction_S__0__MASK 0x04u
#define Direction_S__0__PC CYREG_PRT0_PC2
#define Direction_S__0__PORT 0u
#define Direction_S__0__SHIFT 2u
#define Direction_S__AG CYREG_PRT0_AG
#define Direction_S__AMUX CYREG_PRT0_AMUX
#define Direction_S__BIE CYREG_PRT0_BIE
#define Direction_S__BIT_MASK CYREG_PRT0_BIT_MASK
#define Direction_S__BYP CYREG_PRT0_BYP
#define Direction_S__CTL CYREG_PRT0_CTL
#define Direction_S__DM0 CYREG_PRT0_DM0
#define Direction_S__DM1 CYREG_PRT0_DM1
#define Direction_S__DM2 CYREG_PRT0_DM2
#define Direction_S__DR CYREG_PRT0_DR
#define Direction_S__INP_DIS CYREG_PRT0_INP_DIS
#define Direction_S__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Direction_S__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Direction_S__LCD_EN CYREG_PRT0_LCD_EN
#define Direction_S__MASK 0x04u
#define Direction_S__PORT 0u
#define Direction_S__PRT CYREG_PRT0_PRT
#define Direction_S__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Direction_S__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Direction_S__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Direction_S__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Direction_S__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Direction_S__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Direction_S__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Direction_S__PS CYREG_PRT0_PS
#define Direction_S__SHIFT 2u
#define Direction_S__SLW CYREG_PRT0_SLW

/* Direction_S_1 */
#define Direction_S_1__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Direction_S_1__0__MASK 0x20u
#define Direction_S_1__0__PC CYREG_PRT3_PC5
#define Direction_S_1__0__PORT 3u
#define Direction_S_1__0__SHIFT 5u
#define Direction_S_1__AG CYREG_PRT3_AG
#define Direction_S_1__AMUX CYREG_PRT3_AMUX
#define Direction_S_1__BIE CYREG_PRT3_BIE
#define Direction_S_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Direction_S_1__BYP CYREG_PRT3_BYP
#define Direction_S_1__CTL CYREG_PRT3_CTL
#define Direction_S_1__DM0 CYREG_PRT3_DM0
#define Direction_S_1__DM1 CYREG_PRT3_DM1
#define Direction_S_1__DM2 CYREG_PRT3_DM2
#define Direction_S_1__DR CYREG_PRT3_DR
#define Direction_S_1__INP_DIS CYREG_PRT3_INP_DIS
#define Direction_S_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Direction_S_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Direction_S_1__LCD_EN CYREG_PRT3_LCD_EN
#define Direction_S_1__MASK 0x20u
#define Direction_S_1__PORT 3u
#define Direction_S_1__PRT CYREG_PRT3_PRT
#define Direction_S_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Direction_S_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Direction_S_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Direction_S_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Direction_S_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Direction_S_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Direction_S_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Direction_S_1__PS CYREG_PRT3_PS
#define Direction_S_1__SHIFT 5u
#define Direction_S_1__SLW CYREG_PRT3_SLW

/* Direction_X */
#define Direction_X__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Direction_X__0__MASK 0x40u
#define Direction_X__0__PC CYREG_PRT1_PC6
#define Direction_X__0__PORT 1u
#define Direction_X__0__SHIFT 6u
#define Direction_X__AG CYREG_PRT1_AG
#define Direction_X__AMUX CYREG_PRT1_AMUX
#define Direction_X__BIE CYREG_PRT1_BIE
#define Direction_X__BIT_MASK CYREG_PRT1_BIT_MASK
#define Direction_X__BYP CYREG_PRT1_BYP
#define Direction_X__CTL CYREG_PRT1_CTL
#define Direction_X__DM0 CYREG_PRT1_DM0
#define Direction_X__DM1 CYREG_PRT1_DM1
#define Direction_X__DM2 CYREG_PRT1_DM2
#define Direction_X__DR CYREG_PRT1_DR
#define Direction_X__INP_DIS CYREG_PRT1_INP_DIS
#define Direction_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Direction_X__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Direction_X__LCD_EN CYREG_PRT1_LCD_EN
#define Direction_X__MASK 0x40u
#define Direction_X__PORT 1u
#define Direction_X__PRT CYREG_PRT1_PRT
#define Direction_X__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Direction_X__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Direction_X__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Direction_X__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Direction_X__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Direction_X__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Direction_X__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Direction_X__PS CYREG_PRT1_PS
#define Direction_X__SHIFT 6u
#define Direction_X__SLW CYREG_PRT1_SLW

/* Direction_Y */
#define Direction_Y__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Direction_Y__0__MASK 0x04u
#define Direction_Y__0__PC CYREG_PRT2_PC2
#define Direction_Y__0__PORT 2u
#define Direction_Y__0__SHIFT 2u
#define Direction_Y__AG CYREG_PRT2_AG
#define Direction_Y__AMUX CYREG_PRT2_AMUX
#define Direction_Y__BIE CYREG_PRT2_BIE
#define Direction_Y__BIT_MASK CYREG_PRT2_BIT_MASK
#define Direction_Y__BYP CYREG_PRT2_BYP
#define Direction_Y__CTL CYREG_PRT2_CTL
#define Direction_Y__DM0 CYREG_PRT2_DM0
#define Direction_Y__DM1 CYREG_PRT2_DM1
#define Direction_Y__DM2 CYREG_PRT2_DM2
#define Direction_Y__DR CYREG_PRT2_DR
#define Direction_Y__INP_DIS CYREG_PRT2_INP_DIS
#define Direction_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Direction_Y__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Direction_Y__LCD_EN CYREG_PRT2_LCD_EN
#define Direction_Y__MASK 0x04u
#define Direction_Y__PORT 2u
#define Direction_Y__PRT CYREG_PRT2_PRT
#define Direction_Y__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Direction_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Direction_Y__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Direction_Y__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Direction_Y__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Direction_Y__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Direction_Y__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Direction_Y__PS CYREG_PRT2_PS
#define Direction_Y__SHIFT 2u
#define Direction_Y__SLW CYREG_PRT2_SLW

/* Direction_Z */
#define Direction_Z__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Direction_Z__0__MASK 0x20u
#define Direction_Z__0__PC CYREG_PRT0_PC5
#define Direction_Z__0__PORT 0u
#define Direction_Z__0__SHIFT 5u
#define Direction_Z__AG CYREG_PRT0_AG
#define Direction_Z__AMUX CYREG_PRT0_AMUX
#define Direction_Z__BIE CYREG_PRT0_BIE
#define Direction_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define Direction_Z__BYP CYREG_PRT0_BYP
#define Direction_Z__CTL CYREG_PRT0_CTL
#define Direction_Z__DM0 CYREG_PRT0_DM0
#define Direction_Z__DM1 CYREG_PRT0_DM1
#define Direction_Z__DM2 CYREG_PRT0_DM2
#define Direction_Z__DR CYREG_PRT0_DR
#define Direction_Z__INP_DIS CYREG_PRT0_INP_DIS
#define Direction_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Direction_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Direction_Z__LCD_EN CYREG_PRT0_LCD_EN
#define Direction_Z__MASK 0x20u
#define Direction_Z__PORT 0u
#define Direction_Z__PRT CYREG_PRT0_PRT
#define Direction_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Direction_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Direction_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Direction_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Direction_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Direction_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Direction_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Direction_Z__PS CYREG_PRT0_PS
#define Direction_Z__SHIFT 5u
#define Direction_Z__SLW CYREG_PRT0_SLW

/* Pin_int_cork */
#define Pin_int_cork__0__INTTYPE CYREG_PICU12_INTTYPE0
#define Pin_int_cork__0__MASK 0x01u
#define Pin_int_cork__0__PC CYREG_PRT12_PC0
#define Pin_int_cork__0__PORT 12u
#define Pin_int_cork__0__SHIFT 0u
#define Pin_int_cork__AG CYREG_PRT12_AG
#define Pin_int_cork__BIE CYREG_PRT12_BIE
#define Pin_int_cork__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_int_cork__BYP CYREG_PRT12_BYP
#define Pin_int_cork__DM0 CYREG_PRT12_DM0
#define Pin_int_cork__DM1 CYREG_PRT12_DM1
#define Pin_int_cork__DM2 CYREG_PRT12_DM2
#define Pin_int_cork__DR CYREG_PRT12_DR
#define Pin_int_cork__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_int_cork__INTSTAT CYREG_PICU12_INTSTAT
#define Pin_int_cork__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_int_cork__MASK 0x01u
#define Pin_int_cork__PORT 12u
#define Pin_int_cork__PRT CYREG_PRT12_PRT
#define Pin_int_cork__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_int_cork__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_int_cork__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_int_cork__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_int_cork__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_int_cork__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_int_cork__PS CYREG_PRT12_PS
#define Pin_int_cork__SHIFT 0u
#define Pin_int_cork__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_int_cork__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_int_cork__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_int_cork__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_int_cork__SLW CYREG_PRT12_SLW
#define Pin_int_cork__SNAP CYREG_PICU12_SNAP

/* Pin_int_z_end */
#define Pin_int_z_end__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Pin_int_z_end__0__MASK 0x01u
#define Pin_int_z_end__0__PC CYREG_IO_PC_PRT15_PC0
#define Pin_int_z_end__0__PORT 15u
#define Pin_int_z_end__0__SHIFT 0u
#define Pin_int_z_end__AG CYREG_PRT15_AG
#define Pin_int_z_end__AMUX CYREG_PRT15_AMUX
#define Pin_int_z_end__BIE CYREG_PRT15_BIE
#define Pin_int_z_end__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_int_z_end__BYP CYREG_PRT15_BYP
#define Pin_int_z_end__CTL CYREG_PRT15_CTL
#define Pin_int_z_end__DM0 CYREG_PRT15_DM0
#define Pin_int_z_end__DM1 CYREG_PRT15_DM1
#define Pin_int_z_end__DM2 CYREG_PRT15_DM2
#define Pin_int_z_end__DR CYREG_PRT15_DR
#define Pin_int_z_end__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_int_z_end__INTSTAT CYREG_PICU15_INTSTAT
#define Pin_int_z_end__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_int_z_end__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_int_z_end__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_int_z_end__MASK 0x01u
#define Pin_int_z_end__PORT 15u
#define Pin_int_z_end__PRT CYREG_PRT15_PRT
#define Pin_int_z_end__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_int_z_end__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_int_z_end__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_int_z_end__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_int_z_end__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_int_z_end__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_int_z_end__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_int_z_end__PS CYREG_PRT15_PS
#define Pin_int_z_end__SHIFT 0u
#define Pin_int_z_end__SLW CYREG_PRT15_SLW
#define Pin_int_z_end__SNAP CYREG_PICU_15_SNAP_15

/* Pin_int_x_home */
#define Pin_int_x_home__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_int_x_home__0__MASK 0x04u
#define Pin_int_x_home__0__PC CYREG_PRT3_PC2
#define Pin_int_x_home__0__PORT 3u
#define Pin_int_x_home__0__SHIFT 2u
#define Pin_int_x_home__AG CYREG_PRT3_AG
#define Pin_int_x_home__AMUX CYREG_PRT3_AMUX
#define Pin_int_x_home__BIE CYREG_PRT3_BIE
#define Pin_int_x_home__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_int_x_home__BYP CYREG_PRT3_BYP
#define Pin_int_x_home__CTL CYREG_PRT3_CTL
#define Pin_int_x_home__DM0 CYREG_PRT3_DM0
#define Pin_int_x_home__DM1 CYREG_PRT3_DM1
#define Pin_int_x_home__DM2 CYREG_PRT3_DM2
#define Pin_int_x_home__DR CYREG_PRT3_DR
#define Pin_int_x_home__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_int_x_home__INTSTAT CYREG_PICU3_INTSTAT
#define Pin_int_x_home__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_int_x_home__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_int_x_home__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_int_x_home__MASK 0x04u
#define Pin_int_x_home__PORT 3u
#define Pin_int_x_home__PRT CYREG_PRT3_PRT
#define Pin_int_x_home__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_int_x_home__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_int_x_home__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_int_x_home__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_int_x_home__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_int_x_home__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_int_x_home__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_int_x_home__PS CYREG_PRT3_PS
#define Pin_int_x_home__SHIFT 2u
#define Pin_int_x_home__SLW CYREG_PRT3_SLW
#define Pin_int_x_home__SNAP CYREG_PICU3_SNAP

/* Pin_int_xy_end */
#define Pin_int_xy_end__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Pin_int_xy_end__0__MASK 0x08u
#define Pin_int_xy_end__0__PC CYREG_PRT2_PC3
#define Pin_int_xy_end__0__PORT 2u
#define Pin_int_xy_end__0__SHIFT 3u
#define Pin_int_xy_end__AG CYREG_PRT2_AG
#define Pin_int_xy_end__AMUX CYREG_PRT2_AMUX
#define Pin_int_xy_end__BIE CYREG_PRT2_BIE
#define Pin_int_xy_end__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_int_xy_end__BYP CYREG_PRT2_BYP
#define Pin_int_xy_end__CTL CYREG_PRT2_CTL
#define Pin_int_xy_end__DM0 CYREG_PRT2_DM0
#define Pin_int_xy_end__DM1 CYREG_PRT2_DM1
#define Pin_int_xy_end__DM2 CYREG_PRT2_DM2
#define Pin_int_xy_end__DR CYREG_PRT2_DR
#define Pin_int_xy_end__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_int_xy_end__INTSTAT CYREG_PICU2_INTSTAT
#define Pin_int_xy_end__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_int_xy_end__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_int_xy_end__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_int_xy_end__MASK 0x08u
#define Pin_int_xy_end__PORT 2u
#define Pin_int_xy_end__PRT CYREG_PRT2_PRT
#define Pin_int_xy_end__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_int_xy_end__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_int_xy_end__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_int_xy_end__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_int_xy_end__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_int_xy_end__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_int_xy_end__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_int_xy_end__PS CYREG_PRT2_PS
#define Pin_int_xy_end__SHIFT 3u
#define Pin_int_xy_end__SLW CYREG_PRT2_SLW
#define Pin_int_xy_end__SNAP CYREG_PICU2_SNAP

/* Pin_int_y_home */
#define Pin_int_y_home__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_int_y_home__0__MASK 0x80u
#define Pin_int_y_home__0__PC CYREG_PRT0_PC7
#define Pin_int_y_home__0__PORT 0u
#define Pin_int_y_home__0__SHIFT 7u
#define Pin_int_y_home__AG CYREG_PRT0_AG
#define Pin_int_y_home__AMUX CYREG_PRT0_AMUX
#define Pin_int_y_home__BIE CYREG_PRT0_BIE
#define Pin_int_y_home__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_int_y_home__BYP CYREG_PRT0_BYP
#define Pin_int_y_home__CTL CYREG_PRT0_CTL
#define Pin_int_y_home__DM0 CYREG_PRT0_DM0
#define Pin_int_y_home__DM1 CYREG_PRT0_DM1
#define Pin_int_y_home__DM2 CYREG_PRT0_DM2
#define Pin_int_y_home__DR CYREG_PRT0_DR
#define Pin_int_y_home__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_int_y_home__INTSTAT CYREG_PICU0_INTSTAT
#define Pin_int_y_home__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_int_y_home__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_int_y_home__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_int_y_home__MASK 0x80u
#define Pin_int_y_home__PORT 0u
#define Pin_int_y_home__PRT CYREG_PRT0_PRT
#define Pin_int_y_home__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_int_y_home__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_int_y_home__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_int_y_home__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_int_y_home__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_int_y_home__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_int_y_home__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_int_y_home__PS CYREG_PRT0_PS
#define Pin_int_y_home__SHIFT 7u
#define Pin_int_y_home__SLW CYREG_PRT0_SLW
#define Pin_int_y_home__SNAP CYREG_PICU0_SNAP

/* Pin_int_z_home */
#define Pin_int_z_home__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_int_z_home__0__MASK 0x80u
#define Pin_int_z_home__0__PC CYREG_PRT1_PC7
#define Pin_int_z_home__0__PORT 1u
#define Pin_int_z_home__0__SHIFT 7u
#define Pin_int_z_home__AG CYREG_PRT1_AG
#define Pin_int_z_home__AMUX CYREG_PRT1_AMUX
#define Pin_int_z_home__BIE CYREG_PRT1_BIE
#define Pin_int_z_home__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_int_z_home__BYP CYREG_PRT1_BYP
#define Pin_int_z_home__CTL CYREG_PRT1_CTL
#define Pin_int_z_home__DM0 CYREG_PRT1_DM0
#define Pin_int_z_home__DM1 CYREG_PRT1_DM1
#define Pin_int_z_home__DM2 CYREG_PRT1_DM2
#define Pin_int_z_home__DR CYREG_PRT1_DR
#define Pin_int_z_home__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_int_z_home__INTSTAT CYREG_PICU1_INTSTAT
#define Pin_int_z_home__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_int_z_home__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_int_z_home__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_int_z_home__MASK 0x80u
#define Pin_int_z_home__PORT 1u
#define Pin_int_z_home__PRT CYREG_PRT1_PRT
#define Pin_int_z_home__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_int_z_home__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_int_z_home__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_int_z_home__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_int_z_home__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_int_z_home__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_int_z_home__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_int_z_home__PS CYREG_PRT1_PS
#define Pin_int_z_home__SHIFT 7u
#define Pin_int_z_home__SLW CYREG_PRT1_SLW
#define Pin_int_z_home__SNAP CYREG_PICU1_SNAP

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "StepperMotor"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
