

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20'
================================================================
* Date:           Wed Jan  3 23:38:56 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.292 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      424|  1.740 us|  4.240 us|  174|  424|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_19_VITIS_LOOP_726_20  |      172|      422|         4|          1|          1|  170 ~ 420|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     116|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        3|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|     171|      64|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        3|    0|     171|     252|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                   Memory                  |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dependency_predecessors_kernels_values1_U  |Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20_dependency_predecessors_kebkb  |        3|  0|   0|    0|  6000|    6|     1|        36000|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                      |                                                                                  |        3|  0|   0|    0|  6000|    6|     1|        36000|
    +-------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln724_1_fu_136_p2     |         +|   0|  0|  10|          10|           1|
    |add_ln726_fu_176_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln727_1_fu_225_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln727_2_fu_234_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln727_fu_200_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln732_1_fu_276_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln732_fu_267_p2       |         +|   0|  0|  13|          10|          10|
    |i_13_fu_148_p2            |         +|   0|  0|   6|           6|           1|
    |icmp_ln724_fu_130_p2      |      icmp|   0|  0|   5|          10|          10|
    |icmp_ln726_fu_154_p2      |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln727_1_fu_295_p2    |      icmp|   0|  0|   3|           6|           1|
    |icmp_ln727_fu_287_p2      |      icmp|   0|  0|   2|           4|           1|
    |or_ln727_fu_300_p2        |        or|   0|  0|   1|           1|           1|
    |select_ln724_1_fu_168_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln724_fu_160_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln727_fu_306_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|         105|          92|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten53_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load                 |   9|          2|    4|          8|
    |i_fu_66                                 |   9|          2|    6|         12|
    |indvar_flatten53_fu_70                  |   9|          2|   10|         20|
    |j_fu_62                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   42|         84|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   1|   0|    1|          0|
    |ap_done_reg                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                      |   1|   0|    1|          0|
    |dependency_predecessors_kernels_values1_load_reg_368  |   6|   0|    6|          0|
    |i_fu_66                                               |   6|   0|    6|          0|
    |indvar_flatten53_fu_70                                |  10|   0|   10|          0|
    |j_fu_62                                               |   4|   0|    4|          0|
    |select_ln724_1_reg_356                                |   6|   0|    6|          0|
    |select_ln724_reg_349                                  |   4|   0|    4|          0|
    |select_ln724_1_reg_356                                |  64|  32|    6|          0|
    |select_ln724_reg_349                                  |  64|  32|    4|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 171|  64|   53|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20|  return value|
|add_ln724                               |   in|   10|     ap_none|                                           add_ln724|        scalar|
|mul_ln727                               |   in|   10|     ap_none|                                           mul_ln727|        scalar|
|dependency_predecessor_values_address0  |  out|   10|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_ce0       |  out|    1|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_we0       |  out|    1|   ap_memory|                       dependency_predecessor_values|         array|
|dependency_predecessor_values_d0        |  out|    8|   ap_memory|                       dependency_predecessor_values|         array|
+----------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln727_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln727"   --->   Operation 10 'read' 'mul_ln727_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln724_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln724"   --->   Operation 11 'read' 'add_ln724_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten53"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i10 %indvar_flatten53" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 16 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%icmp_ln724 = icmp_eq  i10 %indvar_flatten53_load, i10 %add_ln724_read" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 18 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.41ns)   --->   "%add_ln724_1 = add i10 %indvar_flatten53_load, i10 1" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 19 'add' 'add_ln724_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %.lr.ph31, void %.lr.ph.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 20 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [DynMap/DynMap_4HLS.cpp:726]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.28ns)   --->   "%i_13 = add i6 %i_load, i6 1" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 23 'add' 'i_13' <Predicate = (!icmp_ln724)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.96ns)   --->   "%icmp_ln726 = icmp_eq  i4 %j_load, i4 10" [DynMap/DynMap_4HLS.cpp:726]   --->   Operation 24 'icmp' 'icmp_ln726' <Predicate = (!icmp_ln724)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%select_ln724 = select i1 %icmp_ln726, i4 0, i4 %j_load" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 25 'select' 'select_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%select_ln724_1 = select i1 %icmp_ln726, i6 %i_13, i6 %i_load" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 26 'select' 'select_ln724_1' <Predicate = (!icmp_ln724)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%add_ln726 = add i4 %select_ln724, i4 1" [DynMap/DynMap_4HLS.cpp:726]   --->   Operation 27 'add' 'add_ln726' <Predicate = (!icmp_ln724)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln724 = store i10 %add_ln724_1, i10 %indvar_flatten53" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 28 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln724 = store i6 %select_ln724_1, i6 %i" [DynMap/DynMap_4HLS.cpp:724]   --->   Operation 29 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln726 = store i4 %add_ln726, i4 %j" [DynMap/DynMap_4HLS.cpp:726]   --->   Operation 30 'store' 'store_ln726' <Predicate = (!icmp_ln724)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.29>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln732 = zext i6 %select_ln724_1" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 31 'zext' 'zext_ln732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.41ns)   --->   "%add_ln727 = add i10 %mul_ln727_read, i10 %zext_ln732" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 32 'add' 'add_ln727' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln727, i3 0" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 33 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln727, i1 0" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i11 %tmp" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 35 'zext' 'zext_ln727_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln727_1 = add i13 %p_shl_cast, i13 %zext_ln727_1" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 36 'add' 'add_ln727_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln732_3 = zext i4 %select_ln724" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 37 'zext' 'zext_ln732_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln727_2 = add i13 %add_ln727_1, i13 %zext_ln732_3" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 38 'add' 'add_ln727_2' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln727_2 = zext i13 %add_ln727_2" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 39 'zext' 'zext_ln727_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dependency_predecessors_kernels_values1_addr = getelementptr i6 %dependency_predecessors_kernels_values1, i64 0, i64 %zext_ln727_2" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 40 'getelementptr' 'dependency_predecessors_kernels_values1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.77ns)   --->   "%dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 41 'load' 'dependency_predecessors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6000> <ROM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%dependency_predecessors_kernels_values1_load = load i13 %dependency_predecessors_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 42 'load' 'dependency_predecessors_kernels_values1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6000> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_724_19_VITIS_LOOP_726_20_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 170, i64 420, i64 0"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln724_1, i3 0" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln732_1 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 46 'zext' 'zext_ln732_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln724_1, i1 0" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 47 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln732_2 = zext i7 %tmp_6" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 48 'zext' 'zext_ln732_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln732 = add i10 %zext_ln732_1, i10 %zext_ln732_2" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 49 'add' 'add_ln732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln732_4 = zext i4 %select_ln724" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 51 'zext' 'zext_ln732_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln732_1 = add i10 %add_ln732, i10 %zext_ln732_4" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 52 'add' 'add_ln732_1' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln732_5 = zext i10 %add_ln732_1" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 53 'zext' 'zext_ln732_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln732_5" [DynMap/DynMap_4HLS.cpp:732]   --->   Operation 54 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln726 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [DynMap/DynMap_4HLS.cpp:726]   --->   Operation 55 'specloopname' 'specloopname_ln726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.96ns)   --->   "%icmp_ln727 = icmp_eq  i4 %select_ln724, i4 0" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 56 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln727)   --->   "%zext_ln727 = zext i6 %dependency_predecessors_kernels_values1_load" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 57 'zext' 'zext_ln727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.07ns)   --->   "%icmp_ln727_1 = icmp_ne  i6 %dependency_predecessors_kernels_values1_load, i6 0" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 58 'icmp' 'icmp_ln727_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln727)   --->   "%or_ln727 = or i1 %icmp_ln727, i1 %icmp_ln727_1" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 59 'or' 'or_ln727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln727 = select i1 %or_ln727, i7 %zext_ln727, i7 127" [DynMap/DynMap_4HLS.cpp:727]   --->   Operation 60 'select' 'select_ln727' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln729 = sext i7 %select_ln727" [DynMap/DynMap_4HLS.cpp:729]   --->   Operation 61 'sext' 'sext_ln729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.77ns)   --->   "%store_ln729 = store i8 %sext_ln729, i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:729]   --->   Operation 62 'store' 'store_ln729' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln724]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln727]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dependency_predecessors_kernels_values1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                            (alloca           ) [ 01000]
i                                            (alloca           ) [ 01000]
indvar_flatten53                             (alloca           ) [ 01000]
mul_ln727_read                               (read             ) [ 01100]
add_ln724_read                               (read             ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
store_ln0                                    (store            ) [ 00000]
br_ln0                                       (br               ) [ 00000]
indvar_flatten53_load                        (load             ) [ 00000]
specpipeline_ln0                             (specpipeline     ) [ 00000]
icmp_ln724                                   (icmp             ) [ 01110]
add_ln724_1                                  (add              ) [ 00000]
br_ln724                                     (br               ) [ 00000]
j_load                                       (load             ) [ 00000]
i_load                                       (load             ) [ 00000]
i_13                                         (add              ) [ 00000]
icmp_ln726                                   (icmp             ) [ 00000]
select_ln724                                 (select           ) [ 01111]
select_ln724_1                               (select           ) [ 01111]
add_ln726                                    (add              ) [ 00000]
store_ln724                                  (store            ) [ 00000]
store_ln724                                  (store            ) [ 00000]
store_ln726                                  (store            ) [ 00000]
zext_ln732                                   (zext             ) [ 00000]
add_ln727                                    (add              ) [ 00000]
p_shl_cast                                   (bitconcatenate   ) [ 00000]
tmp                                          (bitconcatenate   ) [ 00000]
zext_ln727_1                                 (zext             ) [ 00000]
add_ln727_1                                  (add              ) [ 00000]
zext_ln732_3                                 (zext             ) [ 00000]
add_ln727_2                                  (add              ) [ 00000]
zext_ln727_2                                 (zext             ) [ 00000]
dependency_predecessors_kernels_values1_addr (getelementptr    ) [ 01010]
dependency_predecessors_kernels_values1_load (load             ) [ 01001]
specloopname_ln0                             (specloopname     ) [ 00000]
empty                                        (speclooptripcount) [ 00000]
tmp_s                                        (bitconcatenate   ) [ 00000]
zext_ln732_1                                 (zext             ) [ 00000]
tmp_6                                        (bitconcatenate   ) [ 00000]
zext_ln732_2                                 (zext             ) [ 00000]
add_ln732                                    (add              ) [ 00000]
specpipeline_ln0                             (specpipeline     ) [ 00000]
zext_ln732_4                                 (zext             ) [ 00000]
add_ln732_1                                  (add              ) [ 00000]
zext_ln732_5                                 (zext             ) [ 00000]
dependency_predecessor_values_addr           (getelementptr    ) [ 00000]
specloopname_ln726                           (specloopname     ) [ 00000]
icmp_ln727                                   (icmp             ) [ 00000]
zext_ln727                                   (zext             ) [ 00000]
icmp_ln727_1                                 (icmp             ) [ 00000]
or_ln727                                     (or               ) [ 00000]
select_ln727                                 (select           ) [ 00000]
sext_ln729                                   (sext             ) [ 00000]
store_ln729                                  (store            ) [ 00000]
br_ln0                                       (br               ) [ 00000]
ret_ln0                                      (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln724">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln724"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln727">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dependency_predecessors_kernels_values1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessors_kernels_values1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_724_19_VITIS_LOOP_726_20_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten53_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mul_ln727_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln727_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln724_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln724_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="dependency_predecessors_kernels_values1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessors_kernels_values1_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dependency_predecessors_kernels_values1_load/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="dependency_predecessor_values_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln729_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln729/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="6" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten53_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln724_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln724/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln724_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln724_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_13_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln726_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln726/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln724_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln724_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln724_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln726_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln726/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln724_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln724_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln726_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln726/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln732_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln727_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln727_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln727_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln732_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln727_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727_2/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln727_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_2/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="3"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln732_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="3"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln732_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732_2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln732_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="7" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln732/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln732_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="3"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732_4/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln732_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln732_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln732_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln732_5/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln727_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="3"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln727_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln727_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727_1/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln727_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln727/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln727_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="0"/>
<pin id="310" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln727/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln729_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln729/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="j_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvar_flatten53_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="340" class="1005" name="mul_ln727_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln727_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln724_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln724 "/>
</bind>
</comp>

<comp id="349" class="1005" name="select_ln724_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln724 "/>
</bind>
</comp>

<comp id="356" class="1005" name="select_ln724_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln724_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="dependency_predecessors_kernels_values1_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="1"/>
<pin id="365" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessors_kernels_values1_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="dependency_predecessors_kernels_values1_load_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessors_kernels_values1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="80" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="142" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="142" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="154" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="148" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="145" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="160" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="136" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="168" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="205" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="252" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="292" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="322"><net_src comp="62" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="329"><net_src comp="66" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="336"><net_src comp="70" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="343"><net_src comp="74" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="348"><net_src comp="130" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="160" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="359"><net_src comp="168" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="366"><net_src comp="86" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="371"><net_src comp="93" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="295" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dependency_predecessors_kernels_values1 | {}
	Port: dependency_predecessor_values | {4 }
 - Input state : 
	Port: Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 : add_ln724 | {1 }
	Port: Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 : mul_ln727 | {1 }
	Port: Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 : dependency_predecessors_kernels_values1 | {2 3 }
	Port: Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20 : dependency_predecessor_values | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten53_load : 1
		icmp_ln724 : 2
		add_ln724_1 : 2
		br_ln724 : 3
		j_load : 1
		i_load : 1
		i_13 : 2
		icmp_ln726 : 2
		select_ln724 : 3
		select_ln724_1 : 3
		add_ln726 : 4
		store_ln724 : 3
		store_ln724 : 4
		store_ln726 : 5
	State 2
		add_ln727 : 1
		p_shl_cast : 2
		tmp : 2
		zext_ln727_1 : 3
		add_ln727_1 : 4
		add_ln727_2 : 5
		zext_ln727_2 : 6
		dependency_predecessors_kernels_values1_addr : 7
		dependency_predecessors_kernels_values1_load : 8
	State 3
	State 4
		zext_ln732_1 : 1
		zext_ln732_2 : 1
		add_ln732 : 2
		add_ln732_1 : 3
		zext_ln732_5 : 4
		dependency_predecessor_values_addr : 5
		or_ln727 : 1
		select_ln727 : 1
		sext_ln729 : 2
		store_ln729 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln724_1_fu_136    |    0    |    10   |
|          |        i_13_fu_148        |    0    |    6    |
|          |      add_ln726_fu_176     |    0    |    6    |
|    add   |      add_ln727_fu_200     |    0    |    10   |
|          |     add_ln727_1_fu_225    |    0    |    13   |
|          |     add_ln727_2_fu_234    |    0    |    13   |
|          |      add_ln732_fu_267     |    0    |    13   |
|          |     add_ln732_1_fu_276    |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |    select_ln724_fu_160    |    0    |    4    |
|  select  |   select_ln724_1_fu_168   |    0    |    6    |
|          |    select_ln727_fu_306    |    0    |    7    |
|----------|---------------------------|---------|---------|
|          |     icmp_ln724_fu_130     |    0    |    5    |
|   icmp   |     icmp_ln726_fu_154     |    0    |    2    |
|          |     icmp_ln727_fu_287     |    0    |    2    |
|          |    icmp_ln727_1_fu_295    |    0    |    3    |
|----------|---------------------------|---------|---------|
|    or    |      or_ln727_fu_300      |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | mul_ln727_read_read_fu_74 |    0    |    0    |
|          | add_ln724_read_read_fu_80 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln732_fu_197     |    0    |    0    |
|          |    zext_ln727_1_fu_221    |    0    |    0    |
|          |    zext_ln732_3_fu_231    |    0    |    0    |
|          |    zext_ln727_2_fu_240    |    0    |    0    |
|   zext   |    zext_ln732_1_fu_252    |    0    |    0    |
|          |    zext_ln732_2_fu_263    |    0    |    0    |
|          |    zext_ln732_4_fu_273    |    0    |    0    |
|          |    zext_ln732_5_fu_282    |    0    |    0    |
|          |     zext_ln727_fu_292     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     p_shl_cast_fu_205     |    0    |    0    |
|bitconcatenate|         tmp_fu_213        |    0    |    0    |
|          |        tmp_s_fu_245       |    0    |    0    |
|          |        tmp_6_fu_256       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln729_fu_314     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   114   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------+--------+
|                                                    |   FF   |
+----------------------------------------------------+--------+
|dependency_predecessors_kernels_values1_addr_reg_363|   13   |
|dependency_predecessors_kernels_values1_load_reg_368|    6   |
|                      i_reg_326                     |    6   |
|                 icmp_ln724_reg_345                 |    1   |
|              indvar_flatten53_reg_333              |   10   |
|                      j_reg_319                     |    4   |
|               mul_ln727_read_reg_340               |   10   |
|               select_ln724_1_reg_356               |    6   |
|                select_ln724_reg_349                |    4   |
+----------------------------------------------------+--------+
|                        Total                       |   60   |
+----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   60   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   60   |   123  |
+-----------+--------+--------+--------+
