
---------- Begin Simulation Statistics ----------
simSeconds                                   0.069463                       # Number of seconds simulated (Second)
simTicks                                  69462828000                       # Number of ticks simulated (Tick)
finalTick                                 69462828000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4995.88                       # Real time elapsed on the host (Second)
hostTickRate                                 13904031                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2874672                       # Number of bytes of host memory used (Byte)
simInsts                                    260525267                       # Number of instructions simulated (Count)
simOps                                      469574437                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    52148                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      93992                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       277851313                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       93521301                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1509                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      93735432                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2129                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              645355                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           687560                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                399                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          277525724                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.337754                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.185170                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                249175650     89.78%     89.78% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6545971      2.36%     92.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6201856      2.23%     94.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2198661      0.79%     95.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  7076388      2.55%     97.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1393555      0.50%     98.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2407398      0.87%     99.09% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1737909      0.63%     99.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   788336      0.28%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            277525724                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  18807      1.38%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    4      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   116      0.01%      1.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   138      0.01%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  18      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd          1290269     94.66%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2156      0.16%     96.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1287      0.09%     96.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             4865      0.36%     96.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           45385      3.33%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        26371      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     52045157     55.52%     55.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          309      0.00%     55.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2980      0.00%     55.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      6883547      7.34%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          477      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1614      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31331      0.03%     62.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           70      0.00%     62.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         4705      0.01%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4001      0.00%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1323      0.00%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     12883995     13.75%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           23      0.00%     76.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      6017934      6.42%     83.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           11      0.00%     83.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       756731      0.81%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       247949      0.26%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       197105      0.21%     84.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     12747730     13.60%     97.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1882069      2.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      93735432                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.337358                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1363097                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014542                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               379565275                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               51656725                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       50964682                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 86796539                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                42511681                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        42384684                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   51003585                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    44068573                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         93703005                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     12989075                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32427                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          15067209                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      10063105                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     2078134                       # Number of stores executed (Count)
system.cpu0.numRate                          0.337242                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1771                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         325589                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   49544532                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     92877449                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.608113                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.608113                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.178313                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.178313                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  68188790                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 36610583                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   57944988                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  34495837                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   62200595                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  27885795                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 39212337                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      12672866                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      2084149                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       130840                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       129220                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               10115538                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         10051383                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8921                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             3913253                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                3909474                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999034                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19293                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                17                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          10334                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5790                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4544                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          851                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         507983                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1110                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8446                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    277452773                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.334750                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.525265                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      261713740     94.33%     94.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2431323      0.88%     95.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         391564      0.14%     95.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        2289039      0.83%     96.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         373321      0.13%     96.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          91439      0.03%     96.34% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          59255      0.02%     96.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         334864      0.12%     96.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        9768228      3.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    277452773                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            49544532                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              92877449                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   14635712                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     12577327                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        584                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  10016419                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  42316119                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   64741463                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8083                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        12202      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     51689373     55.65%     55.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          272      0.00%     55.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2684      0.00%     55.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      6878274      7.41%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1098      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11814      0.01%     63.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     63.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         3104      0.00%     63.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3324      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          507      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     63.10% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     12879504     13.87%     76.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           16      0.00%     76.96% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      6006789      6.47%     83.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           11      0.00%     83.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       752283      0.81%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       185029      0.20%     84.44% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       177040      0.19%     84.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     12392298     13.34%     97.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1881345      2.03%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     92877449                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      9768228                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      8067178                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          8067178                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      8067178                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         8067178                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      6624036                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        6624036                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      6624036                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       6624036                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 507140868006                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 507140868006                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 507140868006                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 507140868006                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data     14691214                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     14691214                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data     14691214                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     14691214                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.450884                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.450884                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.450884                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.450884                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 76560.705287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 76560.705287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 76560.705287                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 76560.705287                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     40390905                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          230                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       159647                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    253.001340                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    57.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       253053                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           253053                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      5335894                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      5335894                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      5335894                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      5335894                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data      1288142                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1288142                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data      1288142                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1288142                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data 174744549756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 174744549756                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data 174744549756                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 174744549756                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.087681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.087681                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.087681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.087681                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 135656.278389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 135656.278389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 135656.278389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 135656.278389                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1286773                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          258                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      1056500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1056500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          292                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.116438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.116438                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 31073.529412                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 31073.529412                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      2714251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2714251                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.116438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.116438                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 79830.911765                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 79830.911765                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          292                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          292                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          292                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      6246089                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        6246089                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      6387015                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      6387015                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 464736119750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 464736119750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data     12633104                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     12633104                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.505578                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.505578                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 72762.647301                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 72762.647301                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      5335880                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      5335880                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data      1051135                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total      1051135                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data 132458968750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total 132458968750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.083205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.083205                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 126015.182398                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 126015.182398                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data      1821089                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1821089                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       237021                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       237021                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  42404748256                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  42404748256                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data      2058110                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2058110                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.115164                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115164                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 178907.135891                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 178907.135891                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           14                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data       237007                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       237007                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  42285581006                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  42285581006                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.115158                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115158                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 178414.903383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 178414.903383                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.193540                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             9355907                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1288073                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              7.263491                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             162250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1023.193540                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.999212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          141                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          882                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          30671669                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         30671669                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 4342301                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            260690743                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  9389115                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3092256                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 11309                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             3907031                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1209                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              93633209                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5445                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5492306                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      49989798                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   10115538                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           3934557                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    272014134                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  24994                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.tlbCycles                       236                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu0.fetch.miscStallCycles                 785                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5531                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5378192                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3481                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         277525724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.337774                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.512418                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               262365469     94.54%     94.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  742776      0.27%     94.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  573190      0.21%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1076372      0.39%     95.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 3231489      1.16%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   77189      0.03%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   87934      0.03%     96.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  187155      0.07%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 9184150      3.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           277525724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.036406                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.179916                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      5374547                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5374547                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      5374547                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5374547                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3644                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3644                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3644                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3644                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    196054248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    196054248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    196054248                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    196054248                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      5378191                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5378191                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      5378191                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5378191                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000678                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000678                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000678                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000678                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 53801.934138                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 53801.934138                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 53801.934138                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 53801.934138                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1816                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     90.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2381                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2381                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          741                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          741                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          741                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2903                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2903                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2903                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2903                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    155808498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    155808498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    155808498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    155808498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000540                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000540                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 53671.545987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 53671.545987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 53671.545987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 53671.545987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2381                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      5374547                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5374547                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3644                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3644                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    196054248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    196054248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      5378191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5378191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000678                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000678                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 53801.934138                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 53801.934138                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          741                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          741                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2903                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2903                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    155808498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    155808498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000540                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000540                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 53671.545987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 53671.545987                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.386793                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5377449                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2902                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1853.014817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              82250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   510.386793                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.996849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           53                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          309                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10759284                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10759284                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    11309                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  51806620                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                16747514                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              93522810                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 893                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12672866                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                2084149                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  663                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     4653                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                16406548                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           254                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2779                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7463                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10242                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                93360772                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               93349366                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 69262799                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                116208350                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.335969                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.596023                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19290                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  95539                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  66                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                254                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 25764                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                220572                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          12577327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           155.429845                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          268.264032                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               6419149     51.04%     51.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              255926      2.03%     53.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              255822      2.03%     55.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              261171      2.08%     57.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               29617      0.24%     57.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               40116      0.32%     57.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               36684      0.29%     58.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               44451      0.35%     58.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               30259      0.24%     58.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               36422      0.29%     58.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             35971      0.29%     59.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             46690      0.37%     59.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             30380      0.24%     59.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             37965      0.30%     60.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             31161      0.25%     60.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             43767      0.35%     60.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             27947      0.22%     60.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             37491      0.30%     61.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             32655      0.26%     61.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             46281      0.37%     61.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209            267227      2.12%     63.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219            280090      2.23%     66.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229            275646      2.19%     68.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239            507586      4.04%     72.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            495097      3.94%     76.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            704730      5.60%     81.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            275382      2.19%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            499558      3.97%     88.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             58287      0.46%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            106849      0.85%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1326950     10.55%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            3662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            12577327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               12653395                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                2078157                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    17346                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     4274                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5379036                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1137                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 11309                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 5295478                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               84317276                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          7440                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 10959468                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            176934753                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              93598692                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2733063                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               4072446                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  9801                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             169241730                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          127249979                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  271732926                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                67841487                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 57996182                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            126177249                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1072721                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    265                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                242                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20864640                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       361035514                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      186844071                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                49544532                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  92877449                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2427                       # Number of system calls (Count)
system.cpu1.numCycles                       198484987                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       25144341                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      25502211                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   161                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               10947                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            16470                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          198478146                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.128489                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             0.666873                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                188170920     94.81%     94.81% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  4408765      2.22%     97.03% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1913869      0.96%     97.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   947617      0.48%     98.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1472121      0.74%     99.21% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1078648      0.54%     99.76% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   270752      0.14%     99.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   207011      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     8443      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            198478146                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1494      1.56%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      1.56% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            43827     45.62%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                    90      0.09%     47.27% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   38      0.04%     47.31% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             5495      5.72%     53.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           45125     46.97%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          528      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     17752172     69.61%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           14      0.00%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          189      0.00%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       875088      3.43%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           12      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           68      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           26      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           16      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           21      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       875015      3.43%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       750001      2.94%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       512528      2.01%     81.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       125756      0.49%     81.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2735603     10.73%     92.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1875142      7.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      25502211                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.128484                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              96069                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003767                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               232262174                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               16903971                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       16890214                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 17316623                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8251508                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         8250550                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   16892258                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     8705494                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         25501704                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      3248034                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      506                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           5248875                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2772405                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     2000841                       # Number of stores executed (Count)
system.cpu1.numRate                          0.128482                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           6841                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1015560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14077031                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     25133544                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             14.099918                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        14.099918                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.070922                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.070922                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  25477120                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 10709243                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    9750558                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   6375371                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   13861344                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  10066696                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10794465                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2887945                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      2001241                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125506                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125232                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2773785                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2773067                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              247                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2261697                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2261537                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999929                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            181                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             158                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts           9707                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              231                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    198476683                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.126632                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.853188                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      191831119     96.65%     96.65% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2231274      1.12%     97.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         774436      0.39%     98.17% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         920949      0.46%     98.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         356096      0.18%     98.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         510723      0.26%     99.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          52515      0.03%     99.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          99106      0.05%     99.14% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1700465      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    198476683                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14077031                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              25133544                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    4887221                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2886650                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2771762                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   8250320                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   20622660                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                   94                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          203      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     17745794     70.61%     70.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           14      0.00%     70.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          180      0.00%     70.61% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       875029      3.48%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           10      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           20      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           14      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       875000      3.48%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       750000      2.98%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.55% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       511548      2.04%     82.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       125489      0.50%     83.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2375102      9.45%     92.54% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1875082      7.46%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     25133544                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1700465                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2559778                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2559778                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2559778                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2559778                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data      2328080                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2328080                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data      2328080                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2328080                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data 281247288846                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 281247288846                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data 281247288846                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 281247288846                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      4887858                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      4887858                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      4887858                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      4887858                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.476299                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.476299                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.476299                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.476299                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 120806.539658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 120806.539658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 120806.539658                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 120806.539658                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     39562362                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       158938                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    248.916949                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       249810                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           249810                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data      1796435                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1796435                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data      1796435                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1796435                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       531645                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       531645                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       531645                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       531645                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data 122158437846                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total 122158437846                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data 122158437846                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total 122158437846                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.108769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.108769                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.108769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.108769                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 229774.450707                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 229774.450707                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 229774.450707                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 229774.450707                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                530528                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      1942000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1942000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.945946                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 55485.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 55485.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      3934250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3934250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.945946                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 112407.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 112407.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data       793674                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         793674                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data      2093650                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2093650                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data 240072858250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 240072858250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      2887324                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2887324                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.725118                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.725118                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 114667.140281                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 114667.140281                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data      1796435                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1796435                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data       297215                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       297215                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  81101222250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  81101222250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.102938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.102938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 272870.555827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 272870.555827                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data      1766104                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1766104                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       234430                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       234430                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  41174430596                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  41174430596                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data      2000534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2000534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.117184                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.117184                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 175636.354545                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 175636.354545                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data       234430                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       234430                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  41057215596                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  41057215596                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.117184                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.117184                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 175136.354545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 175136.354545                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1018.659811                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3091500                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            531667                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              5.814730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          253900750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1018.659811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.994785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.994785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          10307531                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         10307531                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1515379                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            192959475                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2769768                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1233265                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   259                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2261424                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   51                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              25146928                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  296                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           2077448                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      14085733                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2773785                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2261730                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    196400145                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    618                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          209                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  2074190                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  118                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         198478146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.126713                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            0.881378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               192826443     97.15%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1121370      0.56%     97.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  561987      0.28%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 1459781      0.74%     98.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  223451      0.11%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   95331      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  106152      0.05%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  151303      0.08%     99.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1932328      0.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           198478146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.013975                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.070966                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst      2074027                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          2074027                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst      2074027                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         2074027                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            163                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          163                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           163                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst      4170000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      4170000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst      4170000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      4170000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst      2074190                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      2074190                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst      2074190                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      2074190                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 25582.822086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 25582.822086                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 25582.822086                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 25582.822086                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                6                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           29                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           29                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst      3420000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      3420000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst      3420000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      3420000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 25522.388060                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 25522.388060                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 25522.388060                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 25522.388060                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     6                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst      2074027                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        2074027                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          163                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst      4170000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      4170000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst      2074190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      2074190                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 25582.822086                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 25582.822086                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           29                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst      3420000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      3420000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 25522.388060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 25522.388060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          119.803505                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             2074161                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               134                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          15478.813433                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          253896750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   119.803505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.233991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.233991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           4148514                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          4148514                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      259                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    111830                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                21232227                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              25144525                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2887945                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                2001241                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   75                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1080                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                21126082                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          200                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 283                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                25140923                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               25140764                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 17854784                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 26699264                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.126663                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.668737                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        210                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1290                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   670                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                232696                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2886650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           358.622549                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          432.365915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                764780     26.49%     26.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               23679      0.82%     27.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               24373      0.84%     28.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               31533      1.09%     29.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               26479      0.92%     30.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               33697      1.17%     31.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               31356      1.09%     32.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               41490      1.44%     33.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               28622      0.99%     34.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               36646      1.27%     36.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             28345      0.98%     37.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             40629      1.41%     38.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             23949      0.83%     39.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             33033      1.14%     40.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             25436      0.88%     41.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             41420      1.43%     42.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             26846      0.93%     43.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             39793      1.38%     45.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             34653      1.20%     46.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             52736      1.83%     48.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             40296      1.40%     49.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             54023      1.87%     51.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             43291      1.50%     52.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             57347      1.99%     54.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             38466      1.33%     56.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             48859      1.69%     57.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             31436      1.09%     59.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             39609      1.37%     60.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             22153      0.77%     61.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             28151      0.98%     62.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows         1093524     37.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            3953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2886650                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2887574                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                2000841                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     4779                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                2074225                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       54                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  19587691250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  19587691250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  19587691250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  49875136750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  19587691250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   259                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1954905                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               28478670                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           477                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3430299                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            164613536                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              25145954                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               250339                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 71932                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  1816                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             163841407                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           45032580                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   84752831                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                24763240                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  9751199                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             45012917                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   19591                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     19                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  6462171                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       221919209                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       50288045                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14077031                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  25133544                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                      198421539                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      25914596                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     26257723                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   47                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined               7744                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           10979                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples         198418772                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.132335                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            0.685612                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0               188019644     94.76%     94.76% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 4362416      2.20%     96.96% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1958238      0.99%     97.94% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  974212      0.49%     98.44% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1346690      0.68%     99.11% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                 1169885      0.59%     99.70% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  298569      0.15%     99.85% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  284348      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                    4770      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total           198418772                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  1593      1.62%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           46068     46.89%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     48.51% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  105      0.11%     48.62% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  23      0.02%     48.64% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            4404      4.48%     53.13% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          46048     46.87%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          523      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     18460265     70.30%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           14      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          160      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       875047      3.33%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            4      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     73.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       875015      3.33%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       750000      2.86%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       576480      2.20%     82.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       125323      0.48%     82.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2719863     10.36%     92.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1875029      7.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     26257723                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.132333                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             98241                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.003741                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads              233746033                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              17671918                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      17662026                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                17286472                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                8250580                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        8250133                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  17663945                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    8691496                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        26257357                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     3296277                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     365                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          5296619                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2901436                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    2000342                       # Number of stores executed (Count)
system.cpu10.numRate                         0.132331                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                          2767                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1078972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  14528470                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    25906972                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                            13.657428                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                       13.657428                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.073220                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.073220                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 26151685                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                11158471                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   9750104                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  6375108                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  14506357                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                 10453703                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                11100078                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2951674                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      2000514                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       125471                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       125212                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2902546                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2901895                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             163                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            2326098                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               2326049                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999979                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   157                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           235                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               24                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            211                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts          6351                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             135                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples    198417864                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.130568                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     0.869190                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0     191720379     96.62%     96.62% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       2168916      1.09%     97.72% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        756628      0.38%     98.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        906474      0.46%     98.56% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        356106      0.18%     98.74% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        574718      0.29%     99.02% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         47889      0.02%     99.05% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        174002      0.09%     99.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8       1712752      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total    198417864                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           14528470                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             25906972                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   4951094                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2950819                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2900906                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  21331511                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     18455518     71.24%     71.24% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           14      0.00%     71.24% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          154      0.00%     71.24% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       875008      3.38%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            2      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     74.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       875000      3.38%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       750000      2.89%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       575803      2.22%     83.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       125265      0.48%     83.60% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2375016      9.17%     92.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1875010      7.24%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     25906972                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples      1712752                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      2566791                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         2566791                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      2566791                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        2566791                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data      2384826                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total       2384826                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data      2384826                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total      2384826                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data 283192400330                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total 283192400330                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data 283192400330                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total 283192400330                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      4951617                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      4951617                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      4951617                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      4951617                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.481626                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.481626                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.481626                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.481626                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 118747.615268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 118747.615268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 118747.615268                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 118747.615268                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs     39926303                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs       162319                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs   245.974304                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks       249764                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total          249764                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data      1853271                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total      1853271                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data      1853271                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total      1853271                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       531555                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data 123004705580                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total 123004705580                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data 123004705580                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total 123004705580                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.107350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.107350                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.107350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.107350                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 231405.415394                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 231405.415394                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 231405.415394                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 231405.415394                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               530432                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      1706750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      1706750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 48764.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 48764.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      3449750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      3449750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 98564.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 98564.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data       800972                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total        800972                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data      2150405                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total      2150405                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data 241272797000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total 241272797000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2951377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2951377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.728611                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.728611                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 112198.770464                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 112198.770464                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data      1853271                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total      1853271                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  81202312750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  81202312750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.100676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.100676                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 273285.160062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 273285.160062                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data      1765819                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total      1765819                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data       234421                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  41919603330                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  41919603330                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 178821.877434                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 178821.877434                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  41802392830                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  41802392830                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 178321.877434                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 178321.877434                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1018.521909                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            3098422                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           531568                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             5.828835                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         269753750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1018.521909                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.994650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.994650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses         10434942                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses        10434942                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                1480554                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles           192826946                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2876749                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             1234362                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  161                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            2325945                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  28                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             25916651                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 185                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles          2053984                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     14534641                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2902546                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          2326230                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                   196364599                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.cacheLines                 2052204                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples        198418772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.130624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           0.896905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0              192672361     97.10%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                1113230      0.56%     97.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 529747      0.27%     97.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                1455406      0.73%     98.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 288532      0.15%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  99417      0.05%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                 105340      0.05%     98.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 141797      0.07%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                2012942      1.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total          198418772                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.014628                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.073251                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst      2052124                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total         2052124                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst      2052124                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total        2052124                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           80                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            80                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           80                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           80                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      1674000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      1674000                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      1674000                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      1674000                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst      2052204                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total      2052204                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst      2052204                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total      2052204                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst        20925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total        20925                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst        20925                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total        20925                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           13                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      1316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      1316000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      1316000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      1316000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 19641.791045                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 19641.791045                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 19641.791045                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 19641.791045                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst      2052124                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total       2052124                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           80                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      1674000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      1674000                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst      2052204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total      2052204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst        20925                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total        20925                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      1316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      1316000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 19641.791045                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 19641.791045                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          60.603219                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs            2052191                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         30629.716418                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         269749750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    60.603219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.118366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.118366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          4104475                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         4104475                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     161                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   173124                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               18096361                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             25914750                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2951674                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               2000514                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  52                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    1069                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               17991182                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                201                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               25912248                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              25912159                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                18429946                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                27497290                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.130591                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.670246                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        54                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                   850                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  239                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache               231234                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2950819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean          350.640263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         425.372709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               782137     26.51%     26.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              14686      0.50%     27.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29              16646      0.56%     27.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39              22683      0.77%     28.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              20063      0.68%     29.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              26033      0.88%     29.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              28631      0.97%     30.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              40008      1.36%     32.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              30302      1.03%     33.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              40274      1.36%     34.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            33926      1.15%     35.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            50431      1.71%     37.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            28547      0.97%     38.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            39979      1.35%     39.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            29350      0.99%     40.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            46512      1.58%     42.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169            29364      1.00%     43.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179            45137      1.53%     44.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189            36176      1.23%     46.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199            54777      1.86%     47.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209            42912      1.45%     49.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219            58670      1.99%     51.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229            47580      1.61%     53.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239            64033      2.17%     55.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249            46528      1.58%     56.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259            59442      2.01%     58.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269            40097      1.36%     60.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279            51259      1.74%     61.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            28787      0.98%     62.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299            35891      1.22%     64.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows        1059958     35.92%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           3825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2950819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2951471                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               2000342                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    4777                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    3680                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               2052204                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  19587700250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  19587700250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  19587700250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  49875127750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  19587700250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  161                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                1925082                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              25043630                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 3542437                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles           167907462                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             25915945                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              250370                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                84538                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 2073                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents            167135801                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          46575625                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  87449275                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               25466897                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 9750370                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            46560945                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  14608                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 6522188                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                      222618162                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      51827628                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               14528470                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 25906972                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                      198415175                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      24356765                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    156                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     24721897                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   45                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined               7792                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           11049                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples         198412545                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.124598                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            0.652731                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0               188294099     94.90%     94.90% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 4356451      2.20%     97.10% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1939762      0.98%     98.07% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  925213      0.47%     98.54% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1438504      0.73%     99.26% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  982575      0.50%     99.76% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  297282      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  169572      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    9087      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total           198412545                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  1559      1.60%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           44474     45.51%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     47.10% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  105      0.11%     47.21% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  23      0.02%     47.23% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            6242      6.39%     53.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          45330     46.38%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          526      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     17032269     68.90%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           14      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          160      0.00%     68.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       875042      3.54%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            4      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     72.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       875006      3.54%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       750001      3.03%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       446666      1.81%     80.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       125324      0.51%     81.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2741865     11.09%     92.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1875020      7.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     24721897                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.124597                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             97733                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.003953                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads              230624157                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              16114182                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      16104197                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                17329960                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                8250534                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        8250108                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  16106101                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    8713003                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        24721512                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     3188462                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     385                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          5188798                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2641796                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    2000336                       # Number of stores executed (Count)
system.cpu11.numRate                         0.124595                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                          2630                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1085604                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  13619660                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    24349012                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                            14.568291                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                       14.568291                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.068642                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.068642                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 24767684                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                10249735                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   9750081                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  6375091                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  13208149                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  9674773                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                10472983                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      2821856                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      2000507                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       125466                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       125199                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2642916                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2642262                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             165                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            2196277                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               2196230                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999979                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   159                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           237                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               24                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            213                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts          6394                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             137                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples    198411631                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.122720                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     0.841360                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0     191953450     96.75%     96.75% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       2187174      1.10%     97.85% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        759662      0.38%     98.23% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        908145      0.46%     98.69% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        356449      0.18%     98.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        445503      0.22%     99.09% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         49734      0.03%     99.12% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         45748      0.02%     99.14% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8       1705766      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total    198411631                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           13619660                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             24349012                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   4821264                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     2820989                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2641246                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  19903381                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     17027388     69.93%     69.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           14      0.00%     69.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          154      0.00%     69.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       875008      3.59%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            2      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     73.53% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       875000      3.59%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.12% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       750000      3.08%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       445973      1.83%     82.03% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       125265      0.51%     82.55% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2375016      9.75%     92.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1875010      7.70%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     24349012                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples      1705766                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      2479285                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         2479285                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      2479285                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        2479285                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data      2342509                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total       2342509                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data      2342509                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total      2342509                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data 293337743262                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total 293337743262                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data 293337743262                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total 293337743262                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      4821794                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      4821794                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      4821794                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      4821794                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.485817                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.485817                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.485817                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.485817                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 125223.742262                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 125223.742262                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 125223.742262                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 125223.742262                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs     42824923                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs       160876                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs   266.198333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks       249765                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total          249765                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data      1810954                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total      1810954                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data      1810954                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total      1810954                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       531555                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       531555                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       531555                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data 123532842012                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total 123532842012                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data 123532842012                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total 123532842012                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.110240                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.110240                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.110240                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.110240                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 232398.984135                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 232398.984135                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 232398.984135                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 232398.984135                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               530433                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      1372250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      1372250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 39207.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 39207.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      2780750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      2780750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data        79450                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total        79450                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data       713466                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total        713466                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data      2108088                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total      2108088                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data 252006368000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total 252006368000                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      2821554                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      2821554                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.747137                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.747137                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 119542.622509                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 119542.622509                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data      1810954                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total      1810954                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data       297134                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total       297134                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  82318677250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  82318677250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.105309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.105309                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 277042.267967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 277042.267967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data      1765819                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      1765819                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data       234421                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  41331375262                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  41331375262                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 176312.596832                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 176312.596832                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  41214164762                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  41214164762                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 175812.596832                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 175812.596832                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1018.540972                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            3010916                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           531567                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             5.664227                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         271411750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1018.540972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses         10175295                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses        10175295                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                1456984                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles           193104640                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2668793                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             1181967                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  161                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            2196127                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  28                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             24358823                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 185                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles          2051352                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     13625914                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2642916                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          2196413                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                   196361004                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   378                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.cacheLines                 2049532                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  69                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples        198412545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.122777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           0.868653                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0              192910884     97.23%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                1130760      0.57%     97.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 543185      0.27%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                1449338      0.73%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 156214      0.08%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  90271      0.05%     98.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  99919      0.05%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 136176      0.07%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1895798      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total          198412545                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.013320                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.068674                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst      2049450                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total         2049450                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst      2049450                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total        2049450                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           82                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            82                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           82                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           82                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      1840000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      1840000                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      1840000                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      1840000                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst      2049532                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total      2049532                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst      2049532                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total      2049532                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 22439.024390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 22439.024390                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 22439.024390                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 22439.024390                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           15                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           67                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      1279750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      1279750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      1279750                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      1279750                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 19100.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 19100.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 19100.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 19100.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst      2049450                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total       2049450                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           82                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      1840000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      1840000                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst      2049532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total      2049532                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 22439.024390                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 22439.024390                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      1279750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      1279750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 19100.746269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 19100.746269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          60.602144                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs            2049517                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         30589.805970                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         271407750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    60.602144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.118364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.118364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          4099131                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         4099131                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     161                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   163106                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles               20808965                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             24356921                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2821856                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               2000507                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  53                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    1132                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents               20702793                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            3                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                203                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               24354395                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              24354305                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                17287300                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                25986047                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.122744                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.665253                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        55                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                   855                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 3                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  232                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache               233186                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2820989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean          384.618535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         442.578798                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               685531     24.30%     24.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              18971      0.67%     24.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29              21483      0.76%     25.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39              26159      0.93%     26.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              26028      0.92%     27.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              29834      1.06%     28.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              30806      1.09%     29.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              37253      1.32%     31.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              29756      1.05%     32.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              34375      1.22%     33.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            30095      1.07%     34.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            39055      1.38%     35.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            23527      0.83%     36.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            30365      1.08%     37.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            23835      0.84%     38.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            37977      1.35%     39.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169            22822      0.81%     40.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179            33831      1.20%     41.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189            30287      1.07%     42.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199            46800      1.66%     44.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209            35883      1.27%     45.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219            47073      1.67%     47.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229            41711      1.48%     49.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239            52897      1.88%     50.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249            38840      1.38%     52.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259            46720      1.66%     53.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269            34649      1.23%     55.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279            41957      1.49%     56.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            26607      0.94%     57.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299            31921      1.13%     58.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows        1163941     41.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           3802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2820989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2821648                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               2000336                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    4770                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               2049532                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  19587633250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  19587633250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  19587633250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  49875194750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  19587633250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  161                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                1899397                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              28124485                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 3299278                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles           165089224                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             24358112                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              250298                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                81321                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 2659                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents            164327081                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          43459948                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  81996834                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               24038871                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 9750333                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            43445025                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  14698                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 6336689                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                      221061011                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      48711914                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               13619660                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 24349012                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                      198407042                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      24344654                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    170                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     24676288                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   46                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined               8579                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           12822                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                65                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         198403491                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.124374                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            0.654079                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0               188385327     94.95%     94.95% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 4250640      2.14%     97.09% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1915931      0.97%     98.06% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  971496      0.49%     98.55% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1404061      0.71%     99.26% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  988902      0.50%     99.75% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  302985      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  172558      0.09%     99.99% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   11591      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           198403491                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  1368      1.42%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           45306     46.95%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     48.36% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                   90      0.09%     48.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  19      0.02%     48.48% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            4036      4.18%     52.66% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          45687     47.34%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          541      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     17020795     68.98%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           14      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          160      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       875054      3.55%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            4      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       875015      3.55%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       750000      3.04%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       445612      1.81%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       125338      0.51%     81.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2708724     10.98%     92.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1875031      7.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     24676288                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.124372                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             96506                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.003911                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              230589898                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              16102775                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      16091681                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                17262721                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                8250632                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        8250146                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  16093378                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    8678875                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        24675884                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     3154267                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     404                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          5154626                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      2639671                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    2000359                       # Number of stores executed (Count)
system.cpu12.numRate                         0.124370                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                          3551                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1093740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  13612152                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    24336128                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                            14.575729                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                       14.575729                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.068607                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.068607                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 24689824                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                10242553                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   9750113                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  6375117                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  13197428                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  9668307                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                10434621                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      2820895                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      2000575                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       125510                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       125228                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2640866                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         2640180                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             174                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            2195259                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               2195210                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999978                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   167                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           237                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               24                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            213                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts          7367                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             145                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    198402428                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.122660                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     0.841359                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     191952161     96.75%     96.75% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       2179980      1.10%     97.85% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        763973      0.39%     98.23% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        905527      0.46%     98.69% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        354516      0.18%     98.87% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        443689      0.22%     99.09% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         49525      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         46494      0.02%     99.14% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8       1706563      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    198402428                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           13612152                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             24336128                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   4820202                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     2819919                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  2639094                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  19891571                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     17015568     69.92%     69.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           14      0.00%     69.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          154      0.00%     69.92% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       875008      3.60%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            2      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       875000      3.60%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       750000      3.08%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       444903      1.83%     82.02% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       125273      0.51%     82.54% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2375016      9.76%     92.30% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1875010      7.70%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     24336128                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples      1706563                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      2489884                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         2489884                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      2489884                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        2489884                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data      2330873                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total       2330873                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data      2330873                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total      2330873                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data 274923772067                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total 274923772067                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data 274923772067                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total 274923772067                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      4820757                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      4820757                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      4820757                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      4820757                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.483508                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.483508                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.483508                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.483508                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 117948.842372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 117948.842372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 117948.842372                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 117948.842372                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs     38748683                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs       155081                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs   249.860931                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks       249765                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total          249765                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data      1799309                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total      1799309                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data      1799309                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total      1799309                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       531564                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       531564                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data 122142872567                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total 122142872567                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data 122142872567                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total 122142872567                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.110266                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.110266                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.110266                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.110266                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 229780.181816                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 229780.181816                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 229780.181816                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 229780.181816                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               530437                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1535750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1535750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 43878.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 43878.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      3122250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      3122250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 89207.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 89207.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data       724061                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total        724061                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data      2096448                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total      2096448                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data 233099744500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total 233099744500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      2820509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      2820509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.743287                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.743287                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 111187.944800                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 111187.944800                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data      1799309                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total      1799309                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  80436057500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  80436057500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.105349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.105349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 270701.784350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 270701.784350                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data      1765823                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total      1765823                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data       234425                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total       234425                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  41824027567                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  41824027567                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 178411.123246                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 178411.123246                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data       234425                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total       234425                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  41706815067                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  41706815067                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 177911.123246                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 177911.123246                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1018.813629                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            3021523                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           531575                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             5.684095                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         273445750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1018.813629                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.994935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.994935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses         10173229                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses        10173229                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                1439523                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles           193119881                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 2694682                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             1149236                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  169                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            2195097                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  29                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             24346775                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 193                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles          2048421                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     13618982                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2640866                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          2195401                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   196354872                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   396                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.cacheLines                 2046536                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  69                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        198403491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.122723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           0.868915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0              192915047     97.23%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                1118810      0.56%     97.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 534594      0.27%     98.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                1469919      0.74%     98.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 148588      0.07%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  84580      0.04%     98.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  95539      0.05%     98.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 130862      0.07%     99.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1905552      0.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          198403491                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.013310                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.068642                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst      2046450                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total         2046450                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst      2046450                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total        2046450                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           86                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            86                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           86                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           86                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      2099000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      2099000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      2099000                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      2099000                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst      2046536                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total      2046536                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst      2046536                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total      2046536                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 24406.976744                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 24406.976744                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 24406.976744                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 24406.976744                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           15                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           71                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      1573250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      1573250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      1573250                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      1573250                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 22158.450704                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 22158.450704                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 22158.450704                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 22158.450704                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst      2046450                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total       2046450                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           86                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      2099000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      2099000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst      2046536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total      2046536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 24406.976744                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 24406.976744                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           71                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           71                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      1573250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      1573250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 22158.450704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 22158.450704                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          63.193713                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs            2046521                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               71                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         28824.239437                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         273441750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    63.193713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.123425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.123425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          4093143                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         4093143                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     169                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                   107527                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               17842155                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             24344824                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2820895                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               2000575                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  58                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     559                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               17744919                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                210                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               24341922                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              24341827                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                17288153                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                26005561                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.122686                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.664787                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        56                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                   964                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  292                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache               221752                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2819919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean          354.973452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         427.050518                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               699528     24.81%     24.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              20929      0.74%     25.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              22605      0.80%     26.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39              30001      1.06%     27.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              25010      0.89%     28.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              30800      1.09%     29.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              32471      1.15%     30.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              42160      1.50%     32.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              31196      1.11%     33.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              38574      1.37%     34.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            34964      1.24%     35.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            46907      1.66%     37.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            28909      1.03%     38.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            38788      1.38%     39.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            31521      1.12%     40.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            46529      1.65%     42.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            29326      1.04%     43.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179            42488      1.51%     45.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            35369      1.25%     46.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199            51479      1.83%     48.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209            38474      1.36%     49.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219            50340      1.79%     51.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229            42875      1.52%     52.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239            55126      1.95%     54.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249            40723      1.44%     56.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259            48952      1.74%     58.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269            37396      1.33%     59.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279            44025      1.56%     60.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            29847      1.06%     61.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299            33468      1.19%     63.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows        1039139     36.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           3812                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2819919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2820604                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               2000359                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    4776                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    3680                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               2046536                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  19587632500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  19587632500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  19587632500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  49875195500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  19587632500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  169                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                1883617                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              24850494                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 3305363                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles           168363848                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             24346015                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              250168                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents                60423                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 2587                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents            167636459                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          43435227                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  81953854                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               24027982                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 9750385                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            43419239                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  15763                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 6201735                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      221039113                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      48688241                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               13612152                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 24336128                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                      198400240                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      24388949                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    160                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     24738483                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   60                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined               8526                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           12200                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples         198396365                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.124692                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            0.653810                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0               188309877     94.92%     94.92% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 4316062      2.18%     97.09% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1929569      0.97%     98.06% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  938361      0.47%     98.54% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1427422      0.72%     99.26% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                 1003832      0.51%     99.76% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  288976      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  172632      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                    9634      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total           198396365                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  1496      1.60%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      1.60% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           43656     46.75%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     48.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                   93      0.10%     48.45% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  22      0.02%     48.48% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            4743      5.08%     53.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          43370     46.44%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          536      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     17061443     68.97%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           14      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          160      0.00%     68.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       875054      3.54%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            4      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     72.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       875017      3.54%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       750000      3.03%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       449353      1.82%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       125341      0.51%     81.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2726528     11.02%     92.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1875033      7.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     24738483                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.124690                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             93380                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.003775                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads              230671700                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              16147050                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      16136045                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                17295071                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                8250590                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        8250148                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  16137907                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    8693420                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        24738102                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     3175811                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     381                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          5176175                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2647075                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    2000364                       # Number of stores executed (Count)
system.cpu13.numRate                         0.124688                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                          3875                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1100500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                  13638012                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    24380466                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                            14.547592                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                       14.547592                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.068740                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.068740                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 24766181                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                10268406                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   9750117                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  6375118                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  13234439                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  9690535                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                10470970                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      2824602                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      2000552                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       125482                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       125213                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2648295                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2647566                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             181                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            2198967                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               2198904                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999971                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   169                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           258                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               24                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            234                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts          7171                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples    198395321                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.122888                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     0.840646                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0     191899191     96.73%     96.73% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       2207603      1.11%     97.84% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        774809      0.39%     98.23% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        912433      0.46%     98.69% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        355858      0.18%     98.87% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        448048      0.23%     99.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         52316      0.03%     99.12% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         52126      0.03%     99.15% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8       1692937      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total    198395321                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted           13638012                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             24380466                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   4823891                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     2823612                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2646486                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  19932214                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     17056216     69.96%     69.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           14      0.00%     69.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          154      0.00%     69.96% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       875008      3.59%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            2      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     73.55% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       875000      3.59%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       750000      3.08%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       448596      1.84%     82.05% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       125269      0.51%     82.57% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2375016      9.74%     92.31% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1875010      7.69%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     24380466                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples      1692937                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      2514331                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         2514331                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      2514331                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        2514331                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data      2310140                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total       2310140                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data      2310140                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total      2310140                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data 283913684750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total 283913684750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data 283913684750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total 283913684750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      4824471                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      4824471                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      4824471                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      4824471                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.478838                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.478838                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.478838                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.478838                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 122898.908616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 122898.908616                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 122898.908616                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 122898.908616                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs     41487821                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs       157577                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs   263.286019                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks       249763                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total          249763                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data      1778574                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total      1778574                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data      1778574                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total      1778574                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       531566                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       531566                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       531566                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data 122070790500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total 122070790500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data 122070790500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total 122070790500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.110181                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.110181                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.110181                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.110181                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 229643.714045                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 229643.714045                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 229643.714045                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 229643.714045                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               530441                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      1564000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      1564000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 44685.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 44685.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      3174500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      3174500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data        90700                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total        90700                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data       748510                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total        748510                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data      2075717                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total      2075717                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data 242815031500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total 242815031500                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      2824227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      2824227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.734968                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.734968                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 116978.871156                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 116978.871156                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data      1778574                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total      1778574                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data       297143                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total       297143                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  81089348750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  81089348750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.105212                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.105212                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 272896.715554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 272896.715554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data      1765821                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      1765821                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data       234423                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total       234423                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  41098653250                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  41098653250                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 175318.348669                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 175318.348669                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data       234423                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total       234423                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  40981441750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  40981441750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 174818.348669                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 174818.348669                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1018.541457                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            3045974                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           531578                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             5.730060                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         275135750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1018.541457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses         10180660                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses        10180660                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                1470751                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles           193065630                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2661862                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             1197950                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            2198792                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  35                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             24391125                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 210                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles          2045825                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                     13644777                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2648295                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          2199097                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                   196350333                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   414                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.cacheLines                 2043717                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples        198396365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.122951                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           0.868241                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0              192892411     97.23%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                1103374      0.56%     97.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 552682      0.28%     98.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                1458914      0.74%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 167348      0.08%     98.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  94208      0.05%     98.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 105312      0.05%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 141665      0.07%     99.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1880451      0.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total          198396365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.013348                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.068774                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst      2043629                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total         2043629                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst      2043629                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total        2043629                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           88                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            88                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           88                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           88                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      2339750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      2339750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      2339750                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      2339750                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst      2043717                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total      2043717                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst      2043717                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total      2043717                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000043                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000043                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 26588.068182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 26588.068182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 26588.068182                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 26588.068182                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           11                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           77                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      1960250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      1960250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      1960250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      1960250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000038                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000038                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 25457.792208                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 25457.792208                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 25457.792208                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 25457.792208                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst      2043629                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total       2043629                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           88                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      2339750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      2339750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst      2043717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total      2043717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000043                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 26588.068182                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 26588.068182                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      1960250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      1960250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000038                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 25457.792208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 25457.792208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          66.167592                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs            2043706                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               77                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         26541.636364                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         275131750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    66.167592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.129234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.129234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          4087511                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         4087511                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   107406                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles               21640103                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             24389109                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2824602                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               2000552                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  54                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     844                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents               21537589                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               24386298                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              24386193                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                17310940                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                26013973                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.122914                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.665448                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        57                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                   978                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  273                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache               228244                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2823612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean          370.738689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         437.293079                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               719156     25.47%     25.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              19886      0.70%     26.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              22200      0.79%     26.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39              27906      0.99%     27.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              24611      0.87%     28.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              29674      1.05%     29.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              30510      1.08%     30.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              37973      1.34%     32.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              29881      1.06%     33.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              35475      1.26%     34.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            31076      1.10%     35.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            41094      1.46%     37.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            27145      0.96%     38.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            34572      1.22%     39.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            28144      1.00%     40.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            41745      1.48%     41.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169            26296      0.93%     42.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179            37184      1.32%     44.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189            31565      1.12%     45.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199            46211      1.64%     46.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209            35029      1.24%     48.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219            46327      1.64%     49.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229            39115      1.39%     51.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239            50603      1.79%     52.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249            37207      1.32%     54.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259            44910      1.59%     55.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269            33459      1.18%     56.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279            40486      1.43%     58.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            26740      0.95%     59.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299            31987      1.13%     60.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows        1115445     39.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           4021                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2823612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2824326                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               2000364                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    4779                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    3683                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               2043717                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  19587643000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  19587643000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  19587643000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  49875185000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  19587643000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                1906851                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              28732844                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 3310047                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles           164446451                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             24390351                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              250112                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents                64891                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 2915                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents            163702881                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          43523867                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  82108951                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               24068580                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 9750366                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            43507924                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  15718                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 6298252                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                      221089748                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      48776507                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               13638012                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 24380466                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                      198393807                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      24137303                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     24472366                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   58                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined               8755                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           13141                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples         198390285                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.123355                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            0.648268                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0               188346467     94.94%     94.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 4323518      2.18%     97.12% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1948433      0.98%     98.10% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  898222      0.45%     98.55% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1441892      0.73%     99.28% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  983274      0.50%     99.77% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  276668      0.14%     99.91% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  161118      0.08%     99.99% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   10693      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total           198390285                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  1362      1.42%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      1.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           44793     46.62%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     48.04% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                   86      0.09%     48.13% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  18      0.02%     48.15% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            4101      4.27%     52.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          45716     47.58%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          536      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     16830685     68.77%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           14      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          160      0.00%     68.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       875056      3.58%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            4      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     72.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       875017      3.58%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       750000      3.06%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       428330      1.75%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       125338      0.51%     81.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2712193     11.08%     92.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1875033      7.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     24472366                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.123352                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             96076                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.003926                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads              230161899                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              15895573                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      15884282                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                17269252                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                8250658                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        8250153                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  15885975                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    8681931                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        24471970                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     3140455                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     396                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          5140816                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2605096                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    2000361                       # Number of stores executed (Count)
system.cpu14.numRate                         0.123350                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                          3522                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1106912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                  13491094                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    24128600                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                            14.705539                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                       14.705539                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.068002                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.068002                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 24506621                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                10121584                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   9750123                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  6375122                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  13024563                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  9564589                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                10351674                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      2803617                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      2000587                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       125506                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       125237                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2606318                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2605635                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            2178007                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               2177931                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999965                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   165                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           234                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               24                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            210                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts          7510                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples    198389209                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.121623                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     0.837967                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0     191982272     96.77%     96.77% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       2175404      1.10%     97.87% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        757873      0.38%     98.25% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        903286      0.46%     98.70% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        355821      0.18%     98.88% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        427213      0.22%     99.10% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         49309      0.02%     99.12% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         31859      0.02%     99.14% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8       1706172      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total    198389209                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted           13491094                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             24128600                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   4802908                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     2802625                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2604506                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  19701337                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     16825334     69.73%     69.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           14      0.00%     69.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          154      0.00%     69.73% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       875008      3.63%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            2      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     73.36% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       875000      3.63%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       750000      3.11%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       427609      1.77%     81.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       125273      0.52%     82.39% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2375016      9.84%     92.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1875010      7.77%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     24128600                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples      1706172                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      2451336                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         2451336                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      2451336                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        2451336                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data      2352136                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total       2352136                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data      2352136                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total      2352136                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data 283892981983                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total 283892981983                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data 283892981983                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total 283892981983                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      4803472                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      4803472                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      4803472                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      4803472                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.489674                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.489674                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.489674                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.489674                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 120695.819452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 120695.819452                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 120695.819452                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 120695.819452                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs     40575239                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs       157407                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs   257.772774                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks       249770                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total          249770                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data      1820573                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total      1820573                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data      1820573                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total      1820573                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       531563                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       531563                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       531563                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data 122891539483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total 122891539483                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data 122891539483                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total 122891539483                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.110662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.110662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.110662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.110662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 231189.039649                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 231189.039649                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 231189.039649                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 231189.039649                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               530436                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      1461250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      1461250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data        41750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total        41750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      2977500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      2977500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 85071.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 85071.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data       685513                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total        685513                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data      2117711                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total      2117711                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data 241997365500                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total 241997365500                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      2803224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      2803224                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.755456                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.755456                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 114273.083296                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 114273.083296                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data      1820573                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total      1820573                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  81113135500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  81113135500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.105999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.105999                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 272981.360513                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 272981.360513                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data      1765823                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total      1765823                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data       234425                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total       234425                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  41895616483                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  41895616483                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total      2000248                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 178716.504140                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 178716.504140                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data       234425                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total       234425                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  41778403983                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  41778403983                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 178216.504140                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 178216.504140                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1018.521153                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2982973                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           531574                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             5.611586                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         276738750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1018.521153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.994650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.994650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses         10138658                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses        10138658                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                1477897                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles           193099538                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2615249                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             1197429                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            2177818                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  29                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             24139510                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 193                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles          2042990                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     13498084                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2606318                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          2178120                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                   196347094                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.cacheLines                 2041048                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  71                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples        198390285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.121687                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           0.860438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0              192928165     97.25%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                1033774      0.52%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 575677      0.29%     98.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                1510162      0.76%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 157890      0.08%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  89314      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                 125668      0.06%     99.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 163405      0.08%     99.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1806230      0.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total          198390285                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.013137                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.068037                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst      2040962                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total         2040962                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst      2040962                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total        2040962                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           86                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            86                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           86                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           86                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      2046000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      2046000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      2046000                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      2046000                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst      2041048                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total      2041048                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst      2041048                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total      2041048                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 23790.697674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 23790.697674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 23790.697674                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 23790.697674                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           15                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           71                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      1583000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      1583000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      1583000                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      1583000                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 22295.774648                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 22295.774648                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 22295.774648                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 22295.774648                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst      2040962                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total       2040962                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           86                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      2046000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      2046000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst      2041048                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total      2041048                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 23790.697674                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 23790.697674                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           71                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           71                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      1583000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      1583000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 22295.774648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 22295.774648                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          64.265178                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs            2041033                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               71                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         28746.943662                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         276734750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    64.265178                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.125518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.125518                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          4082167                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         4082167                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   132142                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               18226582                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             24137472                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2803617                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               2000587                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  57                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     671                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               18127221                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                216                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               24134528                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              24134435                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                17136983                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                25756484                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.121649                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.665346                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        52                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                   980                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  304                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache               223627                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2802625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean          370.550154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         431.028652                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               662870     23.65%     23.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              17039      0.61%     24.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29              17954      0.64%     24.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39              23790      0.85%     25.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              21424      0.76%     26.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              26778      0.96%     27.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              27946      1.00%     28.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              36321      1.30%     29.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              29749      1.06%     30.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              36636      1.31%     32.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            32460      1.16%     33.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            45231      1.61%     34.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            27724      0.99%     35.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            37248      1.33%     37.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            27867      0.99%     38.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            44822      1.60%     39.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169            26941      0.96%     40.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179            41443      1.48%     42.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189            33142      1.18%     43.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199            52383      1.87%     45.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209            39153      1.40%     46.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219            53066      1.89%     48.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229            44011      1.57%     50.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            57672      2.06%     52.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249            43397      1.55%     53.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259            52813      1.88%     55.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269            38070      1.36%     57.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279            46737      1.67%     58.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            29691      1.06%     59.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299            36392      1.30%     61.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows        1091855     38.96%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           3825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2802625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2803315                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               2000361                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    4770                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               2041048                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  19587648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  19587648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  19587648250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  49875179750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  19587648250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                1903073                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              25296314                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 3296002                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles           167894724                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             24138731                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              250020                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                65237                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                  979                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents            167186372                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          43020708                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  81228398                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               23837962                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 9750401                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            43004183                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  16300                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 6015956                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                      220818887                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      48273485                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               13491094                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 24128600                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                      198387219                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      24186857                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    167                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     24526933                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   37                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined               8849                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           13518                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                62                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples         198382316                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.123635                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            0.651549                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0               188372122     94.95%     94.95% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 4283062      2.16%     97.11% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1956977      0.99%     98.10% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  930791      0.47%     98.57% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1338618      0.67%     99.24% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  991593      0.50%     99.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  344460      0.17%     99.92% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  159197      0.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    5496      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total           198382316                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  1377      1.48%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      1.48% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           44243     47.63%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     49.11% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                   77      0.08%     49.19% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  17      0.02%     49.21% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            3626      3.90%     53.12% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          43551     46.88%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          551      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     16876024     68.81%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           14      0.00%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          160      0.00%     68.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       875052      3.57%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            4      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     72.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       875015      3.57%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       750000      3.06%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       432437      1.76%     80.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       125347      0.51%     81.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2717300     11.08%     92.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1875029      7.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     24526933                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.123632                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             92891                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.003787                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads              230252848                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              15945255                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      15933778                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                17276256                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                8250622                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        8250140                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  15935435                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    8683838                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        24526545                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     3149663                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     382                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          5150028                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      2613325                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    2000365                       # Number of stores executed (Count)
system.cpu15.numRate                         0.123630                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                          4903                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1113316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                  13519992                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    24178134                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                            14.673620                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                       14.673620                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.068150                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.068150                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 24562125                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                10150490                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   9750107                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  6375114                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                  13065694                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  9589257                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                10377390                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      2807760                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      2000595                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       125522                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       125247                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               2614568                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         2613875                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            2182106                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               2182037                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999968                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   166                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                4                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           241                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               26                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            215                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts          7655                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             142                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples    198381227                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.121877                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     0.837323                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0     191921918     96.74%     96.74% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       2209617      1.11%     97.86% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        772282      0.39%     98.25% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        907589      0.46%     98.70% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        355418      0.18%     98.88% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        431979      0.22%     99.10% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         50966      0.03%     99.13% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         37841      0.02%     99.15% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8       1693617      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total    198381227                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted           13519992                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             24178134                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   4807037                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     2806752                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        70                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  2612760                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  8250036                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  19746743                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                  82                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     16870740     69.78%     69.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           14      0.00%     69.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          154      0.00%     69.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       875008      3.62%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            2      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     73.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       875000      3.62%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.02% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       750000      3.10%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.12% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       431736      1.79%     81.90% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       125275      0.52%     82.42% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2375016      9.82%     92.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1875010      7.75%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     24178134                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples      1693617                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      2489352                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         2489352                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      2489352                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        2489352                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data      2318213                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total       2318213                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data      2318213                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total      2318213                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data 277950933338                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total 277950933338                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data 277950933338                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total 277950933338                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      4807565                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      4807565                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      4807565                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      4807565                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.482201                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.482201                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.482201                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.482201                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 119898.789860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 119898.789860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 119898.789860                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 119898.789860                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs     38965176                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs       158812                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs   245.354104                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       249764                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          249764                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data      1786649                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total      1786649                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data      1786649                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total      1786649                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       531564                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       531564                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       531564                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data 121921638838                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total 121921638838                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data 121921638838                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total 121921638838                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.110568                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.110568                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.110568                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.110568                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 229363.987851                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 229363.987851                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 229363.987851                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 229363.987851                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               530439                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1609750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1609750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 45992.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 45992.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      3276250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      3276250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 93607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 93607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data       723528                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total        723528                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data      2083787                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total      2083787                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data 236464769750                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total 236464769750                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      2807315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      2807315                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.742270                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.742270                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 113478.378428                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 113478.378428                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data      1786649                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total      1786649                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  80552688250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  80552688250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.105844                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.105844                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 271095.209128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 271095.209128                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data      1765824                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total      1765824                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data       234426                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total       234426                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  41486163588                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  41486163588                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data      2000250                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total      2000250                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.117198                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 176969.122828                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 176969.122828                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data       234426                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total       234426                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  41368950588                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  41368950588                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.117198                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 176469.122828                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 176469.122828                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1018.536231                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            3020991                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           531574                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             5.683105                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         278339750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1018.536231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.994664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.994664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses         10146844                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses        10146844                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                1462726                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles           193092442                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 2665444                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             1161539                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            2181921                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  35                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             24188945                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 217                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles          2040557                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     13526915                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   2614568                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          2182229                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                   196341560                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.cacheLines                 2038473                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  67                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples        198382316                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.121941                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           0.865954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0              192924310     97.25%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                1112185      0.56%     97.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 534552      0.27%     98.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                1467466      0.74%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 141217      0.07%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  84730      0.04%     98.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  98062      0.05%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 128030      0.06%     99.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1891764      0.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total          198382316                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.013179                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.068184                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst      2038383                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total         2038383                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst      2038383                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total        2038383                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           90                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            90                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           90                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           90                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      2585750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      2585750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      2585750                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      2585750                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst      2038473                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total      2038473                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst      2038473                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total      2038473                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 28730.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 28730.555556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 28730.555556                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 28730.555556                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           18                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           72                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           72                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      1922500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      1922500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      1922500                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      1922500                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 26701.388889                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 26701.388889                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 26701.388889                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 26701.388889                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst      2038383                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total       2038383                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           90                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           90                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      2585750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      2585750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst      2038473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total      2038473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 28730.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 28730.555556                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           18                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           72                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           72                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      1922500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      1922500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 26701.388889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 26701.388889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          64.495309                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs            2038455                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               72                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         28311.875000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         278335750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    64.495309                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.125967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.125967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          4077018                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         4077018                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   100786                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles               20483133                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             24187024                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                 12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2807760                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               2000595                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  57                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     965                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents               20381675                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                202                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               24184015                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              24183918                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                17201780                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                25797346                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.121903                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.666804                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        56                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1003                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  310                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache               229013                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2806752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean          362.093050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         432.291039                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               695561     24.78%     24.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              21222      0.76%     25.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29              22236      0.79%     26.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39              29722      1.06%     27.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              26492      0.94%     28.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              33449      1.19%     29.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              33447      1.19%     30.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              43321      1.54%     32.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              32835      1.17%     33.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              40435      1.44%     34.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            32628      1.16%     36.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            45378      1.62%     37.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            27092      0.97%     38.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            36353      1.30%     39.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            26361      0.94%     40.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            42541      1.52%     42.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169            26229      0.93%     43.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179            37610      1.34%     44.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189            30582      1.09%     45.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199            46655      1.66%     47.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209            34201      1.22%     48.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219            46784      1.67%     50.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229            40258      1.43%     51.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            52919      1.89%     53.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            40605      1.45%     55.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259            49905      1.78%     56.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269            36591      1.30%     58.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279            44109      1.57%     59.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            28349      1.01%     60.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299            33335      1.19%     61.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows        1069547     38.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           3746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2806752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2807406                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               2000365                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    4770                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    3676                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               2038473                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  19587694250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  19587694250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  19587694250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  49875133750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  19587694250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                1891047                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              27541412                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 3311082                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles           165638610                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             24188192                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              250180                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                57809                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 2106                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents            164933418                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          43119444                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  81401345                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               23883308                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 9750374                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            43103253                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  16102                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 5910371                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                      220873165                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      48372752                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               13519992                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 24178134                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                       198477635                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       24987949                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      25318144                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    40                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined                7905                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            11408                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          198472681                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.127565                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             0.666655                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                188244462     94.85%     94.85% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  4391511      2.21%     97.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1912389      0.96%     98.02% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   982418      0.49%     98.52% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1330568      0.67%     99.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1054273      0.53%     99.72% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   344462      0.17%     99.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   206592      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     6006      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            198472681                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   1587      1.63%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      1.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            45593     46.71%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     48.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   100      0.10%     48.44% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   21      0.02%     48.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             3878      3.97%     52.43% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           46435     47.57%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          532      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     17610774     69.56%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           14      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          160      0.00%     69.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       875047      3.46%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            4      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     73.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       875013      3.46%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       750000      2.96%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       499269      1.97%     81.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       125321      0.49%     81.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2706985     10.69%     92.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1875025      7.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      25318144                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.127562                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              97614                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.003855                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               231946538                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               16745476                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       16735247                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 17260084                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8250536                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         8250122                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   16737232                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     8677994                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         25317745                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      3206182                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      398                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           5206519                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2746966                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     2000337                       # Number of stores executed (Count)
system.cpu2.numRate                          0.127560                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           4954                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1022972                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   13987832                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24980164                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             14.189306                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        14.189306                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.070476                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.070476                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  25276404                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 10617879                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    9750090                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   6375100                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   13734043                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   9990325                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 10701044                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2874460                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      2000504                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125456                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125202                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2748084                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2747456                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              166                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2248874                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2248820                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999976                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            212                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                23                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             189                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts           6512                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              169                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    198471715                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.125863                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.851807                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      191890724     96.68%     96.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2195421      1.11%     97.79% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         769937      0.39%     98.18% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         916651      0.46%     98.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         355150      0.18%     98.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         497524      0.25%     99.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          48815      0.02%     99.09% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          86138      0.04%     99.14% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1711355      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    198471715                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13987832                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24980164                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    4873860                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2873585                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2746438                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   20481937                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     17605944     70.48%     70.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           14      0.00%     70.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          154      0.00%     70.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       875008      3.50%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       875000      3.50%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       750000      3.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       498569      2.00%     82.48% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       125265      0.50%     82.99% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2375016      9.51%     92.49% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1875010      7.51%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24980164                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1711355                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      2498150                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2498150                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      2498150                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2498150                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data      2376228                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2376228                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data      2376228                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2376228                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data 273883844498                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 273883844498                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data 273883844498                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 273883844498                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      4874378                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      4874378                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      4874378                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      4874378                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.487494                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.487494                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.487494                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.487494                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 115259.918029                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 115259.918029                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 115259.918029                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 115259.918029                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     36944958                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       158584                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    232.967752                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       249765                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           249765                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data      1844670                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1844670                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data      1844670                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1844670                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       531558                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       531558                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       531558                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       531558                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data 122473188248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total 122473188248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data 122473188248                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 122473188248                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.109051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.109051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.109051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.109051                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 230404.185899                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 230404.185899                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 230404.185899                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 230404.185899                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                530432                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      1347750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1347750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 38507.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 38507.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      2730000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2730000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data        78000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total        78000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data       732332                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         732332                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data      2141806                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2141806                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data 231538154000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 231538154000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2874138                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2874138                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.745199                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.745199                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 108104.167231                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 108104.167231                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data      1844670                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1844670                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  80244708750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  80244708750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.103383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.103383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 270060.540460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 270060.540460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data      1765818                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1765818                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data       234422                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  42345690498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  42345690498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 180638.722040                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 180638.722040                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  42228479498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  42228479498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 180138.722040                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 180138.722040                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1018.526025                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3029786                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            531570                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              5.699693                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          255753750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1018.526025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.994654                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.994654                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          10280466                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         10280466                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1468081                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            193033264                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2820456                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1150684                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   196                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2248716                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              24989876                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  186                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           2075375                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      13993996                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2748084                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2249005                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    196396831                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    450                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          216                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  2073629                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         198472681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.125919                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            0.881269                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               192862478     97.17%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 1147201      0.58%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  548520      0.28%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                 1459576      0.74%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  173144      0.09%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   80758      0.04%     98.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   97180      0.05%     98.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  141474      0.07%     99.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1962350      0.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           198472681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.013846                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.070507                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst      2073538                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2073538                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst      2073538                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2073538                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst           91                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total             91                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst           91                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total            91                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst      3111000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      3111000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst      3111000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      3111000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst      2073629                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2073629                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst      2073629                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2073629                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 34186.813187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 34186.813187                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 34186.813187                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 34186.813187                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu02.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           70                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst           70                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst      2187000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      2187000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst      2187000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      2187000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 31242.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 31242.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 31242.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 31242.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst      2073538                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2073538                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst           91                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total           91                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst      3111000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      3111000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst      2073629                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2073629                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 34186.813187                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 34186.813187                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst           70                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           70                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst      2187000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      2187000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 31242.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 31242.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           62.521598                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             2073608                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                70                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          29622.971429                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          255749750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst    62.521598                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.122112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.122112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           4147328                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          4147328                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      196                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    120520                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                15867249                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              24988103                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2874460                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                2000504                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   52                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1005                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                15772749                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          157                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 231                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                24985497                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               24985369                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 17803201                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 26610481                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.125885                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.669030                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                    870                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   229                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                222023                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2873585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           345.412919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          420.626294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                712749     24.80%     24.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               14413      0.50%     25.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               17949      0.62%     25.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               21465      0.75%     26.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               23303      0.81%     27.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               27222      0.95%     28.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               33385      1.16%     29.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               40752      1.42%     31.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               36675      1.28%     32.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               42567      1.48%     33.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             41231      1.43%     35.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             52823      1.84%     37.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             33691      1.17%     38.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             42014      1.46%     39.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             35081      1.22%     40.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             51107      1.78%     42.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             33865      1.18%     43.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             45015      1.57%     45.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             43803      1.52%     46.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             58118      2.02%     48.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             50283      1.75%     50.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             58889      2.05%     52.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             53951      1.88%     54.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             62107      2.16%     56.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             47966      1.67%     58.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             52812      1.84%     60.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             39133      1.36%     61.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             44994      1.57%     63.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             26896      0.94%     64.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             31740      1.10%     65.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          997586     34.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            3711                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2873585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2874230                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                2000337                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                2073663                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       47                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  19587676250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  19587676250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  19587676250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  49875151750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  19587676250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   196                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1900436                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               23010205                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3451333                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            170110511                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              24989249                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               234533                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 31175                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1036                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             169432374                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           44722260                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   84205848                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                24617487                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  9750298                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             44707329                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   14859                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  5990945                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       221746750                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       49974393                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13987832                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24980164                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       198469217                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       24987836                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      25340834                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    38                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined                7806                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            11320                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          198465539                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.127684                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             0.665556                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                188229860     94.84%     94.84% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  4356240      2.19%     97.04% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1936154      0.98%     98.01% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   998532      0.50%     98.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1347837      0.68%     99.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1063018      0.54%     99.73% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   332411      0.17%     99.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   196110      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     5377      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            198465539                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   1459      1.55%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      1.55% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            43605     46.30%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     47.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                    97      0.10%     47.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   22      0.02%     47.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             5071      5.38%     53.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           43926     46.64%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          511      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     17610707     69.50%     69.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           14      0.00%     69.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          160      0.00%     69.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       875040      3.45%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            4      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       875004      3.45%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       750000      2.96%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       499258      1.97%     81.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       125334      0.49%     81.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2729782     10.77%     92.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1875020      7.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      25340834                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.127681                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              94180                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003717                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               231939087                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               16745277                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       16735228                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 17302338                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 8250522                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         8250097                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   16737033                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     8697470                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         25340456                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      3228973                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      378                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           5229318                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2746956                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     2000345                       # Number of stores executed (Count)
system.cpu3.numRate                          0.127680                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             35                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           3678                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1031260                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   13987844                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24980178                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             14.188692                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        14.188692                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.070479                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.070479                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  25321964                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 10617876                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    9750070                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   6375079                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   13733921                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   9990223                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 10723835                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2874458                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      2000523                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125463                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125200                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2748078                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2747411                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              174                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2248862                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2248806                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    158                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            235                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             211                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts           6513                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              140                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    198464601                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.125867                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.849974                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      191833816     96.66%     96.66% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2232143      1.12%     97.78% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         784442      0.40%     98.18% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         925122      0.47%     98.65% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         355588      0.18%     98.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         498705      0.25%     99.08% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          51157      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          88058      0.04%     99.15% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1695570      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    198464601                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13987844                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24980178                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    4873867                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2873588                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2746438                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   20481950                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     17605952     70.48%     70.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           14      0.00%     70.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          154      0.00%     70.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       875008      3.50%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       875000      3.50%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       750000      3.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       498572      2.00%     82.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       125269      0.50%     82.99% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2375016      9.51%     92.49% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1875010      7.51%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24980178                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1695570                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      2550730                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2550730                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      2550730                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2550730                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data      2323656                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2323656                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data      2323656                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2323656                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data 274466357551                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 274466357551                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data 274466357551                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 274466357551                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      4874386                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      4874386                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      4874386                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      4874386                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.476707                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.476707                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.476707                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.476707                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 118118.326272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 118118.326272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 118118.326272                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 118118.326272                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     38073125                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       157686                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    241.448987                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       249766                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           249766                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data      1792096                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1792096                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data      1792096                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1792096                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       531560                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       531560                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       531560                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       531560                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data 121387962301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total 121387962301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data 121387962301                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total 121387962301                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.109052                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.109052                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.109052                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.109052                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 228361.732074                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 228361.732074                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 228361.732074                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 228361.732074                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                530436                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      1517500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1517500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 43357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 43357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      3075250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3075250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 87864.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 87864.285714                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data       784908                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         784908                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data      2089234                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2089234                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data 233245007500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 233245007500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      2874142                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2874142                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.726907                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.726907                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 111641.399432                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 111641.399432                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data      1792096                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1792096                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data       297138                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       297138                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  80283823250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  80283823250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.103383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.103383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 270190.360203                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 270190.360203                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data      1765822                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1765822                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data       234422                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       234422                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  41221350051                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  41221350051                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.117197                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 175842.497935                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 175842.497935                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data       234422                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       234422                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  41104139051                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  41104139051                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.117197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 175342.497935                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 175342.497935                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1018.824837                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3082366                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            531573                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              5.798575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          257825750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1018.824837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.994946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.994946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          10280485                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         10280485                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1488131                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            192999866                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2817492                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1159885                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2248705                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   35                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              24989801                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  209                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           2073488                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      13993941                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2748078                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2248988                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    196391852                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    398                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.cacheLines                  2071219                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         198465539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.125923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            0.880379                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               192863298     97.18%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1124840      0.57%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  528371      0.27%     98.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                 1486820      0.75%     98.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  186942      0.09%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   91041      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  102174      0.05%     98.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  123015      0.06%     99.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1959038      0.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           198465539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.013846                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.070509                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst      2071131                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          2071131                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst      2071131                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         2071131                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst           88                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total             88                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst           88                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total            88                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst      2713000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      2713000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst      2713000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      2713000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst      2071219                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      2071219                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst      2071219                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      2071219                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 30829.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 30829.545455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 30829.545455                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 30829.545455                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu03.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           14                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           74                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst           74                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           74                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst      2222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      2222000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst      2222000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      2222000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 30027.027027                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 30027.027027                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 30027.027027                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 30027.027027                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst      2071131                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        2071131                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst           88                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst      2713000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      2713000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst      2071219                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      2071219                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 30829.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 30829.545455                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst           74                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           74                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst      2222000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      2222000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 30027.027027                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 30027.027027                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           62.200225                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             2071205                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                74                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          27989.256757                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          257821750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst    62.200225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.121485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.121485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           71                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           4142512                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          4142512                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     96850                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                21273686                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              24987990                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2874458                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                2000523                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   52                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      960                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                21168633                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 200                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                24985415                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               24985325                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 17764462                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 26536886                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.125890                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.669425                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                    870                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   244                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                231758                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2873588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           350.226361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          428.304801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                756598     26.33%     26.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               19898      0.69%     27.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               22317      0.78%     27.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               28574      0.99%     28.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               26054      0.91%     29.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               32024      1.11%     30.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               32635      1.14%     31.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               42578      1.48%     33.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               31716      1.10%     34.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               39407      1.37%     35.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             34313      1.19%     37.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             47405      1.65%     38.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             28503      0.99%     39.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             37177      1.29%     41.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             30401      1.06%     42.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             47349      1.65%     43.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             29097      1.01%     44.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             40438      1.41%     46.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             36980      1.29%     47.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             54917      1.91%     49.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             40888      1.42%     50.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             52398      1.82%     52.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             44537      1.55%     54.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             58057      2.02%     56.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             40248      1.40%     57.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             49193      1.71%     59.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             34637      1.21%     60.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             42416      1.48%     61.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             25246      0.88%     62.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             30795      1.07%     63.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows         1036792     36.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            3775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2873588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2874234                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                2000345                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     4766                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     3680                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                2071219                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  19587708750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  19587708750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  19587708750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  49875119250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  19587708750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1931566                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               28468608                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3440085                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            164625115                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              24989127                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250389                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 60562                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  2748                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             163893769                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           44721891                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   84205272                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                24617375                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  9750327                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             44707348                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   14534                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  6114399                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       221755449                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       49974336                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13987844                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24980178                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       198462515                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       24671484                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     177                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      24998928                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    56                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined                9457                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            14991                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 72                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          198458868                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.125965                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             0.659802                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                188377067     94.92%     94.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  4289222      2.16%     97.08% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1842277      0.93%     98.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   978670      0.49%     98.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1431921      0.72%     99.22% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1061379      0.53%     99.76% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   301168      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   169757      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     7407      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            198458868                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1195      1.25%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      1.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            45669     47.73%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     48.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                    69      0.07%     49.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   19      0.02%     49.07% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             3825      4.00%     53.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           44912     46.94%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          555      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     17320039     69.28%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           14      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          160      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       875048      3.50%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            4      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     72.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       875017      3.50%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       750000      3.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       472790      1.89%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       125344      0.50%     81.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2704928     10.82%     92.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1875029      7.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      24998928                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.125963                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              95689                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003828                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               231297974                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               16430542                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       16418178                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 17254494                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 8250580                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         8250142                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   16419612                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     8674450                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         24998560                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      3177649                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      367                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           5178010                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2694019                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     2000361                       # Number of stores executed (Count)
system.cpu4.numRate                          0.125961                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           3647                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1038008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   13802347                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     24662170                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             14.378896                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        14.378896                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.069546                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.069546                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  24981236                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 10433146                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    9750116                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   6375116                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   13469102                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   9831289                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 10566817                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2848168                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      2000607                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125553                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125244                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2695340                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2694629                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              179                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2222503                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2222427                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999966                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    174                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            237                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             213                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts           8368                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              150                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    198457685                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.124269                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.845873                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      191920483     96.71%     96.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2200980      1.11%     97.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         774715      0.39%     98.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         917200      0.46%     98.67% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         355190      0.18%     98.85% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         470971      0.24%     99.08% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          48757      0.02%     99.11% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          63109      0.03%     99.14% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1706280      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    198457685                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            13802347                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              24662170                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    4847378                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2847091                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   2693432                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   20190443                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          179      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     17314435     70.21%     70.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           14      0.00%     70.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          154      0.00%     70.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       875008      3.55%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            2      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       875000      3.55%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       750000      3.04%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       472075      1.91%     82.26% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       125277      0.51%     82.77% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375016      9.63%     92.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1875010      7.60%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     24662170                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1706280                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      2495015                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2495015                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      2495015                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2495015                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data      2352900                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2352900                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data      2352900                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2352900                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data 279077347952                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 279077347952                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data 279077347952                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 279077347952                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      4847915                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      4847915                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      4847915                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      4847915                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.485343                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.485343                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.485343                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.485343                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 118609.948554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 118609.948554                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 118609.948554                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 118609.948554                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     39283350                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       159021                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    247.032467                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       249782                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           249782                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data      1821347                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1821347                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data      1821347                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1821347                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       531553                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       531553                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       531553                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       531553                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data 122602893452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total 122602893452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data 122602893452                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total 122602893452                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.109646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.109646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.109646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.109646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 230650.364972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 230650.364972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 230650.364972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 230650.364972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                530436                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      1589500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1589500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 45414.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 45414.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      3241250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      3241250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 92607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 92607.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data       729175                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         729175                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data      2118488                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2118488                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data 236951685500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 236951685500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      2847663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2847663                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.743939                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.743939                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 111849.434833                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 111849.434833                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data      1821347                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1821347                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data       297141                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       297141                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  80594437000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  80594437000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.104346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.104346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 271232.973571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 271232.973571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data      1765840                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1765840                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data       234412                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       234412                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  42125662452                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  42125662452                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2000252                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.117191                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 179707.789925                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 179707.789925                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data       234412                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       234412                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  42008456452                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  42008456452                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.117191                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 179207.789925                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 179207.789925                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1018.530814                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             3026643                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            531578                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              5.693695                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          259512750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1018.530814                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.994659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.994659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          10227548                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         10227548                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1483973                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            193061282                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  2708942                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1204497                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             2222287                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              24673541                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           2070217                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      13809805                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2695340                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2222625                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    196388448                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    406                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.cacheLines                  2068627                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   67                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         198458868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.124337                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            0.872880                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               192905471     97.20%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 1103650      0.56%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  545398      0.27%     98.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1468007      0.74%     98.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  189376      0.10%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   94712      0.05%     98.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                  106885      0.05%     98.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  157918      0.08%     99.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1887451      0.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           198458868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.013581                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.069584                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst      2068541                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          2068541                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst      2068541                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         2068541                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           86                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             86                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           86                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            86                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      2150250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      2150250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      2150250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      2150250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst      2068627                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      2068627                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst      2068627                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      2068627                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 25002.906977                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 25002.906977                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 25002.906977                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 25002.906977                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           71                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      1664750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      1664750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      1664750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      1664750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 23447.183099                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 23447.183099                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 23447.183099                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 23447.183099                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst      2068541                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        2068541                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           86                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           86                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      2150250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      2150250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst      2068627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      2068627                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 25002.906977                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 25002.906977                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           71                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           71                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      1664750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      1664750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 23447.183099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 23447.183099                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           64.166825                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             2068612                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                71                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          29135.380282                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          259508750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    64.166825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.125326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.125326                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           4137325                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          4137325                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    108918                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                16449145                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              24671661                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2848168                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                2000607                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   60                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      444                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                16357842                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            77                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 225                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                24668411                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               24668320                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 17514919                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 26293532                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.124297                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.666130                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         66                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1072                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   320                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                217593                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2847091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           357.102851                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          428.069886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                708865     24.90%     24.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               17429      0.61%     25.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               21060      0.74%     26.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               27692      0.97%     27.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               24078      0.85%     28.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               30717      1.08%     29.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               32839      1.15%     30.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               42103      1.48%     31.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               33449      1.17%     32.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               40534      1.42%     34.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             37395      1.31%     35.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             49487      1.74%     37.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             31186      1.10%     38.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             39559      1.39%     39.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             31991      1.12%     41.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             47321      1.66%     42.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             29552      1.04%     43.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             40704      1.43%     45.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             35676      1.25%     46.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             50837      1.79%     48.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             37711      1.32%     49.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             48452      1.70%     51.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             42684      1.50%     52.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             55023      1.93%     54.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             41482      1.46%     56.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             49489      1.74%     57.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             36458      1.28%     59.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             44442      1.56%     60.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             27720      0.97%     61.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             32740      1.15%     62.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows         1058416     37.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            3789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2847091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2847768                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                2000361                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     4756                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                2068627                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  19587697250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  19587697250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  19587697250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  49875130750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  19587697250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1928512                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               23528688                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3351952                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            169649542                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              24672785                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               250024                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                 64821                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  1470                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             168898687                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           44088497                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   83097174                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                24327653                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  9750346                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             44071314                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   17111                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  6337402                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       221421696                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       49342334                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                13802347                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  24662170                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       198456100                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       25783475                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      26140042                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    58                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined                8565                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            12728                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          198450800                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.131721                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             0.681018                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                188063346     94.77%     94.77% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  4383887      2.21%     96.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1901399      0.96%     97.93% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   949573      0.48%     98.41% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1421333      0.72%     99.13% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1228461      0.62%     99.75% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   247544      0.12%     99.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   250319      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     4938      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            198450800                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   1358      1.39%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      1.39% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            44204     45.21%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     46.60% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                    95      0.10%     46.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   29      0.03%     46.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             6174      6.32%     53.05% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           45905     46.95%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          542      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     18339717     70.16%     70.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           14      0.00%     70.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          160      0.00%     70.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       875040      3.35%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            4      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     73.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       875008      3.35%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       750000      2.87%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       565548      2.16%     81.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       125341      0.48%     82.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2733646     10.46%     92.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1875022      7.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      26140042                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.131717                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              97765                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003740                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               233514950                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               17541701                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       17530559                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 17313757                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8250512                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         8250104                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   17532245                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     8705020                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         26139667                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      3299120                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      375                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           5299472                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2879484                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     2000352                       # Number of stores executed (Count)
system.cpu5.numRate                          0.131715                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           5300                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1044680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   14451468                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     25774962                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             13.732591                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        13.732591                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.072819                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.072819                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  26058619                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 11081903                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    9750078                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   6375085                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   14396445                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  10387703                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 11059109                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2940822                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      2000544                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125521                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125216                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2880715                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2879991                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              182                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2315169                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2315113                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999976                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    170                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            251                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             227                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts           7319                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    198449752                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.129882                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.865197                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      191721229     96.61%     96.61% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2212166      1.11%     97.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         770608      0.39%     98.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         915462      0.46%     98.57% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         354161      0.18%     98.75% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         563647      0.28%     99.04% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          51502      0.03%     99.06% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         156513      0.08%     99.14% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1704464      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    198449752                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            14451468                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              25774962                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    4940099                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2939820                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2878902                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   21210502                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     18334504     71.13%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           14      0.00%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          154      0.00%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       875008      3.39%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            2      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       875000      3.39%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.92% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       750000      2.91%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       564804      2.19%     83.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       125269      0.49%     83.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2375016      9.21%     92.73% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1875010      7.27%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     25774962                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1704464                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2618793                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2618793                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2618793                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2618793                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data      2321860                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2321860                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data      2321860                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2321860                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data 275611005892                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 275611005892                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data 275611005892                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 275611005892                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      4940653                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      4940653                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      4940653                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      4940653                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.469950                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.469950                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.469950                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.469950                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 118702.680563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 118702.680563                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 118702.680563                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 118702.680563                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     38801746                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       156393                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    248.104110                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       249777                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           249777                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data      1790313                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1790313                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data      1790313                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1790313                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       531547                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       531547                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       531547                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       531547                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data 121651886142                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total 121651886142                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data 121651886142                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total 121651886142                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.107586                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.107586                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.107586                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.107586                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 228863.837331                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 228863.837331                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 228863.837331                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 228863.837331                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                530434                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      1437500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1437500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 41071.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 41071.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      2921750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2921750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 83478.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 83478.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data       852957                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         852957                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data      2087452                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2087452                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data 234367119500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 234367119500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2940409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2940409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.709919                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.709919                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 112274.255648                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 112274.255648                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data      1790313                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1790313                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data       297139                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       297139                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  80525203750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  80525203750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.101054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.101054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 271001.799663                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 271001.799663                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data      1765836                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1765836                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data       234408                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       234408                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  41243886392                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  41243886392                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 175949.141633                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 175949.141633                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data       234408                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       234408                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  41126682392                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  41126682392                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 175449.141633                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 175449.141633                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1018.535806                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             3150413                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            531574                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              5.926575                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          261180750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1018.535806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.994664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.994664                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          10413020                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         10413020                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1503692                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            192843803                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2854821                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1248312                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   172                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             2314982                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              25785530                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  209                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           2067712                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      14458299                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2880715                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2315307                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    196382882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    412                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.cacheLines                  2066030                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   69                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         198450800                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.129945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            0.894098                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               192706847     97.11%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 1132295      0.57%     97.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  536332      0.27%     97.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                 1454841      0.73%     98.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  279347      0.14%     98.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   87999      0.04%     98.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  109083      0.05%     98.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  146169      0.07%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1997887      1.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           198450800                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.014516                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.072854                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst      2065940                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          2065940                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst      2065940                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         2065940                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           90                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             90                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           90                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            90                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      2809500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      2809500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      2809500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      2809500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst      2066030                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      2066030                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst      2066030                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      2066030                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000044                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000044                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 31216.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 31216.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 31216.666667                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 31216.666667                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           75                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           75                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           75                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      2289500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      2289500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      2289500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      2289500                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 30526.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 30526.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 30526.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 30526.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst      2065940                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        2065940                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           90                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           90                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      2809500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      2809500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst      2066030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      2066030                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000044                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 31216.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 31216.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           75                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           75                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      2289500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      2289500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 30526.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 30526.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           64.506360                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             2066015                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                75                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          27546.866667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          261176750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    64.506360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.125989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.125989                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           71                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           4132135                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          4132135                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      172                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    118066                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                20871671                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              25783644                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2940822                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                2000544                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1003                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                20766603                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 221                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                25780764                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               25780663                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 18376493                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 27353202                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.129906                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.671822                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         59                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                    990                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   265                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                231375                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2939820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           344.084325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          429.538408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                821937     27.96%     27.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               24270      0.83%     28.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               24561      0.84%     29.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               32564      1.11%     30.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               26991      0.92%     31.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               34336      1.17%     32.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               33446      1.14%     33.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               43249      1.47%     35.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               31892      1.08%     36.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               39237      1.33%     37.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             34040      1.16%     39.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             46018      1.57%     40.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             28174      0.96%     41.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             36623      1.25%     42.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             29738      1.01%     43.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             45061      1.53%     45.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             28898      0.98%     46.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             40083      1.36%     47.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             35782      1.22%     48.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             51825      1.76%     50.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             40042      1.36%     52.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             51029      1.74%     53.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             43575      1.48%     55.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             55882      1.90%     57.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             40554      1.38%     58.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             49360      1.68%     60.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             33956      1.16%     61.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             42030      1.43%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             24919      0.85%     63.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             31077      1.06%     64.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows         1038671     35.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            3792                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2939820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2940507                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                2000352                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     4762                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     3680                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                2066030                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  19587633000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  19587633000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  19587633000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  49875195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  19587633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   172                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1951645                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               27994330                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3518275                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            164986378                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              25784789                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250569                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                 70990                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  2793                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             164201877                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           46312726                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   86989448                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                25346866                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  9750319                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             46296916                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   15585                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  6572302                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       222527322                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       51565798                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                14451468                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  25774962                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       198449479                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       25712351                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     169                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      26057189                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    54                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined                8624                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            13272                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 64                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          198445734                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.131306                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             0.681000                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                188097278     94.79%     94.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  4364269      2.20%     96.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1908437      0.96%     97.95% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   936565      0.47%     98.42% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1453141      0.73%     99.15% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1136047      0.57%     99.72% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   285380      0.14%     99.87% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   255664      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                     8953      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            198445734                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   1361      1.40%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      1.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            45490     46.79%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     48.19% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                    90      0.09%     48.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   26      0.03%     48.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             4513      4.64%     52.95% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           45739     47.05%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          543      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     18274466     70.13%     70.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           14      0.00%     70.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          160      0.00%     70.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       875038      3.36%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            4      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       875006      3.36%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       750000      2.88%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       559615      2.15%     81.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       125338      0.48%     82.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2721985     10.45%     92.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1875020      7.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      26057189                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.131304                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              97219                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003731                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               233367500                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               17470669                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       17459360                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 17289884                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8250478                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         8250098                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   17461054                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     8692811                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         26056809                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      3281529                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      379                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           5281875                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2867606                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     2000346                       # Number of stores executed (Count)
system.cpu6.numRate                          0.131302                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           3745                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1051092                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   14409993                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     25703862                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             13.771657                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        13.771657                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.072613                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.072613                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  25970029                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 11040395                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    9750069                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   6375080                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   14337092                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  10352093                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 11017764                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2934899                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      2000576                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125514                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125222                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2868826                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2868126                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              177                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2309235                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2309159                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999967                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    172                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            239                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                26                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             213                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts           7385                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    198444680                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.129527                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.864588                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      191748807     96.63%     96.63% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2192416      1.10%     97.73% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         767175      0.39%     98.12% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         913542      0.46%     98.58% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         355282      0.18%     98.76% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         558932      0.28%     99.04% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          47828      0.02%     99.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         151870      0.08%     99.14% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1708828      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    198444680                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            14409993                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              25703862                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    4934174                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2933895                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2867052                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   21145327                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          181      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     18269329     71.08%     71.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           14      0.00%     71.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          154      0.00%     71.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       875008      3.40%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            2      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     74.48% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       875000      3.40%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       750000      2.92%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       558879      2.17%     82.98% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       125269      0.49%     83.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2375016      9.24%     92.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1875010      7.29%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     25703862                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1708828                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      2580161                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2580161                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      2580161                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2580161                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data      2354555                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2354555                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data      2354555                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2354555                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data 269016633178                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 269016633178                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data 269016633178                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 269016633178                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      4934716                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      4934716                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      4934716                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      4934716                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.477141                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.477141                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.477141                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.477141                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 114253.705340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 114253.705340                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 114253.705340                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 114253.705340                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     37791788                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       158599                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    238.285159                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       249781                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           249781                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data      1823010                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1823010                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data      1823010                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1823010                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       531545                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       531545                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       531545                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data 121079455428                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total 121079455428                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data 121079455428                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total 121079455428                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.107715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.107715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.107715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.107715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 227787.779827                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 227787.779827                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 227787.779827                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 227787.779827                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                530433                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      1490000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1490000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 42571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 42571.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      3031000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3031000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data        86600                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total        86600                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data       814325                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         814325                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data      2120147                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2120147                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data 227439181250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 227439181250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      2934472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2934472                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.722497                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.722497                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 107275.194244                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 107275.194244                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data      1823010                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1823010                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data       297137                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       297137                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  79619207500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  79619207500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.101257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.101257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 267954.537806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 267954.537806                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data      1765836                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1765836                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data       234408                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       234408                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  41577451928                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  41577451928                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2000244                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.117190                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 177372.154227                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 177372.154227                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data       234408                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       234408                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  41460247928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  41460247928                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.117190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 176872.154227                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 176872.154227                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1018.526286                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             3111778                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            531572                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              5.853916                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          262783750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1018.526286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.994655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.994655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          10401144                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         10401144                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1483608                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            192877437                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2857082                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1227436                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   171                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             2309037                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              25714466                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  193                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           2065079                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      14416833                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2868826                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2309357                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    196380455                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.cacheLines                  2063438                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   65                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         198445734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.129590                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            0.893137                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               192717027     97.11%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                 1131801      0.57%     97.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  534945      0.27%     97.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 1452020      0.73%     98.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  282129      0.14%     98.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   81220      0.04%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   97000      0.05%     98.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  154571      0.08%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1995021      1.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           198445734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.014456                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.072647                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst      2063351                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          2063351                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst      2063351                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         2063351                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             87                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           87                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            87                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      2258250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      2258250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      2258250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      2258250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst      2063438                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      2063438                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst      2063438                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      2063438                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 25956.896552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 25956.896552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 25956.896552                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 25956.896552                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           72                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           72                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           72                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      1585750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      1585750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      1585750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      1585750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000035                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 22024.305556                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 22024.305556                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 22024.305556                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 22024.305556                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst      2063351                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        2063351                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           87                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      2258250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      2258250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst      2063438                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      2063438                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 25956.896552                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 25956.896552                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           72                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           72                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      1585750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      1585750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000035                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 22024.305556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 22024.305556                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           64.995381                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             2063423                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                72                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          28658.652778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          262779750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    64.995381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.126944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.126944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           68                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           68                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.132812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           4126948                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          4126948                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      171                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    136024                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                19198227                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              25712520                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2934899                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                2000576                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   57                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      971                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                19095162                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            75                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 219                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                25709557                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               25709458                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 18297288                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 27282898                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.129552                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.670650                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         57                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                    999                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   297                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                229973                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2933895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           334.187557                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          422.503840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                794791     27.09%     27.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               28326      0.97%     28.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               33887      1.16%     29.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               44347      1.51%     30.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               27665      0.94%     31.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               34781      1.19%     32.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               39055      1.33%     34.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               50120      1.71%     35.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               35929      1.22%     37.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               42635      1.45%     38.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             38491      1.31%     39.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             50894      1.73%     41.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             32265      1.10%     42.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             41117      1.40%     44.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             33487      1.14%     45.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             47690      1.63%     46.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             32553      1.11%     47.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             43233      1.47%     49.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             37375      1.27%     50.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             50384      1.72%     52.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             38161      1.30%     53.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             47753      1.63%     55.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             41959      1.43%     56.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             52076      1.77%     58.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             40079      1.37%     59.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             47959      1.63%     61.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             34404      1.17%     62.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             41104      1.40%     64.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             24473      0.83%     65.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             29212      1.00%     65.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          997690     34.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            3766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2933895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2934573                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                2000346                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     4763                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     3683                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                2063438                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  19587685250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  19587685250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  19587685250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  49875142750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  19587685250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   171                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1934462                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               26212955                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3508387                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            166789759                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              25713702                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250314                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 70242                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  1714                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             166016334                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           46170620                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   86740849                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                25281833                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  9750302                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             46154716                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   15832                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  6556509                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       222446852                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       51423623                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                14409993                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  25703862                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       198442779                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       25622913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     163                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      25987598                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    72                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined                8438                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            12553                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          198439694                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.130960                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             0.679509                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                188091194     94.79%     94.79% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  4376644      2.21%     96.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1915895      0.97%     97.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   938803      0.47%     98.43% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1448378      0.73%     99.16% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1116381      0.56%     99.72% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   290283      0.15%     99.87% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   251288      0.13%     99.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    10828      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            198439694                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1492      1.50%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      1.50% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            44943     45.32%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     46.83% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   106      0.11%     46.93% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   30      0.03%     46.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             7510      7.57%     54.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           45082     45.46%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          533      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     18192538     70.00%     70.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           14      0.00%     70.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          160      0.00%     70.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       875055      3.37%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            4      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     73.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       875015      3.37%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       750000      2.89%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       552183      2.12%     81.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       125331      0.48%     82.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2741736     10.55%     92.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1875029      7.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      25987598                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.130958                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              99163                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003816                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               233182873                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               17380866                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       17369994                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 17331251                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 8250652                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         8250142                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   17371835                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     8714393                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         25987245                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      3293846                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      352                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           5294196                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2852746                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     2000350                       # Number of stores executed (Count)
system.cpu7.numRate                          0.130956                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           3085                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1057780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   14357922                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     25614604                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             13.821135                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        13.821135                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.072353                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.072353                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  25927700                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 10988181                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    9750111                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   6375115                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   14262845                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  10307553                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 11000314                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2927428                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      2000554                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125508                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125227                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2853931                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2853241                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              169                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2301774                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2301717                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999975                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    169                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            241                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                26                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             215                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts           7089                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              140                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    198438691                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.129081                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.862768                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      191750590     96.63%     96.63% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2197164      1.11%     97.74% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         768937      0.39%     98.12% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         916419      0.46%     98.59% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         354343      0.18%     98.76% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         550722      0.28%     99.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          49311      0.02%     99.07% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         146179      0.07%     99.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1705026      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    198438691                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            14357922                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              25614604                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    4926730                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2926455                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2852178                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   21063507                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     18187514     71.00%     71.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           14      0.00%     71.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          154      0.00%     71.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       875008      3.42%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            2      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.42% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       875000      3.42%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       750000      2.93%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.77% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       551439      2.15%     82.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       125265      0.49%     83.41% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2375016      9.27%     92.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1875010      7.32%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     25614604                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1705026                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2603298                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2603298                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2603298                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2603298                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data      2323994                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2323994                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data      2323994                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2323994                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data 284538762398                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 284538762398                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data 284538762398                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 284538762398                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      4927292                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      4927292                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      4927292                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      4927292                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.471657                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.471657                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.471657                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.471657                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 122435.239677                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 122435.239677                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 122435.239677                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 122435.239677                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     42377968                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       158399                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    267.539366                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       249777                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           249777                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data      1792452                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1792452                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data      1792452                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1792452                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       531542                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       531542                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       531542                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       531542                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data 122690946148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total 122690946148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data 122690946148                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total 122690946148                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.107877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.107877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.107877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.107877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 230820.793367                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 230820.793367                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 230820.793367                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 230820.793367                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                530433                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      1409500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1409500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 40271.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 40271.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      2855250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      2855250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 81578.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 81578.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data       837464                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         837464                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data      2089588                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2089588                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data 243231495250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 243231495250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2927052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2927052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.713888                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.713888                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 116401.652024                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 116401.652024                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data      1792452                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1792452                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data       297136                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       297136                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  81500882000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  81500882000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.101514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.101514                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 274288.144149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 274288.144149                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data      1765834                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1765834                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data       234406                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       234406                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  41307267148                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  41307267148                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.117189                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.117189                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 176221.031663                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 176221.031663                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data       234406                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       234406                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  41190064148                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  41190064148                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.117189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.117189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 175721.031663                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 175721.031663                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1018.541354                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             3134916                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            531570                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              5.897466                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          264455750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1018.541354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.994669                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          10386294                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         10386294                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1474745                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            192895984                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2869627                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1199172                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   166                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             2301608                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   29                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              25625038                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  186                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           2061616                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      14364596                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2853931                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2301912                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    196377883                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    390                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.cacheLines                  2060094                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         198439694                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.129142                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            0.891623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               192715815     97.12%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 1143623      0.58%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  544940      0.27%     97.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 1448020      0.73%     98.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  259655      0.13%     98.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   89621      0.05%     98.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                  102904      0.05%     98.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  135665      0.07%     98.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1999451      1.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           198439694                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.014382                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.072387                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst      2060012                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          2060012                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst      2060012                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         2060012                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           82                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      1672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      1672500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      1672500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      1672500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst      2060094                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      2060094                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst      2060094                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      2060094                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 20396.341463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 20396.341463                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 20396.341463                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 20396.341463                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           11                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           11                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           11                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           71                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           71                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           71                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      1403500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      1403500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      1403500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      1403500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000034                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000034                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 19767.605634                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 19767.605634                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 19767.605634                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 19767.605634                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst      2060012                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        2060012                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      1672500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      1672500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst      2060094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      2060094                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 20396.341463                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 20396.341463                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           11                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           71                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           71                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      1403500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      1403500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 19767.605634                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 19767.605634                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           64.483646                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             2060083                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                71                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          29015.253521                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          264451750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    64.483646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.125945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.125945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           4120259                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          4120259                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      166                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    131758                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                20505244                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              25623076                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2927428                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                2000554                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   55                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     1131                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                20403604                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 219                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                25620231                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               25620136                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 18228672                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 27204827                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.129106                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.670053                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         58                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                    968                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   279                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                229641                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2926455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           358.669002                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          440.593729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                806287     27.55%     27.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               24102      0.82%     28.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               25412      0.87%     29.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               33059      1.13%     30.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               27412      0.94%     31.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               34514      1.18%     32.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               33964      1.16%     33.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               43404      1.48%     35.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               32388      1.11%     36.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               39969      1.37%     37.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             33750      1.15%     38.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             45308      1.55%     40.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             28160      0.96%     41.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             36015      1.23%     42.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             30973      1.06%     43.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             44725      1.53%     45.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             28953      0.99%     46.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             38944      1.33%     47.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             33673      1.15%     48.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             47086      1.61%     50.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             34378      1.17%     51.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             44216      1.51%     52.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             37295      1.27%     54.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             47717      1.63%     55.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             34828      1.19%     56.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             42318      1.45%     58.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             30725      1.05%     59.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             37088      1.27%     60.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             23871      0.82%     61.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             28562      0.98%     62.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows         1097359     37.50%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            3854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2926455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2927149                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                2000350                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     4757                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                2060094                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       13                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  19587688250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  19587688250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  19587688250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  49875139750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  19587688250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   166                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1920140                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               27838278                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3502389                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            165178721                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              25624263                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250328                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                 79910                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2101                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             164403857                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           45991972                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   86428141                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                25199761                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  9750395                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             45976209                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   15691                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  6435532                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       222355085                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       51244464                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                14357922                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  25614604                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                       198434671                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       26353683                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      26688250                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    51                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined                8159                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            11721                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          198431736                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.134496                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             0.696330                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                188026933     94.76%     94.76% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  4331202      2.18%     96.94% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1861258      0.94%     97.88% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   977303      0.49%     98.37% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1430946      0.72%     99.09% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  1181400      0.60%     99.69% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   297626      0.15%     99.84% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   314461      0.16%     99.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    10607      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            198431736                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   1581      1.62%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      1.62% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            45514     46.62%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     48.24% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   105      0.11%     48.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   23      0.02%     48.37% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             4595      4.71%     53.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           45808     46.92%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          525      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     18862616     70.68%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           14      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          160      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       875055      3.28%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            4      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       875017      3.28%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       750001      2.81%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       613056      2.30%     82.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       125323      0.47%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2711446     10.16%     92.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1875033      7.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      26688250                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.134494                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              97626                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.003658                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               234636845                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               18111363                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       18100943                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 17269067                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 8250638                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         8250154                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   18102859                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     8682492                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         26687887                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      3324435                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      362                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           5324783                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2974575                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     2000348                       # Number of stores executed (Count)
system.cpu8.numRate                          0.134492                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                           2935                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1065912                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   14784362                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     26345644                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                             13.421930                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                        13.421930                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.074505                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.074505                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  26537132                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                 11414543                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    9750128                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   6375125                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   14872039                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                  10673105                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                 11274561                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       2988281                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      2000520                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       125499                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       125202                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2975734                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2975073                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              163                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             2362692                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                2362643                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999979                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    162                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            237                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             213                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts           6832                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              135                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    198430767                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.132770                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     0.875955                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0      191638821     96.58%     96.58% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        2185187      1.10%     97.68% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         763565      0.38%     98.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         910238      0.46%     98.52% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         355199      0.18%     98.70% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         611156      0.31%     99.01% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          49308      0.02%     99.03% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         208155      0.10%     99.14% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8        1709138      0.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    198430767                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            14784362                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              26345644                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    4987650                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      2987375                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2974018                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   21733627                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     18857634     71.58%     71.58% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           14      0.00%     71.58% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          154      0.00%     71.58% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       875008      3.32%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            2      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     74.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       875000      3.32%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.22% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       750000      2.85%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.07% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       612359      2.32%     83.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       125265      0.48%     83.87% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2375016      9.01%     92.88% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1875010      7.12%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     26345644                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples      1709138                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      2636447                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          2636447                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      2636447                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         2636447                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data      2351742                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total        2351742                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data      2351742                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total       2351742                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data 272256042402                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total 272256042402                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data 272256042402                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total 272256042402                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      4988189                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      4988189                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      4988189                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      4988189                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.471462                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.471462                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.471462                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.471462                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 115767.819090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 115767.819090                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 115767.819090                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 115767.819090                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs     38580678                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs       158215                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs    243.849686                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks       249777                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total           249777                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data      1820201                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total      1820201                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data      1820201                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total      1820201                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       531541                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       531541                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       531541                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       531541                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data 122104600402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total 122104600402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data 122104600402                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total 122104600402                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.106560                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.106560                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.106560                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.106560                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 229718.122218                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 229718.122218                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 229718.122218                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 229718.122218                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                530433                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      1663250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      1663250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 47521.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 47521.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      3362750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      3362750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 96078.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 96078.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data       870613                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total         870613                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data      2117336                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total      2117336                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data 230250323000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total 230250323000                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      2987949                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      2987949                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.708625                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.708625                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 108745.292670                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 108745.292670                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data      1820201                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total      1820201                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data       297135                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total       297135                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  80216084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  80216084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.099444                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.099444                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 269965.113501                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 269965.113501                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data      1765834                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total       1765834                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data       234406                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total       234406                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  42005719402                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  42005719402                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.117189                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.117189                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 179200.700503                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 179200.700503                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data       234406                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total       234406                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  41888516402                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  41888516402                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.117189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.117189                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 178700.700503                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 178700.700503                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1018.522278                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             3168063                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            531569                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              5.959834                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          266488750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1018.522278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.994651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.994651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses          10508087                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses         10508087                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                 1477508                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles            192764761                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2992669                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              1196639                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   159                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             2362527                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   28                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              26355735                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  184                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles           2059128                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      14790828                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2975734                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           2362829                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    196372421                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    374                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.cacheLines                  2057549                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         198431736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.132829                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            0.903515                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0               192598273     97.06%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 1099530      0.55%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  549976      0.28%     97.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 1469168      0.74%     98.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  329036      0.17%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   95390      0.05%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                  108053      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  149356      0.08%     98.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 2032954      1.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           198431736                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.014996                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.074538                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst      2057470                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total          2057470                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst      2057470                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total         2057470                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           79                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             79                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           79                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            79                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      1628250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      1628250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      1628250                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      1628250                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst      2057549                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total      2057549                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst      2057549                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total      2057549                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 20610.759494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 20610.759494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 20610.759494                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 20610.759494                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           12                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      1277750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      1277750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      1277750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      1277750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 19070.895522                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 19070.895522                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 19070.895522                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 19070.895522                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst      2057470                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total        2057470                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           79                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           79                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      1628250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      1628250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst      2057549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total      2057549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 20610.759494                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 20610.759494                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           12                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      1277750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      1277750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 19070.895522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 19070.895522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           60.605352                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs             2057537                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          30709.507463                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          266484750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    60.605352                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.118370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.118370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           4115165                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          4115165                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      159                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    134469                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                17476714                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              26353837                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                  20                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2988281                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                2000520                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   52                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      603                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                17381277                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 203                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                26351191                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               26351097                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 18781460                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 27961725                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.132795                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.671685                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         53                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                    901                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   245                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                220181                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2987375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean           331.039036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          420.308567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                846931     28.35%     28.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               20006      0.67%     29.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               23066      0.77%     29.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39               31298      1.05%     30.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               25993      0.87%     31.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               32319      1.08%     32.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               35299      1.18%     33.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               45743      1.53%     35.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               34162      1.14%     36.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               41877      1.40%     38.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             35594      1.19%     39.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             49157      1.65%     40.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             28765      0.96%     41.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             38379      1.28%     43.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             30806      1.03%     44.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             47704      1.60%     45.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             30172      1.01%     46.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             44588      1.49%     48.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             38883      1.30%     49.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             57392      1.92%     51.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             44470      1.49%     52.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219             58720      1.97%     54.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229             50896      1.70%     56.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239             63912      2.14%     58.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249             47641      1.59%     60.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259             55596      1.86%     62.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269             38461      1.29%     63.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279             45355      1.52%     65.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             25733      0.86%     65.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299             31076      1.04%     66.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          987381     33.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            3850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2987375                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2988042                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                2000348                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     4770                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                2057549                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  19587682250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  19587682250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  19587682250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  49875145750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  19587682250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   159                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 1916456                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               24398299                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  3630111                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles            168486711                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              26354965                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               250175                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                 69439                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  1584                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents             167733350                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           47453619                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   88985764                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                25869359                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  9750401                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             47438289                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   15258                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  6261701                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       223073858                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       52705995                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                14784362                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  26345644                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                       198428035                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       26230350                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     154                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      26588318                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    51                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined                7922                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            11431                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples          198425492                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.133996                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             0.695368                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                188011099     94.75%     94.75% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  4345751      2.19%     96.94% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1957174      0.99%     97.93% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   920900      0.46%     98.39% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1405678      0.71%     99.10% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                  1122716      0.57%     99.67% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   315326      0.16%     99.83% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   337513      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                     9335      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total            198425492                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   1546      1.66%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      1.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            44143     47.31%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     48.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   105      0.11%     49.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   23      0.02%     49.10% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             4531      4.86%     53.96% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           42966     46.04%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          524      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     18749657     70.52%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           14      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          160      0.00%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       875047      3.29%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            4      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     73.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       875008      3.29%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       750000      2.82%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       602789      2.27%     82.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       125323      0.47%     82.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2734772     10.29%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1875020      7.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      26588318                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.133995                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              93314                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.003510                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads               234384118                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               17987871                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       17977697                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 17311374                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 8250558                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         8250113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   17979601                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     8701507                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         26587930                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      3337495                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      387                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           5337829                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2954043                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     2000334                       # Number of stores executed (Count)
system.cpu9.numRate                          0.133993                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                           2543                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1072560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   14712556                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     26222548                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                             13.486986                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                        13.486986                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.074146                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.074146                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  26470838                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                 11342612                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    9750080                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   6375096                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   14769391                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                  10611515                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                 11246519                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       2977983                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      2000512                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       125470                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       125192                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2955168                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2954517                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              163                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             2352400                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                2352353                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999980                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    159                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            237                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                24                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             213                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts           6529                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            105                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              135                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples    198424564                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.132154                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     0.872160                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0      191606341     96.56%     96.56% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        2219442      1.12%     97.68% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         776697      0.39%     98.07% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         918827      0.46%     98.54% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         356155      0.18%     98.72% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         601911      0.30%     99.02% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          51268      0.03%     99.05% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         199936      0.10%     99.15% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8        1693987      0.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total    198424564                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            14712556                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              26222548                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    4977392                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      2977117                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         70                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2953502                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   8250036                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   21620789                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                   82                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass          182      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     18744796     71.48%     71.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           14      0.00%     71.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          154      0.00%     71.48% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       875008      3.34%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            2      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       875000      3.34%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       750000      2.86%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       602101      2.30%     83.31% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       125265      0.48%     83.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2375016      9.06%     92.85% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1875010      7.15%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     26222548                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples      1693987                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2656035                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2656035                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2656035                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2656035                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data      2321888                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total        2321888                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data      2321888                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total       2321888                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data 280639943832                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total 280639943832                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data 280639943832                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total 280639943832                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      4977923                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      4977923                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      4977923                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      4977923                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.466437                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.466437                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.466437                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.466437                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 120867.132192                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 120867.132192                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 120867.132192                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 120867.132192                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs     40167146                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs       158456                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs    253.490849                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks       249762                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total           249762                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data      1790332                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total      1790332                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data      1790332                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total      1790332                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       531556                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       531556                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       531556                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data 121703996332                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total 121703996332                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data 121703996332                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total 121703996332                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.106783                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.106783                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.106783                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.106783                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 228957.995643                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 228957.995643                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 228957.995643                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 228957.995643                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                530433                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      1393250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      1393250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           35                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 39807.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 39807.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      2821750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      2821750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 80621.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 80621.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           35                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           35                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data       890216                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total         890216                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data      2087467                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total      2087467                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data 239680287750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total 239680287750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      2977683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      2977683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.701037                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.701037                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 114818.719410                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 114818.719410                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data      1790332                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total      1790332                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data       297135                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total       297135                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  80861550750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  80861550750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.099787                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.099787                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 272137.414811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 272137.414811                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data      1765819                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total       1765819                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data       234421                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total       234421                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  40959656082                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  40959656082                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total      2000240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.117196                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 174726.906216                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 174726.906216                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data       234421                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total       234421                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  40842445582                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  40842445582                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.117196                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 174226.906216                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 174226.906216                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1018.540406                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             3187666                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            531569                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              5.996712                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          268150750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1018.540406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.994668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.994668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses          10487555                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses         10487555                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                 1461075                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles            192792906                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  3023762                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              1147589                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   160                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             2352256                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   28                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              26232387                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  185                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles           2056595                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      14718792                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2955168                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           2352536                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                    196368709                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    376                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.cacheLines                  2054779                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples         198425492                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.132211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            0.903152                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0               192614166     97.07%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                 1129962      0.57%     97.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  536503      0.27%     97.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                 1467501      0.74%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  301702      0.15%     98.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   87296      0.04%     98.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   98816      0.05%     98.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  124030      0.06%     98.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 2065516      1.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total           198425492                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.014893                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.074177                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst      2054697                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total          2054697                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst      2054697                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total         2054697                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           82                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           82                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      1959000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      1959000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      1959000                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      1959000                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst      2054779                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total      2054779                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst      2054779                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total      2054779                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000040                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000040                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 23890.243902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 23890.243902                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 23890.243902                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 23890.243902                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           15                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           67                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      1275500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      1275500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      1275500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      1275500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 19037.313433                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 19037.313433                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 19037.313433                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 19037.313433                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst      2054697                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total        2054697                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           82                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      1959000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      1959000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst      2054779                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total      2054779                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000040                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 23890.243902                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 23890.243902                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      1275500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      1275500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 19037.313433                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 19037.313433                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           60.604257                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs             2054764                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          30668.119403                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          268146750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    60.604257                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.118368                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.118368                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           4109625                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          4109625                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      160                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                    131124                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                22114702                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              26230504                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                  12                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2977983                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                2000512                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   52                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     1501                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                22006229                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             3                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 197                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                26227898                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               26227810                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 18717826                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 27870114                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.132178                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.671609                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         56                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                    861                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  3                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   237                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                237530                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2977117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean           347.372936                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          430.377608                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                861473     28.94%     28.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               20705      0.70%     29.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               22514      0.76%     30.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39               27439      0.92%     31.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               25644      0.86%     32.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               30167      1.01%     33.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               32146      1.08%     34.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               39186      1.32%     35.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               32269      1.08%     36.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               37656      1.26%     37.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             34443      1.16%     39.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             46055      1.55%     40.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             29553      0.99%     41.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             36532      1.23%     42.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             30256      1.02%     43.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             44130      1.48%     45.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169             28121      0.94%     46.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179             37664      1.27%     47.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189             33674      1.13%     48.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199             47486      1.60%     50.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209             36237      1.22%     51.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219             45955      1.54%     53.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229             39851      1.34%     54.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239             51604      1.73%     56.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249             37373      1.26%     57.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259             45974      1.54%     58.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269             32705      1.10%     60.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279             41660      1.40%     61.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             25499      0.86%     62.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299             31847      1.07%     63.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows         1091299     36.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            3790                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2977117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2977778                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                2000334                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     4770                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     3676                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                2054779                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       12                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  19587679250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  19587679250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  19587679250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  49875148750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  19587679250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   160                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 1896669                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               29141204                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  3649665                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles            163737794                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              26231637                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               250039                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                 70688                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                  2496                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents             163017194                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           47207023                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   88554204                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                25756275                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  9750336                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             47192097                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   14854                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  6061458                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                       222959381                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       52459157                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                14712556                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  26222548                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu00.inst                  672                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu00.data                 1308                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.inst                   99                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu01.data                  140                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.inst                   40                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu02.data                   78                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.inst                   46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu03.data                   72                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.inst                   55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu04.data                  107                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.inst                   55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu05.data                  105                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.inst                   57                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu06.data                  106                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.inst                   61                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu07.data                  106                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.inst                   55                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu08.data                  104                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.inst                   49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu09.data                   77                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.inst                   49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu10.data                   77                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.inst                   49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu11.data                   74                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.inst                   50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu12.data                   69                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.inst                   52                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu13.data                   73                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.inst                   49                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu14.data                   75                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.inst                   50                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu15.data                   75                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4134                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu00.inst                 672                       # number of overall hits (Count)
system.l2.overallHits::cpu00.data                1308                       # number of overall hits (Count)
system.l2.overallHits::cpu01.inst                  99                       # number of overall hits (Count)
system.l2.overallHits::cpu01.data                 140                       # number of overall hits (Count)
system.l2.overallHits::cpu02.inst                  40                       # number of overall hits (Count)
system.l2.overallHits::cpu02.data                  78                       # number of overall hits (Count)
system.l2.overallHits::cpu03.inst                  46                       # number of overall hits (Count)
system.l2.overallHits::cpu03.data                  72                       # number of overall hits (Count)
system.l2.overallHits::cpu04.inst                  55                       # number of overall hits (Count)
system.l2.overallHits::cpu04.data                 107                       # number of overall hits (Count)
system.l2.overallHits::cpu05.inst                  55                       # number of overall hits (Count)
system.l2.overallHits::cpu05.data                 105                       # number of overall hits (Count)
system.l2.overallHits::cpu06.inst                  57                       # number of overall hits (Count)
system.l2.overallHits::cpu06.data                 106                       # number of overall hits (Count)
system.l2.overallHits::cpu07.inst                  61                       # number of overall hits (Count)
system.l2.overallHits::cpu07.data                 106                       # number of overall hits (Count)
system.l2.overallHits::cpu08.inst                  55                       # number of overall hits (Count)
system.l2.overallHits::cpu08.data                 104                       # number of overall hits (Count)
system.l2.overallHits::cpu09.inst                  49                       # number of overall hits (Count)
system.l2.overallHits::cpu09.data                  77                       # number of overall hits (Count)
system.l2.overallHits::cpu10.inst                  49                       # number of overall hits (Count)
system.l2.overallHits::cpu10.data                  77                       # number of overall hits (Count)
system.l2.overallHits::cpu11.inst                  49                       # number of overall hits (Count)
system.l2.overallHits::cpu11.data                  74                       # number of overall hits (Count)
system.l2.overallHits::cpu12.inst                  50                       # number of overall hits (Count)
system.l2.overallHits::cpu12.data                  69                       # number of overall hits (Count)
system.l2.overallHits::cpu13.inst                  52                       # number of overall hits (Count)
system.l2.overallHits::cpu13.data                  73                       # number of overall hits (Count)
system.l2.overallHits::cpu14.inst                  49                       # number of overall hits (Count)
system.l2.overallHits::cpu14.data                  75                       # number of overall hits (Count)
system.l2.overallHits::cpu15.inst                  50                       # number of overall hits (Count)
system.l2.overallHits::cpu15.data                  75                       # number of overall hits (Count)
system.l2.overallHits::total                     4134                       # number of overall hits (Count)
system.l2.demandMisses::cpu00.inst               2217                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu00.data            1282346                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.inst                 30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu01.data             531349                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.inst                 25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu02.data             531320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.inst                 25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu03.data             531330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.inst                 12                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu04.data             531336                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.inst                 16                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu05.data             531327                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.inst                 11                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu06.data             531326                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.inst                  6                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu07.data             531320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.inst                  8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu08.data             531322                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu09.data             531320                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu10.data             531319                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.inst                 14                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu11.data             531321                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.inst                 17                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu12.data             531337                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.inst                 21                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu13.data             531333                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.inst                 18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu14.data             531329                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.inst                 18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu15.data             531330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 9254731                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu00.inst              2217                       # number of overall misses (Count)
system.l2.overallMisses::cpu00.data           1282346                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.inst                30                       # number of overall misses (Count)
system.l2.overallMisses::cpu01.data            531349                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.inst                25                       # number of overall misses (Count)
system.l2.overallMisses::cpu02.data            531320                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.inst                25                       # number of overall misses (Count)
system.l2.overallMisses::cpu03.data            531330                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.inst                12                       # number of overall misses (Count)
system.l2.overallMisses::cpu04.data            531336                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.inst                16                       # number of overall misses (Count)
system.l2.overallMisses::cpu05.data            531327                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.inst                11                       # number of overall misses (Count)
system.l2.overallMisses::cpu06.data            531326                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.inst                 6                       # number of overall misses (Count)
system.l2.overallMisses::cpu07.data            531320                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.inst                 8                       # number of overall misses (Count)
system.l2.overallMisses::cpu08.data            531322                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu09.data            531320                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu10.data            531319                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.inst                14                       # number of overall misses (Count)
system.l2.overallMisses::cpu11.data            531321                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.inst                17                       # number of overall misses (Count)
system.l2.overallMisses::cpu12.data            531337                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.inst                21                       # number of overall misses (Count)
system.l2.overallMisses::cpu13.data            531333                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.inst                18                       # number of overall misses (Count)
system.l2.overallMisses::cpu14.data            531329                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.inst                18                       # number of overall misses (Count)
system.l2.overallMisses::cpu15.data            531330                       # number of overall misses (Count)
system.l2.overallMisses::total                9254731                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu00.inst     149707499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu00.data  113063783733                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.inst       1946500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu01.data   60526759899                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.inst       1520250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu02.data   60841851193                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.inst       1752750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu03.data   60912098526                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.inst        754250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu04.data   62179522383                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.inst       1497250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu05.data   60990678632                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.inst        722250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu06.data   60726806617                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.inst        386750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu07.data   60105830018                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.inst        495750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu08.data   61350395644                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.inst        849250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu09.data   60135228388                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.inst        883250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu10.data   61139810925                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.inst        816500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu11.data   60372734041                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.inst       1104000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu12.data   62425412099                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.inst       1384750                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu13.data   60947935615                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.inst       1125999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu14.data   62280355532                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.inst       1492000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu15.data   61355555574                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1029521197817                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu00.inst    149707499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu00.data 113063783733                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.inst      1946500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu01.data  60526759899                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.inst      1520250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu02.data  60841851193                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.inst      1752750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu03.data  60912098526                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.inst       754250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu04.data  62179522383                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.inst      1497250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu05.data  60990678632                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.inst       722250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu06.data  60726806617                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.inst       386750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu07.data  60105830018                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.inst       495750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu08.data  61350395644                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.inst       849250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu09.data  60135228388                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.inst       883250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu10.data  61139810925                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.inst       816500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu11.data  60372734041                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.inst      1104000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu12.data  62425412099                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.inst      1384750                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu13.data  60947935615                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.inst      1125999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu14.data  62280355532                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.inst      1492000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu15.data  61355555574                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1029521197817                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu00.inst             2889                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu00.data          1283654                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.inst              129                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu01.data           531489                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.inst               65                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu02.data           531398                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.inst               71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu03.data           531402                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.inst               67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu04.data           531443                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.inst               71                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu05.data           531432                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.inst               68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu06.data           531432                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.inst               67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu07.data           531426                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.inst               63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu08.data           531426                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.inst               63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu09.data           531397                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.inst               63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu10.data           531396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.inst               63                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu11.data           531395                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.inst               67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu12.data           531406                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.inst               73                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu13.data           531406                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.inst               67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu14.data           531404                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.inst               68                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu15.data           531405                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               9258865                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.inst            2889                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu00.data         1283654                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.inst             129                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu01.data          531489                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.inst              65                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu02.data          531398                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.inst              71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu03.data          531402                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.inst              67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu04.data          531443                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.inst              71                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu05.data          531432                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.inst              68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu06.data          531432                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.inst              67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu07.data          531426                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.inst              63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu08.data          531426                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.inst              63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu09.data          531397                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.inst              63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu10.data          531396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.inst              63                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu11.data          531395                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.inst              67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu12.data          531406                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.inst              73                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu13.data          531406                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.inst              67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu14.data          531404                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.inst              68                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu15.data          531405                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              9258865                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu00.inst         0.767394                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu00.data         0.998981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.inst         0.232558                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu01.data         0.999737                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.inst         0.384615                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu02.data         0.999853                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.inst         0.352113                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu03.data         0.999865                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.inst         0.179104                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu04.data         0.999799                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.inst         0.225352                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu05.data         0.999802                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.inst         0.161765                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu06.data         0.999801                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.inst         0.089552                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu07.data         0.999801                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.inst         0.126984                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu08.data         0.999804                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.inst         0.222222                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu09.data         0.999855                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.inst         0.222222                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu10.data         0.999855                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.inst         0.222222                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu11.data         0.999861                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.inst         0.253731                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu12.data         0.999870                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.inst         0.287671                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu13.data         0.999863                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.inst         0.268657                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu14.data         0.999859                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.inst         0.264706                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu15.data         0.999859                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999554                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu00.inst        0.767394                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu00.data        0.998981                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.inst        0.232558                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu01.data        0.999737                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.inst        0.384615                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu02.data        0.999853                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.inst        0.352113                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu03.data        0.999865                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.inst        0.179104                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu04.data        0.999799                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.inst        0.225352                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu05.data        0.999802                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.inst        0.161765                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu06.data        0.999801                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.inst        0.089552                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu07.data        0.999801                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.inst        0.126984                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu08.data        0.999804                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.inst        0.222222                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu09.data        0.999855                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.inst        0.222222                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu10.data        0.999855                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.inst        0.222222                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu11.data        0.999861                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.inst        0.253731                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu12.data        0.999870                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.inst        0.287671                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu13.data        0.999863                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.inst        0.268657                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu14.data        0.999859                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.inst        0.264706                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu15.data        0.999859                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999554                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu00.inst 67527.063148                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu00.data 88169.482911                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu01.inst 64883.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu01.data 113911.496773                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu02.inst        60810                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu02.data 114510.749065                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu03.inst        70110                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu03.data 114640.804257                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu04.inst 62854.166667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu04.data 117024.862578                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu05.inst 93578.125000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu05.data 114789.345604                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu06.inst 65659.090909                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu06.data 114292.932431                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu07.inst 64458.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu07.data 113125.479971                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu08.inst 61968.750000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu08.data 115467.448447                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu09.inst 60660.714286                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu09.data 113180.810788                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu10.inst 63089.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu10.data 115071.757127                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu11.inst 58321.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu11.data 113627.607493                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu12.inst 64941.176471                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu12.data 117487.417776                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu13.inst 65940.476190                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu13.data 114707.604487                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu14.inst 62555.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu14.data 117216.179678                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu15.inst 82888.888889                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu15.data 115475.421252                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    111242.692826                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu00.inst 67527.063148                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu00.data 88169.482911                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu01.inst 64883.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu01.data 113911.496773                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu02.inst        60810                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu02.data 114510.749065                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu03.inst        70110                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu03.data 114640.804257                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu04.inst 62854.166667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu04.data 117024.862578                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu05.inst 93578.125000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu05.data 114789.345604                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu06.inst 65659.090909                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu06.data 114292.932431                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu07.inst 64458.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu07.data 113125.479971                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu08.inst 61968.750000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu08.data 115467.448447                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu09.inst 60660.714286                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu09.data 113180.810788                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu10.inst 63089.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu10.data 115071.757127                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu11.inst 58321.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu11.data 113627.607493                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu12.inst 64941.176471                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu12.data 117487.417776                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu13.inst 65940.476190                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu13.data 114707.604487                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu14.inst 62555.500000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu14.data 117216.179678                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu15.inst 82888.888889                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu15.data 115475.421252                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   111242.692826                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs           145837053                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets              5072                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             7487949                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                40                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              19.476235                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets           126.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3998902                       # number of writebacks (Count)
system.l2.writebacks::total                   3998902                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu00.data                9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu01.inst               10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu01.data               27                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu02.inst               17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu02.data               23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.inst               12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu03.data               26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu04.inst                6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu04.data               20                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu05.inst                8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu05.data               23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu06.inst                7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu06.data               22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.inst                4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu07.data               25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu08.inst                8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu08.data               23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu09.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu09.data               21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu10.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu10.data               20                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu11.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu11.data               26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu12.inst               13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu12.data               28                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu13.inst               13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu13.data               23                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu14.inst               14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu14.data               21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu15.inst               12                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu15.data               22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   525                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu00.data               9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu01.inst              10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu01.data              27                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu02.inst              17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu02.data              23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.inst              12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu03.data              26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu04.inst               6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu04.data              20                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu05.inst               8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu05.data              23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu06.inst               7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu06.data              22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.inst               4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu07.data              25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu08.inst               8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu08.data              23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu09.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu09.data              21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu10.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu10.data              20                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu11.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu11.data              26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu12.inst              13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu12.data              28                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu13.inst              13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu13.data              23                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu14.inst              14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu14.data              21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu15.inst              12                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu15.data              22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  525                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu00.inst           2217                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu00.data        1282337                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.inst             20                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu01.data         531322                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.inst              8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu02.data         531297                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.inst             13                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu03.data         531304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.inst              6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu04.data         531316                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.inst              8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu05.data         531304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.inst              4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu06.data         531304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.inst              2                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu07.data         531295                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu08.data         531299                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu09.data         531299                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu10.data         531299                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu11.data         531295                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.inst              4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu12.data         531309                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu13.inst              8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu13.data         531310                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu14.inst              4                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu14.data         531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.inst              6                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu15.data         531308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             9254206                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.inst          2217                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu00.data       1282337                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.inst            20                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu01.data        531322                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.inst             8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu02.data        531297                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.inst            13                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu03.data        531304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.inst             6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu04.data        531316                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.inst             8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu05.data        531304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.inst             4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu06.data        531304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.inst             2                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu07.data        531295                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu08.data        531299                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu09.data        531299                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu10.data        531299                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu11.data        531295                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.inst             4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu12.data        531309                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu13.inst             8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu13.data        531310                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu14.inst             4                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu14.data        531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.inst             6                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu15.data        531308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            9254206                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu00.inst    138627499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu00.data 106651605233                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.inst      1209750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu01.data  57868995151                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.inst       520000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu02.data  58184260196                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.inst       936750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu03.data  58254332277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.inst       356750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu04.data  59521655383                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.inst       983000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu05.data  58332859136                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.inst       271750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu06.data  58069147867                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.inst       123250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu07.data  57447937770                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu08.data  58692504148                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu09.data  57477600389                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu10.data  58482228676                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu11.data  57714795042                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.inst       272500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu12.data  59767262102                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu13.inst       617500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu13.data  58290039366                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu14.inst       271750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu14.data  59622836534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.inst       750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu15.data  58697481827                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   983220481596                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.inst    138627499                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu00.data 106651605233                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.inst      1209750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu01.data  57868995151                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.inst       520000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu02.data  58184260196                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.inst       936750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu03.data  58254332277                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.inst       356750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu04.data  59521655383                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.inst       983000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu05.data  58332859136                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.inst       271750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu06.data  58069147867                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.inst       123250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu07.data  57447937770                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu08.data  58692504148                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu09.data  57477600389                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu10.data  58482228676                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu11.data  57714795042                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.inst       272500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu12.data  59767262102                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu13.inst       617500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu13.data  58290039366                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu14.inst       271750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu14.data  59622836534                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.inst       750000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu15.data  58697481827                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  983220481596                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu00.inst     0.767394                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu00.data     0.998974                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.inst     0.155039                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu01.data     0.999686                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.inst     0.123077                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu02.data     0.999810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.inst     0.183099                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu03.data     0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.inst     0.089552                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu04.data     0.999761                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.inst     0.112676                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu05.data     0.999759                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.inst     0.058824                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu06.data     0.999759                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.inst     0.029851                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu07.data     0.999753                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu08.data     0.999761                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu09.data     0.999816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu10.data     0.999817                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu11.data     0.999812                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.inst     0.059701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu12.data     0.999817                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu13.inst     0.109589                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu13.data     0.999819                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu14.inst     0.059701                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu14.data     0.999819                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.inst     0.088235                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu15.data     0.999817                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999497                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.inst     0.767394                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu00.data     0.998974                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.inst     0.155039                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu01.data     0.999686                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.inst     0.123077                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu02.data     0.999810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.inst     0.183099                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu03.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.inst     0.089552                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu04.data     0.999761                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.inst     0.112676                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu05.data     0.999759                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.inst     0.058824                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu06.data     0.999759                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.inst     0.029851                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu07.data     0.999753                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu08.data     0.999761                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu09.data     0.999816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu10.data     0.999817                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu11.data     0.999812                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.inst     0.059701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu12.data     0.999817                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu13.inst     0.109589                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu13.data     0.999819                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu14.inst     0.059701                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu14.data     0.999819                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.inst     0.088235                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu15.data     0.999817                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999497                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu00.inst 62529.318448                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu00.data 83169.716879                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu01.inst 60487.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu01.data 108915.112024                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu02.inst        65000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu02.data 109513.624575                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu03.inst 72057.692308                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu03.data 109644.068701                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu04.inst 59458.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu04.data 112026.845386                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu05.inst       122875                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu05.data 109791.868941                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu06.inst 67937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu06.data 109295.521711                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu07.inst        61625                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu07.data 108128.135537                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu08.data 110469.818592                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu09.data 108183.151839                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu10.data 110074.042443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu11.data 108630.412562                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu12.inst        68125                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu12.data 112490.588531                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu13.inst 77187.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu13.data 109710.036261                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu14.inst 67937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu14.data 112218.970040                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu15.inst       125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu15.data 110477.316033                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 106245.795868                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu00.inst 62529.318448                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu00.data 83169.716879                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu01.inst 60487.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu01.data 108915.112024                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu02.inst        65000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu02.data 109513.624575                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu03.inst 72057.692308                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu03.data 109644.068701                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu04.inst 59458.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu04.data 112026.845386                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu05.inst       122875                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu05.data 109791.868941                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu06.inst 67937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu06.data 109295.521711                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu07.inst        61625                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu07.data 108128.135537                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu08.data 110469.818592                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu09.data 108183.151839                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu10.data 110074.042443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu11.data 108630.412562                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu12.inst        68125                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu12.data 112490.588531                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu13.inst 77187.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu13.data 109710.036261                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu14.inst 67937.500000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu14.data 112218.970040                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu15.inst       125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu15.data 110477.316033                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 106245.795868                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       10400697                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       983523                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         983523                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu00.inst           672                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu01.inst            99                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu02.inst            40                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu03.inst            46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu04.inst            55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu05.inst            55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu06.inst            57                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu07.inst            61                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu08.inst            55                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu09.inst            49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu10.inst            49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu11.inst            49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu12.inst            50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu13.inst            52                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu14.inst            49                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu15.inst            50                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1488                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu00.inst         2217                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu01.inst           30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu02.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu03.inst           25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu04.inst           12                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu05.inst           16                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu06.inst           11                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu07.inst            6                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu08.inst            8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu09.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu10.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu11.inst           14                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu12.inst           17                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu13.inst           21                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu14.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu15.inst           18                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2466                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu00.inst    149707499                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu01.inst      1946500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu02.inst      1520250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu03.inst      1752750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu04.inst       754250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu05.inst      1497250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu06.inst       722250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu07.inst       386750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu08.inst       495750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu09.inst       849250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu10.inst       883250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu11.inst       816500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu12.inst      1104000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu13.inst      1384750                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu14.inst      1125999                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu15.inst      1492000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    166438998                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu00.inst         2889                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu01.inst          129                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu02.inst           65                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu03.inst           71                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu04.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu05.inst           71                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu06.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu07.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu08.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu09.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu10.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu11.inst           63                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu12.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu13.inst           73                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu14.inst           67                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu15.inst           68                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3954                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu00.inst     0.767394                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu01.inst     0.232558                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu02.inst     0.384615                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu03.inst     0.352113                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu04.inst     0.179104                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu05.inst     0.225352                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu06.inst     0.161765                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu07.inst     0.089552                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu08.inst     0.126984                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu09.inst     0.222222                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu10.inst     0.222222                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu11.inst     0.222222                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu12.inst     0.253731                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu13.inst     0.287671                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu14.inst     0.268657                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu15.inst     0.264706                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.623672                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu00.inst 67527.063148                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu01.inst 64883.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu02.inst        60810                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu03.inst        70110                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu04.inst 62854.166667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu05.inst 93578.125000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu06.inst 65659.090909                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu07.inst 64458.333333                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu08.inst 61968.750000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu09.inst 60660.714286                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu10.inst 63089.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu11.inst 58321.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu12.inst 64941.176471                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu13.inst 65940.476190                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu14.inst 62555.500000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu15.inst 82888.888889                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 67493.510949                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu01.inst           10                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu02.inst           17                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu03.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu04.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu05.inst            8                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu06.inst            7                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu07.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu08.inst            8                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu09.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu10.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu11.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu12.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu13.inst           13                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu14.inst           14                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu15.inst           12                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            166                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu00.inst         2217                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu01.inst           20                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu02.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu03.inst           13                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu04.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu05.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu06.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu12.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu13.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu14.inst            4                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu15.inst            6                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2300                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu00.inst    138627499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu01.inst      1209750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu02.inst       520000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu03.inst       936750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu04.inst       356750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu05.inst       983000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu06.inst       271750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu07.inst       123250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu12.inst       272500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu13.inst       617500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu14.inst       271750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu15.inst       750000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    144940499                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu00.inst     0.767394                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu01.inst     0.155039                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu02.inst     0.123077                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu03.inst     0.183099                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu04.inst     0.089552                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu05.inst     0.112676                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu06.inst     0.058824                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu07.inst     0.029851                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu12.inst     0.059701                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu13.inst     0.109589                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu14.inst     0.059701                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu15.inst     0.088235                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.581689                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu00.inst 62529.318448                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu01.inst 60487.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu02.inst        65000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu03.inst 72057.692308                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu04.inst 59458.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu05.inst       122875                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu06.inst 67937.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu07.inst        61625                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu12.inst        68125                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu13.inst 77187.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu14.inst 67937.500000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu15.inst       125000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 63017.608261                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu00.data              351                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu01.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu02.data                9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu03.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu04.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu05.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu06.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu07.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu08.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu09.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu10.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu11.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu12.data                9                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu13.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu14.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu15.data                8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   473                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu00.data         236511                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu01.data         234405                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu02.data         234386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu03.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu04.data         234393                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu05.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu06.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu07.data         234386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu08.data         234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu09.data         234388                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu10.data         234387                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu11.data         234386                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu12.data         234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu13.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu14.data         234389                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu15.data         234390                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3752352                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu00.data  27737709839                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu01.data  26454640636                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu02.data  27443559884                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu03.data  26550881987                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu04.data  27777416803                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu05.data  26498097402                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu06.data  27479204124                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu07.data  26080915979                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu08.data  27827841491                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu09.data  26168017629                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu10.data  27592261679                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu11.data  26136471136                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu12.data  28057628763                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu13.data  26478699079                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu14.data  27673829252                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu15.data  26372416049                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   432329591732                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu00.data       236862                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu01.data       234413                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu02.data       234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu03.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu04.data       234401                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu05.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu06.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu07.data       234394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu08.data       234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu09.data       234396                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu10.data       234395                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu11.data       234394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu12.data       234399                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu13.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu14.data       234397                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu15.data       234398                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3752825                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu00.data     0.998518                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu01.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu02.data     0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu03.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu04.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu05.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu06.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu07.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu08.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu09.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu10.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu11.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu12.data     0.999962                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu13.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu14.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu15.data     0.999966                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999874                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu00.data 117278.730541                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu01.data 112858.687468                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu02.data 117087.026887                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu03.data 113277.480020                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu04.data 118507.876955                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu05.data 113052.278282                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu06.data 117237.601270                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu07.data 111273.352414                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu08.data 118726.044921                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu09.data 111644.016029                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu10.data 117720.955851                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu11.data 111510.376627                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu12.data 119704.888276                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu13.data 112969.034720                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu14.data 118067.952216                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu15.data 112515.107509                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 115215.627887                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu00.data       236511                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu01.data       234405                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu02.data       234386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu03.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu04.data       234393                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu05.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu06.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu07.data       234386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu08.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu09.data       234388                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu10.data       234387                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu11.data       234386                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu12.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu13.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu14.data       234389                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu15.data       234390                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3752352                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu00.data  26555154839                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu01.data  25282615636                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu02.data  26271629884                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu03.data  25378941987                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu04.data  26605451803                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu05.data  25326157402                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu06.data  26307259124                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu07.data  24908985979                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu08.data  26655906491                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu09.data  24996077629                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu10.data  26420326679                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu11.data  24964541136                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu12.data  26885678763                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu13.data  25306754079                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu14.data  26501884252                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu15.data  25200466049                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 413567831732                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu00.data     0.998518                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu01.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu02.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu03.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu04.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu05.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu06.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu07.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu08.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu09.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu10.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu11.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu12.data     0.999962                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu13.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu14.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu15.data     0.999966                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999874                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu00.data 112278.730541                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu01.data 107858.687468                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu02.data 112087.026887                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu03.data 108277.480020                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu04.data 113507.876955                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu05.data 108052.278282                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu06.data 112237.601270                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu07.data 106273.352414                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu08.data 113726.044921                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu09.data 106644.016029                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu10.data 112720.955851                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu11.data 106510.376627                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu12.data 114704.888276                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu13.data 107969.034720                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu14.data 113067.952216                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu15.data 107515.107509                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 110215.627887                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu00.data          957                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu01.data          132                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu02.data           69                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu03.data           64                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu04.data           99                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu05.data           97                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu06.data           98                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu07.data           98                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu08.data           96                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu09.data           69                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu10.data           69                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu11.data           66                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu12.data           60                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu13.data           65                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu14.data           67                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu15.data           67                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2173                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu00.data      1045835                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu01.data       296944                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu02.data       296934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu03.data       296942                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu04.data       296943                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu05.data       296939                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu06.data       296937                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu07.data       296934                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu08.data       296935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu09.data       296932                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu10.data       296932                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu11.data       296935                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu12.data       296947                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu13.data       296944                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu14.data       296940                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu15.data       296940                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         5499913                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu00.data  85326073894                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu01.data  34072119263                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu02.data  33398291309                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu03.data  34361216539                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu04.data  34402105580                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu05.data  34492581230                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu06.data  33247602493                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu07.data  34024914039                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu08.data  33522554153                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu09.data  33967210759                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu10.data  33547549246                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu11.data  34236262905                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu12.data  34367783336                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu13.data  34469236536                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu14.data  34606526280                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu15.data  34983139525                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 597025167087                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu00.data      1046792                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu01.data       297076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu02.data       297003                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu03.data       297006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu04.data       297042                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu05.data       297036                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu06.data       297035                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu07.data       297032                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu08.data       297031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu09.data       297001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu10.data       297001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu11.data       297001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu12.data       297007                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu13.data       297009                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu14.data       297007                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu15.data       297007                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       5502086                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu00.data     0.999086                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu01.data     0.999556                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu02.data     0.999768                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu03.data     0.999785                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu04.data     0.999667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu05.data     0.999673                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu06.data     0.999670                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu07.data     0.999670                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu08.data     0.999677                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu09.data     0.999768                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu10.data     0.999768                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu11.data     0.999778                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu12.data     0.999798                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu13.data     0.999781                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu14.data     0.999774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu15.data     0.999774                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999605                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu00.data 81586.554183                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu01.data 114742.575243                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu02.data 112477.154213                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu03.data 115716.929700                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu04.data 115854.239972                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu05.data 116160.495017                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu06.data 111968.540441                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu07.data 114587.464012                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu08.data 112895.260421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu09.data 114393.904190                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu10.data 112980.578873                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu11.data 115298.846229                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu12.data 115737.095630                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu13.data 116079.922598                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu14.data 116543.834714                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu15.data 117812.149003                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 108551.747471                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu00.data            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu01.data           27                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu02.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu03.data           26                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu04.data           20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu05.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu06.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu07.data           25                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu08.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu09.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu10.data           20                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu11.data           26                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu12.data           28                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu13.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu14.data           21                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu15.data           22                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           359                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu00.data      1045826                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu01.data       296917                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu02.data       296911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu03.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu04.data       296923                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu05.data       296916                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu06.data       296915                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu07.data       296909                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu08.data       296912                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu09.data       296911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu10.data       296912                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu11.data       296909                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu12.data       296919                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu13.data       296921                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu14.data       296919                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu15.data       296918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      5499554                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu00.data  80096450394                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu01.data  32586379515                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu02.data  31912630312                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu03.data  32875390290                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu04.data  32916203580                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu05.data  33006701734                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu06.data  31761888743                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu07.data  32538951791                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu08.data  32036597657                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu09.data  32481522760                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu10.data  32061901997                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu11.data  32750253906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu12.data  32881583339                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu13.data  32983285287                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu14.data  33120952282                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu15.data  33497015778                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 569507709365                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu00.data     0.999077                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu01.data     0.999465                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu02.data     0.999690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu03.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu04.data     0.999599                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu05.data     0.999596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu06.data     0.999596                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu07.data     0.999586                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu08.data     0.999599                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu09.data     0.999697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu10.data     0.999700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu11.data     0.999690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu12.data     0.999704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu13.data     0.999704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu14.data     0.999704                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu15.data     0.999700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999540                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu00.data 76586.784412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu01.data 109749.120175                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu02.data 107482.142164                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu03.data 110722.865356                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu04.data 110857.709170                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu05.data 111165.116511                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu06.data 106973.001509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu07.data 109592.339037                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu08.data 107899.302342                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu09.data 109398.179118                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu10.data 107984.527392                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu11.data 110304.012024                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu12.data 110742.604343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu13.data 111084.380313                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu14.data 111548.780246                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu15.data 112815.712682                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 103555.253638                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu00.data              74                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu01.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu02.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu03.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu04.data               7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu05.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu06.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu07.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu08.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu09.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu10.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu11.data               4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu12.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu13.data               5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu14.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu15.data               6                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  149                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu00.data             1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu00.data        19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         19250                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu00.data           75                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu01.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu02.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu03.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu04.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu05.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu06.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu07.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu08.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu09.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu10.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu11.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu12.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu13.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu14.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu15.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              150                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu00.data     0.013333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.006667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu00.data        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        19250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu00.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu00.data        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        14250                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu00.data     0.013333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.006667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu00.data        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        14250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2309                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2309                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2309                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2309                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      3999641                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3999641                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3999641                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3999641                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32613.487533                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     17504287                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10433465                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.677706                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    1957.568612                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.inst      10.331250                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu00.data   10659.147574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.inst       0.056471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu01.data    1328.288904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.inst       0.024566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu02.data    1328.090574                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.inst       0.123248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu03.data    1395.255294                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.inst       0.012096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu04.data    1332.303566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.inst       0.012454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu05.data    1373.397579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.inst       0.006307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu06.data    1238.694687                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.inst       0.004443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu07.data    1159.470753                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu08.data    1152.884458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu09.data    1229.635215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu10.data    1546.643619                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu11.data    1409.713115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.inst       0.006338                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu12.data    1380.404907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.inst       0.011990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu13.data    1363.255175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.inst       0.007816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu14.data    1320.820338                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.inst       0.010390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu15.data    1427.305796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.059740                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.inst           0.000315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu00.data           0.325291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.inst           0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu01.data           0.040536                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.inst           0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu02.data           0.040530                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.inst           0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu03.data           0.042580                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu04.data           0.040659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu05.data           0.041913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu06.data           0.037802                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu07.data           0.035384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu08.data           0.035183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu09.data           0.037525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu10.data           0.047200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu11.data           0.043021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu12.data           0.042127                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu13.data           0.041603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu14.data           0.040308                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.inst           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu15.data           0.043558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995285                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  404                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3133                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                29231                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  158340153                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 158340153                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples   1999495.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples      1106.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    641029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples    265674.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples    265650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples    265663.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples    265650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples    265678.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples    265642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples    265673.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples    265650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples    265659.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples    265650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples    265659.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples    265645.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples    265678.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples    265645.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples    265682.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000156871492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds       123610                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds       123610                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            8587713                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1885186                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    4627127                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                   1999495                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  4627127                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1999495                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    52                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      5.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     56.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6              4627127                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6             1999495                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 175202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 305876                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 555549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 737986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 898463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 757058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 482802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 288345                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 186028                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 118826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 66429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 32359                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 14544                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                  5557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                  1590                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                   382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                    56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                    19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                  2001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                  2796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                 16380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                 48877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                 86920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                113859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                130156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                138726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                143816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                146286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                147017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                148474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                147582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                145209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                147409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                143107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                136797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                132927                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                 10759                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                  5264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                  2502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                  1247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                   658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                   330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                   174                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                    83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                    45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples       123610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     34.562479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    31.464564                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    44.735910                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-255       123585     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-511           19      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::512-767            5      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::14848-15103            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total       123610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples       123610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     16.175415                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    16.140780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     1.269919                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16          119845     96.95%     96.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             442      0.36%     97.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18             700      0.57%     97.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             476      0.39%     98.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20             384      0.31%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             314      0.25%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             235      0.19%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             184      0.15%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             142      0.11%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             141      0.11%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26              87      0.07%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27             102      0.08%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             101      0.08%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              59      0.05%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30              67      0.05%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31              70      0.06%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             217      0.18%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33              33      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34               4      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total       123610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys              296136128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys           127967680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             4263231666.87080431                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1842246906.50372005                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  69462594250                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     10482.35                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        70784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data     41025856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data     17003136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data     17001600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data     17002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data     17001600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data     17003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data     17001088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data     17003072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data     17001600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data     17002176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data     17001600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data     17002176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data     17001280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data     17003392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data     17001280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data     17003648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks    127964352                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 1019019.841806613375                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 590615976.648690342903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 8292.204860994141                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 244780359.359973073006                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 2764.068286998047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 244758246.813677072525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 6449.492669662111                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 244770224.442920744419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 3685.424382664063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 244758246.813677072525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 4606.780478330079                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 244784044.784355729818                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 244750875.964911758900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 921.356095666016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 244779438.003877401352                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 244758246.813677072525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 244766539.018538087606                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 244758246.813677072525                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 244766539.018538087606                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 244753640.033198744059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 2764.068286998047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 244784044.784355729818                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 244753640.033198744059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 3685.424382664063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 244787730.208738386631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1842198995.986745595932                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst         1106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       641081                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst            9                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data       265674                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data       265650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data       265663                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data       265650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data       265678                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data       265642                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data       265673                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data       265650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data       265659                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data       265650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data       265659                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data       265645                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data       265678                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data       265645                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data       265682                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1999495                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     28447660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  25842219729                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst       185748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data  15663443984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst        80796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data  15458586999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst       212232                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data  15817807363                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst        87378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data  16149677382                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst       156428                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data  15453517418                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data  15173813861                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst        17492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data  15166305262                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data  15399490354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data  14943701378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data  15225306887                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data  15507899176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data  16107583791                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst       113446                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data  15746701720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data  16016923423                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst       126608                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data  15709976786                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 2960556965003                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     25721.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     40310.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     20638.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data     58957.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     26932.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data     58191.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     30318.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data     59540.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     21844.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data     60793.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     31285.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data     58166.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data     57121.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     17492.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data     57086.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data     57969.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data     56251.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data     57313.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data     58375.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data     60635.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst     37815.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data     59269.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data     60294.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data     59130.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   1480652.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        70784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data     41029184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data     17003136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data     17001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data     17002432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data     17001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data     17003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data     17001088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data     17003072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data     17001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data     17002176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data     17001600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data     17002176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data     17001280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data     17003392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data     17001280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data     17003648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total     296136128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        70784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        73472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks    127967680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total    127967680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst         1106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data       641081                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data       265674                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data       265650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data       265663                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data       265650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data       265678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data       265642                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data       265673                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data       265650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data       265659                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data       265650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data       265659                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data       265645                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data       265678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data       265645                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data       265682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        4627127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks      1999495                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total       1999495                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst      1019020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    590663887                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst         8292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data    244780359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst         2764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data    244758247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst         6449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data    244770224                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst         3685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data    244758247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst         4607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data    244784045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data    244750876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst          921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data    244779438                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data    244758247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data    244766539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data    244758247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data    244766539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data    244753640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst         2764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data    244784045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data    244753640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst         3685                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data    244787730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       4263231667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst      1019020                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst         8292                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst         2764                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst         6449                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst         3685                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst         4607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst          921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst         2764                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst         3685                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      1057717                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1842246907                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1842246907                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1842246907                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst      1019020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    590663887                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst         8292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data    244780359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst         2764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data    244758247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst         6449                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data    244770224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst         3685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data    244758247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst         4607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data    244784045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data    244750876                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst          921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data    244779438                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data    244758247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data    244766539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data    244758247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data    244766539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data    244753640                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst         2764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data    244784045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data    244753640                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst         3685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data    244787730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      6105478573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             4627075                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1999443                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       143570                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       144880                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       145541                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       145447                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       145410                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       145512                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       145476                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       145546                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       145566                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       145592                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       145512                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       145570                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       145453                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       145437                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       145578                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       145410                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::16       145392                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::17       145380                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::18       144783                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::19       143532                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::20       143602                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::21       143433                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::22       143504                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::23       143579                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::24       143345                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::25       143491                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::26       143543                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::27       143391                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::28       143499                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::29       143489                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::30       143640                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::31       143972                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        61931                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        62571                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        63029                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        62978                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        62944                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        62987                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        63004                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        62954                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        63007                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        62961                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        62930                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        62980                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        62934                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        62920                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        63016                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        62916                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::16        62939                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::17        62885                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::18        62368                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::19        61900                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::20        61947                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::21        61810                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::22        61891                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::23        61965                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::24        61763                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::25        61889                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::26        61920                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::27        61802                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::28        61933                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::29        61919                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::30        62053                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::31        62397                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           178475777313                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat          15417413900                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      259412573213                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               38572.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          56064.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1751625                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits           1461343                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           37.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          73.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      3413531                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   124.239212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    87.937495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   163.507601                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127      2654229     77.76%     77.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255       362563     10.62%     88.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383       125911      3.69%     92.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511       138547      4.06%     96.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639        46937      1.38%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767        10186      0.30%     97.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895         7257      0.21%     98.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023        20933      0.61%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151        46968      1.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      3413531                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead            296132800                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten         127964352                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            4263.183756                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1842.198996                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  31.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              22.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              9.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              48.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   5374832246.784156                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   7145737393.267753                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  9781789718.399181                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy 3781280002.751980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 12358953812.249458                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 58047001292.247444                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 744248869.324795                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 97233843335.026062                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower  1399.796785                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    823321987                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3122350000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  65517156013                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy   5271183642.816173                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy   7007925464.098176                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy  9681153588.959150                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy 3733618514.975986                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 12358953812.249458                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy 57994689697.258499                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy 784443089.203207                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy 96831967809.562378                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower  1394.011309                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    884714242                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   3122350000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  65455763758                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1999407.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples      1110.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    641196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        11.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples    265648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples    265647.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples    265641.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples    265666.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples    265626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples    265662.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples    265622.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples    265649.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples    265640.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples    265649.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples    265636.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples    265664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples    265632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples    265663.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples    265626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000162653652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds       123612                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds       123612                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            8579987                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1885525                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    4627078                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                   1999407                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  4627078                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1999407                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    60                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      5.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     58.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6              4627078                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6             1999407                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 175189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 306489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 555535                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 741067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 896650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 753016                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 477430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 285471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 186816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 121874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 69560                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 34605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 15211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                  5838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                  1740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                   444                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                    62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                  1945                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                  2762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                 16802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                 47632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                 84932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                113268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                130027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                138937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                144131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                146720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                147088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                148380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                147578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                145059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                147475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                143445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                136882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                133092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                 11419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                  5712                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                  2893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                  1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                   778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                   386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                   195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                   125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                    74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples       123612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     34.559460                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    31.454700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    44.448384                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-255       123585     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-511           20      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::512-767            6      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::14592-14847            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total       123612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples       123612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     16.174368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    16.139957                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     1.264252                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16          119877     96.98%     96.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             466      0.38%     97.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18             708      0.57%     97.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             411      0.33%     98.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20             354      0.29%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             298      0.24%     98.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22             260      0.21%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             203      0.16%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             155      0.13%     99.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             133      0.11%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             111      0.09%     99.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              78      0.06%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             100      0.08%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              86      0.07%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30              61      0.05%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31              66      0.05%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             199      0.16%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33              38      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35               3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total       123612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   3840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys              296132992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys           127962048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             4263186520.42211676                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1842165827.16730142                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  69462681500                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     10482.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        71040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data     41036544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data     17001472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data     17001408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data     17001024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data     17002624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data     17000064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data     17002368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data     16999808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data     17001536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data     17000960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data     17001536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data     17000704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data     17002496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data     17000448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data     17002432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data     17000064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks    127958144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 1022705.266189277405                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 590769843.116666674614                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 10134.917052326173                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 244756404.101485759020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 4606.780478330079                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 244755482.745390087366                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 5528.136573996095                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 244749954.608816087246                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 244772988.511207729578                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 2764.068286998047                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 244736134.267381101847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 244769303.086825072765                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 921.356095666016                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 244732448.842998445034                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 244757325.457581400871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 244749033.252720415592                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 244757325.457581400871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 244745347.828337758780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 244771145.799016416073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 4606.780478330079                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 244741662.403955101967                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 244770224.442920744419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 1842.712191332031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 244736134.267381101847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1842109624.445465803146                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst         1110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       641256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           11                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data       265648                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data       265647                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data       265641                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data       265666                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data       265626                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data       265662                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data       265622                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data       265649                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data       265640                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data       265649                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data       265636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data       265664                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data       265632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data       265663                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data       265626                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1999407                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     28906161                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  26091858316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst       297362                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data  15630020468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst       146350                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data  15520697377                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst       204072                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data  15667254585                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst        49144                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data  16154845981                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst       469276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data  15470287468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data  15148454339                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data  14932618011                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data  15441595200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data  15072766177                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data  15261600012                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data  15469176549                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data  16214288554                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst       200740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data  15698667159                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst        63304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data  16205847459                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst       405584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data  16048109025                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 2961672936736                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     26041.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     40688.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     27032.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data     58837.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     29270.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data     58426.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     34012.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data     58979.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     24572.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data     60808.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst    156425.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data     58240.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data     57021.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data     56217.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data     58127.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data     56741.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data     57450.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data     58234.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data     61033.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     40148.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data     59099.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data     61001.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst    202792.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data     60416.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   1481275.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        71040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data     41040384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data     17001472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data     17001408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data     17001024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data     17002624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data     17000064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data     17002368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data     16999808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data     17001536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data     17000960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data     17001536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data     17000704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data     17002496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data     17000448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data     17002432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data     17000064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total     296132992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        71040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        73664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks    127962048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total    127962048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst         1110                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data       641256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data       265648                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data       265647                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data       265641                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data       265666                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data       265626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data       265662                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data       265622                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data       265649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data       265640                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data       265649                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data       265636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data       265664                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data       265632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data       265663                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data       265626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        4627078                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks      1999407                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total       1999407                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst      1022705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    590825124                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst        10135                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data    244756404                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst         4607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data    244755483                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst         5528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data    244749955                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data    244772989                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst         2764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data    244736134                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data    244769303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst          921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data    244732449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data    244757325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data    244749033                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data    244757325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data    244745348                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data    244771146                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst         4607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data    244741662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data    244770224                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst         1843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data    244736134                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       4263186520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst      1022705                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst        10135                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst         4607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst         5528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst         2764                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst          921                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst         4607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst         1843                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      1060481                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1842165827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1842165827                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1842165827                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst      1022705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    590825124                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst        10135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data    244756404                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst         4607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data    244755483                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst         5528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data    244749955                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data    244772989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst         2764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data    244736134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data    244769303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst          921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data    244732449                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data    244757325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data    244749033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data    244757325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data    244745348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data    244771146                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst         4607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data    244741662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data    244770224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst         1843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data    244736134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      6105352348                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             4627018                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1999346                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       143548                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       144896                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       145543                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       145430                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       145407                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       145515                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       145503                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       145530                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       145561                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       145572                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       145493                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       145565                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       145456                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       145434                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       145564                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       145404                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::16       145374                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::17       145381                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::18       144774                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::19       143538                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::20       143584                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::21       143411                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::22       143514                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::23       143580                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::24       143342                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::25       143491                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::26       143538                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::27       143380                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::28       143483                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::29       143487                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::30       143629                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::31       144091                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        61908                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        62575                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        63019                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        62954                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        62941                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        62985                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        63016                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        62944                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        63007                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        62939                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        62913                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        62980                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        62940                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        62911                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        63002                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        62908                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::16        62922                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::17        62881                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::18        62371                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::19        61905                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::20        61937                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::21        61792                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::22        61890                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::23        61946                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::24        61766                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::25        61894                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::26        61923                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::27        61787                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::28        61916                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::29        61915                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::30        62040                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::31        62519                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           179123188077                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat          15417223976                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      260058986933                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               38712.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          56204.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1752727                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits           1461912                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           37.88                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          73.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      3411706                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   124.302762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    87.949227                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   163.671560                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127      2652346     77.74%     77.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255       362682     10.63%     88.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383       124345      3.64%     92.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511       140350      4.11%     96.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639        46660      1.37%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767        10002      0.29%     97.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895         7234      0.21%     98.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023        20963      0.61%     98.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151        47124      1.38%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      3411706                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead            296129152                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten         127958144                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            4263.131239                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1842.109624                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  31.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              22.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              9.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              48.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   5369274630.720159                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   7138348613.962208                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  9781457419.371994                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy 3780828983.231972                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 12358953812.249458                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 58039036647.380249                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 750368596.454399                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 97218268703.371796                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower  1399.572570                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    832305224                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3122350000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  65508172776                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy   5271049536.480174                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy   7007747171.443768                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy  9681246127.928789                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy 3733704960.383973                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 12358953812.249458                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy 58011857491.392876                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy 771252015.744011                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy 96835811115.624603                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower  1394.066638                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    865421881                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   3122350000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  65475056119                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             5501853                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3998902                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           5196637                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               216                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3752353                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3752352                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        5501853                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls0.port     13852237                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls1.port     13851929                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     27704166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                27704166                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls0.port    424103808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls1.port    424095040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    848198848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                848198848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              216                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            9254422                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  9254422    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              9254422                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy        18803061203                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.3                       # Layer utilization (Ratio)
system.membus.reqLayer33.occupancy        18799240203                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer33.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        46596976908                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       18449961                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9206747                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            5512292                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            5                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      7998543                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2387                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         11645543                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              365                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             365                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3753482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3753482                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4029                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       5508269                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port         8172                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port      3858679                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port          269                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port      1593703                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port          135                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port      1593428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port          145                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port      1593437                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port      1593474                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port          146                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port      1593453                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port          140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port      1593450                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port      1593440                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port          130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port      1593439                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port          130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port      1593425                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port          130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port      1593422                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port          130                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port      1593422                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port      1593448                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port          150                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port      1593453                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port      1593444                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port          140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port      1593449                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               27770935                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu00.icache.mem_side_port::system.l2.cpu_side_port       337216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu00.dcache.mem_side_port::system.l2.cpu_side_port     98349248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.icache.mem_side_port::system.l2.cpu_side_port         8640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu01.dcache.mem_side_port::system.l2.cpu_side_port     50003136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.icache.mem_side_port::system.l2.cpu_side_port         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu02.dcache.mem_side_port::system.l2.cpu_side_port     49994432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.icache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu03.dcache.mem_side_port::system.l2.cpu_side_port     49994752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu04.dcache.mem_side_port::system.l2.cpu_side_port     49998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.icache.mem_side_port::system.l2.cpu_side_port         4544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu05.dcache.mem_side_port::system.l2.cpu_side_port     49997376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu06.dcache.mem_side_port::system.l2.cpu_side_port     49997632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu07.dcache.mem_side_port::system.l2.cpu_side_port     49996992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu08.dcache.mem_side_port::system.l2.cpu_side_port     49996992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu09.dcache.mem_side_port::system.l2.cpu_side_port     49994176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu10.dcache.mem_side_port::system.l2.cpu_side_port     49994240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.icache.mem_side_port::system.l2.cpu_side_port         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu11.dcache.mem_side_port::system.l2.cpu_side_port     49994240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu12.dcache.mem_side_port::system.l2.cpu_side_port     49994944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.icache.mem_side_port::system.l2.cpu_side_port         4672                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu13.dcache.mem_side_port::system.l2.cpu_side_port     49994816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.icache.mem_side_port::system.l2.cpu_side_port         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu14.dcache.mem_side_port::system.l2.cpu_side_port     49995136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.icache.mem_side_port::system.l2.cpu_side_port         4352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu15.dcache.mem_side_port::system.l2.cpu_side_port     49994816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               848697088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10407827                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 256372288                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          23823190                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.094225                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.318969                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                21612046     90.72%     90.72% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 2206782      9.26%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     658      0.00%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     250      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     257      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     251      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     242      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     238      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                     241      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                     236      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                    231      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                    232      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                    236      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                    219      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                    231      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                    782      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                     56      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::33                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::34                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::35                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::36                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::37                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::38                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::39                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::40                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::41                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::42                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::43                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::44                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::45                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::46                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::47                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::48                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::49                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::50                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::51                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::52                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::53                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::54                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::55                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::56                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::57                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::58                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::59                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::60                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::61                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::62                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::63                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::64                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              18                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            23823190                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69462828000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        10363918339                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2177247                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         966087084                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            58437                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        398699624                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            55456                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        398699947                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            58930                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        398697191                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            56677                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        398694426                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            55466                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        398693864                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer32.occupancy            53429                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer33.occupancy        398692680                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer36.occupancy            53910                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer37.occupancy        398695639                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            104719                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer40.occupancy            53685                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer41.occupancy        398695143                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer41.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer44.occupancy            53663                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer45.occupancy        398694632                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer48.occupancy            56684                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer49.occupancy        398700864                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer49.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         398768892                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer52.occupancy            60915                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer53.occupancy        398702933                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer53.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer56.occupancy            56682                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer57.occupancy        398699871                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer57.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer60.occupancy            56922                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer61.occupancy        398699484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer61.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             57181                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         398697582                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      25999865                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     12576891                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        22551                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         2189455                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      2188896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          559                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
