INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/13/1_2_3_5/soft_processor/soft_processor.srcs/sources_1/imports/Resources/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/13/1_2_3_5/soft_processor/soft_processor.srcs/sources_1/imports/Resources/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/13/1_2_3_5/soft_processor/soft_processor.srcs/sources_1/new/soft_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soft_processor
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module condition
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/13/1_2_3_5/soft_processor/soft_processor.srcs/sim_1/new/tb_soft_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_soft_processor
