#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x631dda262560 .scope module, "Subtractor" "Subtractor" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Diff";
    .port_info 3 /OUTPUT 1 "Overflow";
L_0x631dda30c9a0 .functor XOR 1, L_0x631dda30ca10, L_0x631dda30cab0, C4<0>, C4<0>;
L_0x631dda30ccc0 .functor XOR 1, L_0x631dda30cb50, L_0x631dda30cc20, C4<0>, C4<0>;
L_0x631dda30cd30 .functor AND 1, L_0x631dda30c9a0, L_0x631dda30ccc0, C4<1>, C4<1>;
o0x772caf6a8018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda2b2100_0 .net/s "A", 31 0, o0x772caf6a8018;  0 drivers
o0x772caf6a8048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda262110_0 .net/s "B", 31 0, o0x772caf6a8048;  0 drivers
v0x631dda27e3f0_0 .net/s "Diff", 31 0, L_0x631dda30c900;  1 drivers
v0x631dda25ca50_0 .net "Overflow", 0 0, L_0x631dda30cd30;  1 drivers
v0x631dda27b8d0_0 .net *"_ivl_11", 0 0, L_0x631dda30cc20;  1 drivers
v0x631dda26c5b0_0 .net *"_ivl_12", 0 0, L_0x631dda30ccc0;  1 drivers
v0x631dda25adf0_0 .net *"_ivl_3", 0 0, L_0x631dda30ca10;  1 drivers
v0x631dda0ddcf0_0 .net *"_ivl_5", 0 0, L_0x631dda30cab0;  1 drivers
v0x631dda0dddd0_0 .net *"_ivl_6", 0 0, L_0x631dda30c9a0;  1 drivers
v0x631dda0dde90_0 .net *"_ivl_9", 0 0, L_0x631dda30cb50;  1 drivers
L_0x631dda30c900 .arith/sub 32, o0x772caf6a8018, o0x772caf6a8048;
L_0x631dda30ca10 .part o0x772caf6a8018, 31, 1;
L_0x631dda30cab0 .part o0x772caf6a8048, 31, 1;
L_0x631dda30cb50 .part L_0x631dda30c900, 31, 1;
L_0x631dda30cc20 .part o0x772caf6a8018, 31, 1;
S_0x631dda292ee0 .scope module, "load_instr" "load_instr" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData";
    .port_info 1 /INPUT 2 "load";
    .port_info 2 /OUTPUT 32 "ReadDatap";
o0x772caf6a82b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda0de030_0 .net "ReadData", 31 0, o0x772caf6a82b8;  0 drivers
v0x631dda12c370_0 .var "ReadDatap", 31 0;
o0x772caf6a8318 .functor BUFZ 2, C4<zz>; HiZ drive
v0x631dda12c450_0 .net "load", 1 0, o0x772caf6a8318;  0 drivers
E_0x631dda17ec90 .event edge, v0x631dda12c450_0, v0x631dda0de030_0;
S_0x631dda293260 .scope module, "mux3" "mux3" 4 4;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 8 "y";
P_0x631dda1c1ff0 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x631dda12c590_0 .net *"_ivl_1", 0 0, L_0x631dda30cda0;  1 drivers
v0x631dda12c670_0 .net *"_ivl_3", 0 0, L_0x631dda30ce40;  1 drivers
v0x631dda12c750_0 .net *"_ivl_4", 7 0, L_0x631dda30cee0;  1 drivers
o0x772caf6a8468 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x631dda11bf60_0 .net "d0", 7 0, o0x772caf6a8468;  0 drivers
o0x772caf6a8498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x631dda11c020_0 .net "d1", 7 0, o0x772caf6a8498;  0 drivers
o0x772caf6a84c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x631dda11c100_0 .net "d2", 7 0, o0x772caf6a84c8;  0 drivers
o0x772caf6a84f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x631dda11c1e0_0 .net "sel", 1 0, o0x772caf6a84f8;  0 drivers
v0x631dda11c2c0_0 .net "y", 7 0, L_0x631dda30cf80;  1 drivers
L_0x631dda30cda0 .part o0x772caf6a84f8, 1, 1;
L_0x631dda30ce40 .part o0x772caf6a84f8, 0, 1;
L_0x631dda30cee0 .functor MUXZ 8, o0x772caf6a8468, o0x772caf6a8498, L_0x631dda30ce40, C4<>;
L_0x631dda30cf80 .functor MUXZ 8, L_0x631dda30cee0, o0x772caf6a84c8, L_0x631dda30cda0, C4<>;
S_0x631dda278cb0 .scope module, "tb" "tb" 5 3;
 .timescale -9 -9;
P_0x631dda2ddc30 .param/l "ADD" 1 5 49, C4<00000000000000000000000000110100>;
P_0x631dda2ddc70 .param/l "ADDI" 1 5 39, C4<00000000000000000000000000010000>;
P_0x631dda2ddcb0 .param/l "ADDI_x0" 1 5 38, C4<00000000000000000000000000001000>;
P_0x631dda2ddcf0 .param/l "AND" 1 5 58, C4<00000000000000000000000001011000>;
P_0x631dda2ddd30 .param/l "ANDI" 1 5 47, C4<00000000000000000000000000110000>;
P_0x631dda2ddd70 .param/l "AUIPC" 1 5 61, C4<00000000000000000000000001100000>;
P_0x631dda2dddb0 .param/l "BEQ_IN" 1 5 88, C4<00000000000000000000000100011100>;
P_0x631dda2dddf0 .param/l "BEQ_OUT" 1 5 89, C4<00000000000000000000000100101000>;
P_0x631dda2dde30 .param/l "BGEU_IN" 1 5 82, C4<00000000000000000000000011100100>;
P_0x631dda2dde70 .param/l "BGEU_OUT" 1 5 83, C4<00000000000000000000000011110000>;
P_0x631dda2ddeb0 .param/l "BGE_IN" 1 5 76, C4<00000000000000000000000010101100>;
P_0x631dda2ddef0 .param/l "BGE_OUT" 1 5 77, C4<00000000000000000000000010111000>;
P_0x631dda2ddf30 .param/l "BLTU_IN" 1 5 79, C4<00000000000000000000000011001000>;
P_0x631dda2ddf70 .param/l "BLTU_OUT" 1 5 80, C4<00000000000000000000000011010100>;
P_0x631dda2ddfb0 .param/l "BLT_IN" 1 5 73, C4<00000000000000000000000010010000>;
P_0x631dda2ddff0 .param/l "BLT_OUT" 1 5 74, C4<00000000000000000000000010011100>;
P_0x631dda2de030 .param/l "BNE_IN" 1 5 85, C4<00000000000000000000000100000000>;
P_0x631dda2de070 .param/l "BNE_OUT" 1 5 86, C4<00000000000000000000000100001100>;
P_0x631dda2de0b0 .param/l "JAL" 1 5 92, C4<00000000000000000000000100111000>;
P_0x631dda2de0f0 .param/l "JALR" 1 5 91, C4<00000000000000000000000100110100>;
P_0x631dda2de130 .param/l "LB" 1 5 67, C4<00000000000000000000000001110000>;
P_0x631dda2de170 .param/l "LBU" 1 5 70, C4<00000000000000000000000001111100>;
P_0x631dda2de1b0 .param/l "LH" 1 5 68, C4<00000000000000000000000001110100>;
P_0x631dda2de1f0 .param/l "LHU" 1 5 71, C4<00000000000000000000000010000000>;
P_0x631dda2de230 .param/l "LUI" 1 5 60, C4<00000000000000000000000001011100>;
P_0x631dda2de270 .param/l "LW" 1 5 69, C4<00000000000000000000000001111000>;
P_0x631dda2de2b0 .param/l "OR" 1 5 57, C4<00000000000000000000000001010100>;
P_0x631dda2de2f0 .param/l "ORI" 1 5 46, C4<00000000000000000000000000101100>;
P_0x631dda2de330 .param/l "SB" 1 5 63, C4<00000000000000000000000001100100>;
P_0x631dda2de370 .param/l "SH" 1 5 64, C4<00000000000000000000000001101000>;
P_0x631dda2de3b0 .param/l "SLL" 1 5 51, C4<00000000000000000000000000111100>;
P_0x631dda2de3f0 .param/l "SLLI" 1 5 40, C4<00000000000000000000000000010100>;
P_0x631dda2de430 .param/l "SLT" 1 5 52, C4<00000000000000000000000001000000>;
P_0x631dda2de470 .param/l "SLTI" 1 5 41, C4<00000000000000000000000000011000>;
P_0x631dda2de4b0 .param/l "SLTIU" 1 5 42, C4<00000000000000000000000000011100>;
P_0x631dda2de4f0 .param/l "SLTU" 1 5 53, C4<00000000000000000000000001000100>;
P_0x631dda2de530 .param/l "SRA" 1 5 56, C4<00000000000000000000000001010000>;
P_0x631dda2de570 .param/l "SRAI" 1 5 45, C4<00000000000000000000000000101000>;
P_0x631dda2de5b0 .param/l "SRL" 1 5 55, C4<00000000000000000000000001001100>;
P_0x631dda2de5f0 .param/l "SRLI" 1 5 44, C4<00000000000000000000000000100100>;
P_0x631dda2de630 .param/l "SUB" 1 5 50, C4<00000000000000000000000000111000>;
P_0x631dda2de670 .param/l "SW" 1 5 65, C4<00000000000000000000000001101100>;
P_0x631dda2de6b0 .param/l "XOR" 1 5 54, C4<00000000000000000000000001001000>;
P_0x631dda2de6f0 .param/l "XORI" 1 5 43, C4<00000000000000000000000000100000>;
v0x631dda3099f0_0 .net "ALUControlE", 2 0, v0x631dda2eeed0_0;  1 drivers
v0x631dda309ad0_0 .net "ALUResultE", 31 0, v0x631dda2e47e0_0;  1 drivers
v0x631dda309b90_0 .net "ALUResultM", 31 0, v0x631dda2f1160_0;  1 drivers
v0x631dda309c30_0 .net "ALUSrcE", 0 0, v0x631dda2ef080_0;  1 drivers
v0x631dda309cd0_0 .net "AuiPCE", 31 0, L_0x631dda321280;  1 drivers
v0x631dda309d90_0 .net "BranchE", 0 0, v0x631dda2ef260_0;  1 drivers
v0x631dda309ec0_0 .net "DataAdr", 31 0, L_0x631dda326b60;  1 drivers
v0x631dda309f80_0 .net "DataAdrW", 31 0, v0x631dda2f3250_0;  1 drivers
v0x631dda30a040_0 .var "Ext_DataAdr", 31 0;
v0x631dda30a190_0 .var "Ext_MemWrite", 0 0;
v0x631dda30a230_0 .var "Ext_WriteData", 31 0;
v0x631dda30a2d0_0 .net "ImmExtD", 31 0, v0x631dda2e5cb0_0;  1 drivers
v0x631dda30a370_0 .net "ImmExtE", 31 0, v0x631dda2f00d0_0;  1 drivers
v0x631dda30a410_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  1 drivers
v0x631dda30a4d0_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  1 drivers
v0x631dda30a590_0 .net "JalrE", 0 0, v0x631dda2ef500_0;  1 drivers
v0x631dda30a630_0 .net "JumpE", 0 0, v0x631dda2ef690_0;  1 drivers
v0x631dda30a7e0_0 .net "MemWrite", 0 0, L_0x631dda326840;  1 drivers
v0x631dda30a880_0 .net "PCD", 31 0, v0x631dda2f26b0_0;  1 drivers
v0x631dda30a940_0 .net "PCE", 31 0, v0x631dda2ef9a0_0;  1 drivers
v0x631dda30aa00_0 .net "PCJalr", 31 0, L_0x631dda30df80;  1 drivers
v0x631dda30aac0_0 .net "PCM", 31 0, v0x631dda2f1620_0;  1 drivers
v0x631dda30ab80_0 .net "PCNext", 31 0, L_0x631dda30dee0;  1 drivers
v0x631dda30ac40_0 .net "PCPlus4", 31 0, L_0x631dda30e020;  1 drivers
v0x631dda30ad00_0 .net "PCPlus4D", 31 0, v0x631dda2f2850_0;  1 drivers
v0x631dda30adc0_0 .net "PCPlus4E", 31 0, v0x631dda2efb90_0;  1 drivers
v0x631dda30ae80_0 .net "PCPlus4M", 31 0, v0x631dda2f17c0_0;  1 drivers
v0x631dda30af40_0 .net "PCPlus4W", 31 0, v0x631dda2f3680_0;  1 drivers
v0x631dda30b000_0 .net "PCTargetE", 31 0, L_0x631dda31e250;  1 drivers
v0x631dda30b0c0_0 .net "PCW", 31 0, v0x631dda2f3760_0;  1 drivers
v0x631dda30b210_0 .net "ReadData", 31 0, v0x631dda2df800_0;  1 drivers
v0x631dda30b2d0_0 .net "ReadDataW", 31 0, v0x631dda2f3990_0;  1 drivers
v0x631dda30b390_0 .net "RegWriteE", 0 0, v0x631dda2efd60_0;  1 drivers
v0x631dda30b430_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  1 drivers
v0x631dda30b4d0_0 .net "RegWriteW", 0 0, v0x631dda2f3af0_0;  1 drivers
v0x631dda30b570_0 .net "Result", 31 0, L_0x631dda3222f0;  1 drivers
v0x631dda30b630_0 .net "ResultSrcE", 1 0, v0x631dda2eff30_0;  1 drivers
v0x631dda30b6f0_0 .net "ResultSrcM", 1 0, v0x631dda2f1a70_0;  1 drivers
v0x631dda30b7b0_0 .net "ResultSrcW", 1 0, v0x631dda2f3c60_0;  1 drivers
v0x631dda30b870_0 .net "SrcAD", 31 0, L_0x631dda31f880;  1 drivers
v0x631dda30b930_0 .net "SrcAE", 31 0, v0x631dda2f0230_0;  1 drivers
v0x631dda30b9f0_0 .net "SrcB", 31 0, L_0x631dda320070;  1 drivers
v0x631dda30bab0_0 .net "TakeBranchE", 0 0, v0x631dda2e5690_0;  1 drivers
v0x631dda30bbe0_0 .net "WriteData", 31 0, L_0x631dda326a30;  1 drivers
v0x631dda30bca0_0 .net "WriteDataD", 31 0, L_0x631dda31fef0;  1 drivers
v0x631dda30bd60_0 .net "WriteDataE", 31 0, v0x631dda2f03f0_0;  1 drivers
v0x631dda30be20_0 .net "WriteDataM", 31 0, v0x631dda2f1be0_0;  1 drivers
v0x631dda30bee0_0 .net "WriteDataW", 31 0, v0x631dda2f3e10_0;  1 drivers
v0x631dda30c030_0 .net "ZeroE", 0 0, L_0x631dda3210f0;  1 drivers
v0x631dda30c0d0_0 .var "clk", 0 0;
v0x631dda30c170_0 .var/i "fault_instrs", 31 0;
v0x631dda30c250_0 .var/i "flag", 31 0;
v0x631dda30c330_0 .var/i "fw", 31 0;
v0x631dda30c410_0 .var/i "i", 31 0;
v0x631dda30c4f0_0 .net "lAuiPCE", 31 0, L_0x631dda321590;  1 drivers
v0x631dda30c5b0_0 .net "lAuiPCM", 31 0, v0x631dda2f1fb0_0;  1 drivers
v0x631dda30c670_0 .net "lAuiPCW", 31 0, v0x631dda2f4310_0;  1 drivers
v0x631dda30c730_0 .var "reset", 0 0;
v0x631dda30c860_0 .net "sralE", 0 0, v0x631dda2f07f0_0;  1 drivers
E_0x631dda17eef0 .event negedge, v0x631dda2dce60_0;
S_0x631dda1c9490 .scope module, "uut" "pl_riscv_cpu" 5 25, 6 4 0, S_0x631dda278cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Ext_MemWrite";
    .port_info 3 /INPUT 32 "Ext_WriteData";
    .port_info 4 /INPUT 32 "Ext_DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "DataAdr";
    .port_info 8 /OUTPUT 32 "ReadData";
    .port_info 9 /OUTPUT 32 "PCW";
    .port_info 10 /OUTPUT 32 "Result";
    .port_info 11 /OUTPUT 32 "ALUResultW";
    .port_info 12 /OUTPUT 32 "WriteDataW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
    .port_info 14 /OUTPUT 32 "PCNext";
    .port_info 15 /OUTPUT 32 "PCJalr";
    .port_info 16 /OUTPUT 32 "PCPlus4";
    .port_info 17 /OUTPUT 32 "InstrM";
    .port_info 18 /OUTPUT 32 "PCM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
    .port_info 20 /OUTPUT 32 "PCD";
    .port_info 21 /OUTPUT 32 "ImmExtD";
    .port_info 22 /OUTPUT 32 "PCTargetE";
    .port_info 23 /OUTPUT 32 "SrcAD";
    .port_info 24 /OUTPUT 32 "WriteDataE";
    .port_info 25 /OUTPUT 32 "PCPlus4D";
    .port_info 26 /OUTPUT 32 "WriteDataD";
    .port_info 27 /OUTPUT 32 "ImmExtE";
    .port_info 28 /OUTPUT 32 "SrcB";
    .port_info 29 /OUTPUT 32 "ALUResultE";
    .port_info 30 /OUTPUT 32 "InstrE";
    .port_info 31 /OUTPUT 32 "PCE";
    .port_info 32 /OUTPUT 32 "AuiPCE";
    .port_info 33 /OUTPUT 32 "lAuiPCE";
    .port_info 34 /OUTPUT 32 "ReadDataW";
    .port_info 35 /OUTPUT 32 "lAuiPCW";
    .port_info 36 /OUTPUT 32 "PCPlus4E";
    .port_info 37 /OUTPUT 32 "SrcAE";
    .port_info 38 /OUTPUT 32 "PCPlus4M";
    .port_info 39 /OUTPUT 32 "ALUResultM";
    .port_info 40 /OUTPUT 32 "lAuiPCM";
    .port_info 41 /OUTPUT 1 "JalrE";
    .port_info 42 /OUTPUT 1 "ALUSrcE";
    .port_info 43 /OUTPUT 1 "sralE";
    .port_info 44 /OUTPUT 1 "ZeroE";
    .port_info 45 /OUTPUT 1 "TakeBranchE";
    .port_info 46 /OUTPUT 1 "RegWriteE";
    .port_info 47 /OUTPUT 1 "RegWriteM";
    .port_info 48 /OUTPUT 1 "RegWriteW";
    .port_info 49 /OUTPUT 1 "JumpE";
    .port_info 50 /OUTPUT 1 "BranchE";
    .port_info 51 /OUTPUT 2 "ResultSrcE";
    .port_info 52 /OUTPUT 2 "ResultSrcM";
    .port_info 53 /OUTPUT 2 "ResultSrcW";
    .port_info 54 /OUTPUT 3 "ALUControlE";
L_0x631dda326620 .functor AND 1, v0x631dda30a190_0, v0x631dda30c730_0, C4<1>, C4<1>;
L_0x631dda3267d0 .functor AND 1, v0x631dda30a190_0, v0x631dda30c730_0, C4<1>, C4<1>;
L_0x631dda326930 .functor AND 1, v0x631dda30a190_0, v0x631dda30c730_0, C4<1>, C4<1>;
v0x631dda305380_0 .net "ALUControlE", 2 0, v0x631dda2eeed0_0;  alias, 1 drivers
v0x631dda3054f0_0 .net "ALUResultE", 31 0, v0x631dda2e47e0_0;  alias, 1 drivers
v0x631dda3055b0_0 .net "ALUResultM", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda305650_0 .net "ALUResultW", 31 0, v0x631dda2f3250_0;  alias, 1 drivers
v0x631dda3057a0_0 .net "ALUSrcE", 0 0, v0x631dda2ef080_0;  alias, 1 drivers
v0x631dda3058d0_0 .net "AuiPCE", 31 0, L_0x631dda321280;  alias, 1 drivers
v0x631dda305a20_0 .net "BranchE", 0 0, v0x631dda2ef260_0;  alias, 1 drivers
v0x631dda305ac0_0 .net "DataAdr", 31 0, L_0x631dda326b60;  alias, 1 drivers
v0x631dda305b80_0 .net "DataAdr_rv32", 31 0, L_0x631dda325ea0;  1 drivers
v0x631dda305cb0_0 .net "Ext_DataAdr", 31 0, v0x631dda30a040_0;  1 drivers
v0x631dda305d90_0 .net "Ext_MemWrite", 0 0, v0x631dda30a190_0;  1 drivers
v0x631dda305e50_0 .net "Ext_WriteData", 31 0, v0x631dda30a230_0;  1 drivers
v0x631dda305f30_0 .net "ImmExtD", 31 0, v0x631dda2e5cb0_0;  alias, 1 drivers
v0x631dda306080_0 .net "ImmExtE", 31 0, v0x631dda2f00d0_0;  alias, 1 drivers
v0x631dda306140_0 .net "Instr", 31 0, L_0x631dda321d60;  1 drivers
v0x631dda306290_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  alias, 1 drivers
v0x631dda306350_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  alias, 1 drivers
v0x631dda306520_0 .net "JalrE", 0 0, v0x631dda2ef500_0;  alias, 1 drivers
v0x631dda3065c0_0 .net "JumpE", 0 0, v0x631dda2ef690_0;  alias, 1 drivers
v0x631dda306660_0 .net "MemWrite", 0 0, L_0x631dda326840;  alias, 1 drivers
v0x631dda306700_0 .net "MemWrite_rv32", 0 0, v0x631dda2f14e0_0;  1 drivers
v0x631dda3067a0_0 .net "PC", 31 0, v0x631dda2ee640_0;  1 drivers
v0x631dda306840_0 .net "PCD", 31 0, v0x631dda2f26b0_0;  alias, 1 drivers
v0x631dda306990_0 .net "PCE", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda306a50_0 .net "PCJalr", 31 0, L_0x631dda30df80;  alias, 1 drivers
v0x631dda306ba0_0 .net "PCM", 31 0, v0x631dda2f1620_0;  alias, 1 drivers
v0x631dda306cf0_0 .net "PCNext", 31 0, L_0x631dda30dee0;  alias, 1 drivers
v0x631dda306e40_0 .net "PCPlus4", 31 0, L_0x631dda30e020;  alias, 1 drivers
v0x631dda306f00_0 .net "PCPlus4D", 31 0, v0x631dda2f2850_0;  alias, 1 drivers
v0x631dda307050_0 .net "PCPlus4E", 31 0, v0x631dda2efb90_0;  alias, 1 drivers
v0x631dda3071a0_0 .net "PCPlus4M", 31 0, v0x631dda2f17c0_0;  alias, 1 drivers
v0x631dda307260_0 .net "PCPlus4W", 31 0, v0x631dda2f3680_0;  alias, 1 drivers
v0x631dda3073b0_0 .net "PCTargetE", 31 0, L_0x631dda31e250;  alias, 1 drivers
v0x631dda307500_0 .net "PCW", 31 0, v0x631dda2f3760_0;  alias, 1 drivers
v0x631dda3075c0_0 .net "ReadData", 31 0, v0x631dda2df800_0;  alias, 1 drivers
v0x631dda307710_0 .net "ReadDataW", 31 0, v0x631dda2f3990_0;  alias, 1 drivers
v0x631dda307860_0 .net "RegWriteE", 0 0, v0x631dda2efd60_0;  alias, 1 drivers
v0x631dda307990_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  alias, 1 drivers
v0x631dda307a30_0 .net "RegWriteW", 0 0, v0x631dda2f3af0_0;  alias, 1 drivers
v0x631dda307ad0_0 .net "Result", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda307b90_0 .net "ResultSrcE", 1 0, v0x631dda2eff30_0;  alias, 1 drivers
v0x631dda307c50_0 .net "ResultSrcM", 1 0, v0x631dda2f1a70_0;  alias, 1 drivers
v0x631dda307da0_0 .net "ResultSrcW", 1 0, v0x631dda2f3c60_0;  alias, 1 drivers
v0x631dda307ef0_0 .net "SrcAD", 31 0, L_0x631dda31f880;  alias, 1 drivers
v0x631dda308040_0 .net "SrcAE", 31 0, v0x631dda2f0230_0;  alias, 1 drivers
v0x631dda308190_0 .net "SrcB", 31 0, L_0x631dda320070;  alias, 1 drivers
v0x631dda3082e0_0 .net "Store", 2 0, L_0x631dda326690;  1 drivers
v0x631dda3083a0_0 .net "TakeBranchE", 0 0, v0x631dda2e5690_0;  alias, 1 drivers
v0x631dda308440_0 .net "WriteData", 31 0, L_0x631dda326a30;  alias, 1 drivers
v0x631dda3084e0_0 .net "WriteDataD", 31 0, L_0x631dda31fef0;  alias, 1 drivers
v0x631dda308610_0 .net "WriteDataE", 31 0, v0x631dda2f03f0_0;  alias, 1 drivers
v0x631dda3086d0_0 .net "WriteDataM", 31 0, v0x631dda2f1be0_0;  alias, 1 drivers
v0x631dda308820_0 .net "WriteDataW", 31 0, v0x631dda2f3e10_0;  alias, 1 drivers
v0x631dda3088e0_0 .net "WriteData_rv32", 31 0, L_0x631dda325f10;  1 drivers
v0x631dda3089a0_0 .net "ZeroE", 0 0, L_0x631dda3210f0;  alias, 1 drivers
v0x631dda308ad0_0 .net *"_ivl_1", 0 0, L_0x631dda326620;  1 drivers
v0x631dda308b90_0 .net *"_ivl_13", 0 0, L_0x631dda326930;  1 drivers
L_0x772caf660188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x631dda308c50_0 .net/2u *"_ivl_2", 2 0, L_0x772caf660188;  1 drivers
v0x631dda308d30_0 .net *"_ivl_7", 0 0, L_0x631dda3267d0;  1 drivers
L_0x772caf6601d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda308df0_0 .net/2u *"_ivl_8", 0 0, L_0x772caf6601d0;  1 drivers
v0x631dda308ed0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  1 drivers
v0x631dda308f70_0 .net "funct3", 2 0, L_0x631dda325f80;  1 drivers
v0x631dda309030_0 .net "lAuiPCE", 31 0, L_0x631dda321590;  alias, 1 drivers
v0x631dda309180_0 .net "lAuiPCM", 31 0, v0x631dda2f1fb0_0;  alias, 1 drivers
v0x631dda309240_0 .net "lAuiPCW", 31 0, v0x631dda2f4310_0;  alias, 1 drivers
v0x631dda309780_0 .net "reset", 0 0, v0x631dda30c730_0;  1 drivers
v0x631dda309820_0 .net "sralE", 0 0, v0x631dda2f07f0_0;  alias, 1 drivers
L_0x631dda326690 .functor MUXZ 3, L_0x631dda325f80, L_0x772caf660188, L_0x631dda326620, C4<>;
L_0x631dda326840 .functor MUXZ 1, v0x631dda2f14e0_0, L_0x772caf6601d0, L_0x631dda3267d0, C4<>;
L_0x631dda326a30 .functor MUXZ 32, L_0x631dda325f10, v0x631dda30a230_0, L_0x631dda326930, C4<>;
L_0x631dda326b60 .functor MUXZ 32, L_0x631dda325ea0, v0x631dda30a040_0, v0x631dda30c730_0, C4<>;
S_0x631dda1c9670 .scope module, "datamem" "data_mem" 6 38, 7 129 0, S_0x631dda1c9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "rd_data_mem";
P_0x631dda0df620 .param/l "ADDR_WIDTH" 0 7 129, +C4<00000000000000000000000000100000>;
P_0x631dda0df660 .param/l "DATA_WIDTH" 0 7 129, +C4<00000000000000000000000000100000>;
P_0x631dda0df6a0 .param/l "MEM_SIZE" 0 7 129, +C4<00000000000000000000000001000000>;
v0x631dda17de20_0 .net *"_ivl_1", 29 0, L_0x631dda326230;  1 drivers
v0x631dda2dcab0_0 .net *"_ivl_2", 31 0, L_0x631dda3262d0;  1 drivers
L_0x772caf6600f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631dda2dcb90_0 .net *"_ivl_5", 1 0, L_0x772caf6600f8;  1 drivers
L_0x772caf660140 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2dcc50_0 .net/2u *"_ivl_6", 31 0, L_0x772caf660140;  1 drivers
v0x631dda2dcd30_0 .net "add", 1 0, L_0x631dda326550;  1 drivers
v0x631dda2dce60_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2dec70 .array "data_ram", 63 0, 31 0;
v0x631dda2df640_0 .net "funct3", 2 0, L_0x631dda326690;  alias, 1 drivers
v0x631dda2df720_0 .var/i "i", 31 0;
v0x631dda2df800_0 .var "rd_data_mem", 31 0;
v0x631dda2df8e0_0 .net "word_addr", 31 0, L_0x631dda326410;  1 drivers
v0x631dda2df9c0_0 .net "wr_addr", 31 0, L_0x631dda326b60;  alias, 1 drivers
v0x631dda2dfaa0_0 .net "wr_data", 31 0, L_0x631dda326a30;  alias, 1 drivers
v0x631dda2dfb80_0 .net "wr_en", 0 0, L_0x631dda326840;  alias, 1 drivers
v0x631dda2dec70_0 .array/port v0x631dda2dec70, 0;
E_0x631dda2dba90/0 .event edge, v0x631dda2df640_0, v0x631dda2dcd30_0, v0x631dda2df8e0_0, v0x631dda2dec70_0;
v0x631dda2dec70_1 .array/port v0x631dda2dec70, 1;
v0x631dda2dec70_2 .array/port v0x631dda2dec70, 2;
v0x631dda2dec70_3 .array/port v0x631dda2dec70, 3;
v0x631dda2dec70_4 .array/port v0x631dda2dec70, 4;
E_0x631dda2dba90/1 .event edge, v0x631dda2dec70_1, v0x631dda2dec70_2, v0x631dda2dec70_3, v0x631dda2dec70_4;
v0x631dda2dec70_5 .array/port v0x631dda2dec70, 5;
v0x631dda2dec70_6 .array/port v0x631dda2dec70, 6;
v0x631dda2dec70_7 .array/port v0x631dda2dec70, 7;
v0x631dda2dec70_8 .array/port v0x631dda2dec70, 8;
E_0x631dda2dba90/2 .event edge, v0x631dda2dec70_5, v0x631dda2dec70_6, v0x631dda2dec70_7, v0x631dda2dec70_8;
v0x631dda2dec70_9 .array/port v0x631dda2dec70, 9;
v0x631dda2dec70_10 .array/port v0x631dda2dec70, 10;
v0x631dda2dec70_11 .array/port v0x631dda2dec70, 11;
v0x631dda2dec70_12 .array/port v0x631dda2dec70, 12;
E_0x631dda2dba90/3 .event edge, v0x631dda2dec70_9, v0x631dda2dec70_10, v0x631dda2dec70_11, v0x631dda2dec70_12;
v0x631dda2dec70_13 .array/port v0x631dda2dec70, 13;
v0x631dda2dec70_14 .array/port v0x631dda2dec70, 14;
v0x631dda2dec70_15 .array/port v0x631dda2dec70, 15;
v0x631dda2dec70_16 .array/port v0x631dda2dec70, 16;
E_0x631dda2dba90/4 .event edge, v0x631dda2dec70_13, v0x631dda2dec70_14, v0x631dda2dec70_15, v0x631dda2dec70_16;
v0x631dda2dec70_17 .array/port v0x631dda2dec70, 17;
v0x631dda2dec70_18 .array/port v0x631dda2dec70, 18;
v0x631dda2dec70_19 .array/port v0x631dda2dec70, 19;
v0x631dda2dec70_20 .array/port v0x631dda2dec70, 20;
E_0x631dda2dba90/5 .event edge, v0x631dda2dec70_17, v0x631dda2dec70_18, v0x631dda2dec70_19, v0x631dda2dec70_20;
v0x631dda2dec70_21 .array/port v0x631dda2dec70, 21;
v0x631dda2dec70_22 .array/port v0x631dda2dec70, 22;
v0x631dda2dec70_23 .array/port v0x631dda2dec70, 23;
v0x631dda2dec70_24 .array/port v0x631dda2dec70, 24;
E_0x631dda2dba90/6 .event edge, v0x631dda2dec70_21, v0x631dda2dec70_22, v0x631dda2dec70_23, v0x631dda2dec70_24;
v0x631dda2dec70_25 .array/port v0x631dda2dec70, 25;
v0x631dda2dec70_26 .array/port v0x631dda2dec70, 26;
v0x631dda2dec70_27 .array/port v0x631dda2dec70, 27;
v0x631dda2dec70_28 .array/port v0x631dda2dec70, 28;
E_0x631dda2dba90/7 .event edge, v0x631dda2dec70_25, v0x631dda2dec70_26, v0x631dda2dec70_27, v0x631dda2dec70_28;
v0x631dda2dec70_29 .array/port v0x631dda2dec70, 29;
v0x631dda2dec70_30 .array/port v0x631dda2dec70, 30;
v0x631dda2dec70_31 .array/port v0x631dda2dec70, 31;
v0x631dda2dec70_32 .array/port v0x631dda2dec70, 32;
E_0x631dda2dba90/8 .event edge, v0x631dda2dec70_29, v0x631dda2dec70_30, v0x631dda2dec70_31, v0x631dda2dec70_32;
v0x631dda2dec70_33 .array/port v0x631dda2dec70, 33;
v0x631dda2dec70_34 .array/port v0x631dda2dec70, 34;
v0x631dda2dec70_35 .array/port v0x631dda2dec70, 35;
v0x631dda2dec70_36 .array/port v0x631dda2dec70, 36;
E_0x631dda2dba90/9 .event edge, v0x631dda2dec70_33, v0x631dda2dec70_34, v0x631dda2dec70_35, v0x631dda2dec70_36;
v0x631dda2dec70_37 .array/port v0x631dda2dec70, 37;
v0x631dda2dec70_38 .array/port v0x631dda2dec70, 38;
v0x631dda2dec70_39 .array/port v0x631dda2dec70, 39;
v0x631dda2dec70_40 .array/port v0x631dda2dec70, 40;
E_0x631dda2dba90/10 .event edge, v0x631dda2dec70_37, v0x631dda2dec70_38, v0x631dda2dec70_39, v0x631dda2dec70_40;
v0x631dda2dec70_41 .array/port v0x631dda2dec70, 41;
v0x631dda2dec70_42 .array/port v0x631dda2dec70, 42;
v0x631dda2dec70_43 .array/port v0x631dda2dec70, 43;
v0x631dda2dec70_44 .array/port v0x631dda2dec70, 44;
E_0x631dda2dba90/11 .event edge, v0x631dda2dec70_41, v0x631dda2dec70_42, v0x631dda2dec70_43, v0x631dda2dec70_44;
v0x631dda2dec70_45 .array/port v0x631dda2dec70, 45;
v0x631dda2dec70_46 .array/port v0x631dda2dec70, 46;
v0x631dda2dec70_47 .array/port v0x631dda2dec70, 47;
v0x631dda2dec70_48 .array/port v0x631dda2dec70, 48;
E_0x631dda2dba90/12 .event edge, v0x631dda2dec70_45, v0x631dda2dec70_46, v0x631dda2dec70_47, v0x631dda2dec70_48;
v0x631dda2dec70_49 .array/port v0x631dda2dec70, 49;
v0x631dda2dec70_50 .array/port v0x631dda2dec70, 50;
v0x631dda2dec70_51 .array/port v0x631dda2dec70, 51;
v0x631dda2dec70_52 .array/port v0x631dda2dec70, 52;
E_0x631dda2dba90/13 .event edge, v0x631dda2dec70_49, v0x631dda2dec70_50, v0x631dda2dec70_51, v0x631dda2dec70_52;
v0x631dda2dec70_53 .array/port v0x631dda2dec70, 53;
v0x631dda2dec70_54 .array/port v0x631dda2dec70, 54;
v0x631dda2dec70_55 .array/port v0x631dda2dec70, 55;
v0x631dda2dec70_56 .array/port v0x631dda2dec70, 56;
E_0x631dda2dba90/14 .event edge, v0x631dda2dec70_53, v0x631dda2dec70_54, v0x631dda2dec70_55, v0x631dda2dec70_56;
v0x631dda2dec70_57 .array/port v0x631dda2dec70, 57;
v0x631dda2dec70_58 .array/port v0x631dda2dec70, 58;
v0x631dda2dec70_59 .array/port v0x631dda2dec70, 59;
v0x631dda2dec70_60 .array/port v0x631dda2dec70, 60;
E_0x631dda2dba90/15 .event edge, v0x631dda2dec70_57, v0x631dda2dec70_58, v0x631dda2dec70_59, v0x631dda2dec70_60;
v0x631dda2dec70_61 .array/port v0x631dda2dec70, 61;
v0x631dda2dec70_62 .array/port v0x631dda2dec70, 62;
v0x631dda2dec70_63 .array/port v0x631dda2dec70, 63;
E_0x631dda2dba90/16 .event edge, v0x631dda2dec70_61, v0x631dda2dec70_62, v0x631dda2dec70_63;
E_0x631dda2dba90 .event/or E_0x631dda2dba90/0, E_0x631dda2dba90/1, E_0x631dda2dba90/2, E_0x631dda2dba90/3, E_0x631dda2dba90/4, E_0x631dda2dba90/5, E_0x631dda2dba90/6, E_0x631dda2dba90/7, E_0x631dda2dba90/8, E_0x631dda2dba90/9, E_0x631dda2dba90/10, E_0x631dda2dba90/11, E_0x631dda2dba90/12, E_0x631dda2dba90/13, E_0x631dda2dba90/14, E_0x631dda2dba90/15, E_0x631dda2dba90/16;
E_0x631dda2dbad0 .event posedge, v0x631dda2dce60_0;
L_0x631dda326230 .part L_0x631dda326b60, 2, 30;
L_0x631dda3262d0 .concat [ 30 2 0 0], L_0x631dda326230, L_0x772caf6600f8;
L_0x631dda326410 .arith/mod 32, L_0x631dda3262d0, L_0x772caf660140;
L_0x631dda326550 .part L_0x631dda326b60, 0, 2;
S_0x631dda2dfd00 .scope module, "instrmem" "instr_mem" 6 37, 8 4 0, S_0x631dda1c9490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x631dda2dfeb0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x631dda2dfef0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x631dda2dff30 .param/l "MEM_SIZE" 0 8 4, +C4<00000000000000000000001000000000>;
L_0x631dda321d60 .functor BUFZ 32, L_0x631dda3260a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x631dda2e0160_0 .net *"_ivl_0", 31 0, L_0x631dda3260a0;  1 drivers
v0x631dda2e0260_0 .net *"_ivl_3", 29 0, L_0x631dda326140;  1 drivers
v0x631dda2e0340_0 .net "instr", 31 0, L_0x631dda321d60;  alias, 1 drivers
v0x631dda2e0430_0 .net "instr_addr", 31 0, v0x631dda2ee640_0;  alias, 1 drivers
v0x631dda2e0510 .array "instr_ram", 511 0, 31 0;
L_0x631dda3260a0 .array/port v0x631dda2e0510, L_0x631dda326140;
L_0x631dda326140 .part v0x631dda2ee640_0, 2, 30;
S_0x631dda2e0680 .scope module, "rvcpu" "riscv_cpu" 6 26, 9 4 0, S_0x631dda1c9490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "Mem_WrAddr";
    .port_info 6 /OUTPUT 32 "Mem_WrData";
    .port_info 7 /INPUT 32 "ReadData";
    .port_info 8 /OUTPUT 32 "Result";
    .port_info 9 /OUTPUT 3 "funct3";
    .port_info 10 /OUTPUT 32 "PCW";
    .port_info 11 /OUTPUT 32 "ALUResultW";
    .port_info 12 /OUTPUT 32 "WriteDataW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
    .port_info 14 /OUTPUT 32 "PCNext";
    .port_info 15 /OUTPUT 32 "PCJalr";
    .port_info 16 /OUTPUT 32 "PCPlus4";
    .port_info 17 /OUTPUT 32 "InstrM";
    .port_info 18 /OUTPUT 32 "PCM";
    .port_info 19 /OUTPUT 32 "WriteDataM";
    .port_info 20 /OUTPUT 32 "PCD";
    .port_info 21 /OUTPUT 32 "ImmExtD";
    .port_info 22 /OUTPUT 32 "PCTargetE";
    .port_info 23 /OUTPUT 32 "SrcAD";
    .port_info 24 /OUTPUT 32 "WriteDataE";
    .port_info 25 /OUTPUT 32 "PCPlus4D";
    .port_info 26 /OUTPUT 32 "WriteDataD";
    .port_info 27 /OUTPUT 32 "ImmExtE";
    .port_info 28 /OUTPUT 32 "SrcB";
    .port_info 29 /OUTPUT 32 "ALUResultE";
    .port_info 30 /OUTPUT 32 "InstrE";
    .port_info 31 /OUTPUT 32 "PCE";
    .port_info 32 /OUTPUT 32 "AuiPCE";
    .port_info 33 /OUTPUT 32 "lAuiPCE";
    .port_info 34 /OUTPUT 32 "ReadDataW";
    .port_info 35 /OUTPUT 32 "lAuiPCW";
    .port_info 36 /OUTPUT 32 "PCPlus4E";
    .port_info 37 /OUTPUT 32 "SrcAE";
    .port_info 38 /OUTPUT 32 "PCPlus4M";
    .port_info 39 /OUTPUT 32 "ALUResultM";
    .port_info 40 /OUTPUT 32 "lAuiPCM";
    .port_info 41 /OUTPUT 1 "JalrE";
    .port_info 42 /OUTPUT 1 "ALUSrcE";
    .port_info 43 /OUTPUT 1 "sralE";
    .port_info 44 /OUTPUT 1 "ZeroE";
    .port_info 45 /OUTPUT 1 "TakeBranchE";
    .port_info 46 /OUTPUT 1 "RegWriteE";
    .port_info 47 /OUTPUT 1 "RegWriteM";
    .port_info 48 /OUTPUT 1 "RegWriteW";
    .port_info 49 /OUTPUT 1 "JumpE";
    .port_info 50 /OUTPUT 1 "BranchE";
    .port_info 51 /OUTPUT 2 "ResultSrcE";
    .port_info 52 /OUTPUT 2 "ResultSrcM";
    .port_info 53 /OUTPUT 2 "ResultSrcW";
    .port_info 54 /OUTPUT 3 "ALUControlE";
v0x631dda301190_0 .net "ALUControl", 2 0, v0x631dda2e1400_0;  1 drivers
v0x631dda301300_0 .net "ALUControlE", 2 0, v0x631dda2eeed0_0;  alias, 1 drivers
v0x631dda3013c0_0 .net "ALUResultE", 31 0, v0x631dda2e47e0_0;  alias, 1 drivers
v0x631dda3014f0_0 .net "ALUResultM", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda3015b0_0 .net "ALUResultW", 31 0, v0x631dda2f3250_0;  alias, 1 drivers
v0x631dda301670_0 .net "ALUSrc", 0 0, L_0x631dda30d230;  1 drivers
v0x631dda3017a0_0 .net "ALUSrcE", 0 0, v0x631dda2ef080_0;  alias, 1 drivers
v0x631dda301840_0 .net "AuiPCE", 31 0, L_0x631dda321280;  alias, 1 drivers
v0x631dda301900_0 .net "Branch", 0 0, L_0x631dda30d740;  1 drivers
v0x631dda301ac0_0 .net "BranchE", 0 0, v0x631dda2ef260_0;  alias, 1 drivers
v0x631dda301b60_0 .net "ImmExtD", 31 0, v0x631dda2e5cb0_0;  alias, 1 drivers
v0x631dda301c20_0 .net "ImmExtE", 31 0, v0x631dda2f00d0_0;  alias, 1 drivers
v0x631dda301d70_0 .net "ImmSrc", 1 0, L_0x631dda30d140;  1 drivers
v0x631dda301ec0_0 .net "Instr", 31 0, L_0x631dda321d60;  alias, 1 drivers
v0x631dda301f80_0 .net "InstrD", 31 0, v0x631dda2f24c0_0;  1 drivers
v0x631dda3020d0_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  alias, 1 drivers
v0x631dda302220_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  alias, 1 drivers
v0x631dda3022e0_0 .net "InstrW", 31 0, v0x631dda2f33e0_0;  1 drivers
v0x631dda3023a0_0 .net "Jalr", 0 0, L_0x631dda30d650;  1 drivers
v0x631dda3024d0_0 .net "JalrE", 0 0, v0x631dda2ef500_0;  alias, 1 drivers
v0x631dda302570_0 .net "Jump", 0 0, L_0x631dda30d5b0;  1 drivers
v0x631dda3026a0_0 .net "JumpE", 0 0, v0x631dda2ef690_0;  alias, 1 drivers
v0x631dda302740_0 .net "MemWrite", 0 0, L_0x631dda30d2d0;  1 drivers
v0x631dda302870_0 .net "MemWriteM", 0 0, v0x631dda2f14e0_0;  alias, 1 drivers
v0x631dda302910_0 .net "Mem_WrAddr", 31 0, L_0x631dda325ea0;  alias, 1 drivers
v0x631dda3029d0_0 .net "Mem_WrData", 31 0, L_0x631dda325f10;  alias, 1 drivers
v0x631dda302a70_0 .net "PC", 31 0, v0x631dda2ee640_0;  alias, 1 drivers
v0x631dda302b10_0 .net "PCD", 31 0, v0x631dda2f26b0_0;  alias, 1 drivers
v0x631dda302bd0_0 .net "PCE", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda302c90_0 .net "PCJalr", 31 0, L_0x631dda30df80;  alias, 1 drivers
v0x631dda302d50_0 .net "PCM", 31 0, v0x631dda2f1620_0;  alias, 1 drivers
v0x631dda302e10_0 .net "PCNext", 31 0, L_0x631dda30dee0;  alias, 1 drivers
v0x631dda302ed0_0 .net "PCPlus4", 31 0, L_0x631dda30e020;  alias, 1 drivers
v0x631dda303020_0 .net "PCPlus4D", 31 0, v0x631dda2f2850_0;  alias, 1 drivers
v0x631dda3030c0_0 .net "PCPlus4E", 31 0, v0x631dda2efb90_0;  alias, 1 drivers
v0x631dda303160_0 .net "PCPlus4M", 31 0, v0x631dda2f17c0_0;  alias, 1 drivers
v0x631dda303290_0 .net "PCPlus4W", 31 0, v0x631dda2f3680_0;  alias, 1 drivers
v0x631dda303330_0 .net "PCTargetE", 31 0, L_0x631dda31e250;  alias, 1 drivers
v0x631dda3033d0_0 .net "PCW", 31 0, v0x631dda2f3760_0;  alias, 1 drivers
v0x631dda303470_0 .net "ReadData", 31 0, v0x631dda2df800_0;  alias, 1 drivers
v0x631dda303510_0 .net "ReadDataW", 31 0, v0x631dda2f3990_0;  alias, 1 drivers
v0x631dda3035b0_0 .net "RegWrite", 0 0, L_0x631dda30d0a0;  1 drivers
v0x631dda3036e0_0 .net "RegWriteE", 0 0, v0x631dda2efd60_0;  alias, 1 drivers
v0x631dda303780_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  alias, 1 drivers
v0x631dda3038b0_0 .net "RegWriteW", 0 0, v0x631dda2f3af0_0;  alias, 1 drivers
v0x631dda3039e0_0 .net "Result", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda303a80_0 .net "ResultSrc", 1 0, L_0x631dda30d430;  1 drivers
v0x631dda303bb0_0 .net "ResultSrcE", 1 0, v0x631dda2eff30_0;  alias, 1 drivers
v0x631dda303c50_0 .net "ResultSrcM", 1 0, v0x631dda2f1a70_0;  alias, 1 drivers
v0x631dda303cf0_0 .net "ResultSrcW", 1 0, v0x631dda2f3c60_0;  alias, 1 drivers
v0x631dda303d90_0 .net "SrcAD", 31 0, L_0x631dda31f880;  alias, 1 drivers
v0x631dda303e30_0 .net "SrcAE", 31 0, v0x631dda2f0230_0;  alias, 1 drivers
v0x631dda303ed0_0 .net "SrcB", 31 0, L_0x631dda320070;  alias, 1 drivers
v0x631dda303f70_0 .net "TakeBranchE", 0 0, v0x631dda2e5690_0;  alias, 1 drivers
v0x631dda304010_0 .net "WriteDataD", 31 0, L_0x631dda31fef0;  alias, 1 drivers
v0x631dda3040b0_0 .net "WriteDataE", 31 0, v0x631dda2f03f0_0;  alias, 1 drivers
v0x631dda3041e0_0 .net "WriteDataM", 31 0, v0x631dda2f1be0_0;  alias, 1 drivers
v0x631dda304280_0 .net "WriteDataW", 31 0, v0x631dda2f3e10_0;  alias, 1 drivers
v0x631dda304320_0 .net "ZeroE", 0 0, L_0x631dda3210f0;  alias, 1 drivers
v0x631dda3043c0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda304460_0 .net "funct3", 2 0, L_0x631dda325f80;  alias, 1 drivers
v0x631dda304500_0 .net "lAuiPCE", 31 0, L_0x631dda321590;  alias, 1 drivers
v0x631dda3045c0_0 .net "lAuiPCM", 31 0, v0x631dda2f1fb0_0;  alias, 1 drivers
v0x631dda304680_0 .net "lAuiPCW", 31 0, v0x631dda2f4310_0;  alias, 1 drivers
v0x631dda304740_0 .net "reset", 0 0, v0x631dda30c730_0;  alias, 1 drivers
v0x631dda304bf0_0 .net "sral", 0 0, v0x631dda2e18a0_0;  1 drivers
v0x631dda304d20_0 .net "sralE", 0 0, v0x631dda2f07f0_0;  alias, 1 drivers
L_0x631dda30d980 .part v0x631dda2f24c0_0, 0, 7;
L_0x631dda30da20 .part v0x631dda2f24c0_0, 12, 3;
L_0x631dda30dac0 .part v0x631dda2f24c0_0, 30, 1;
S_0x631dda2e0d90 .scope module, "c" "controller" 9 28, 10 4 0, S_0x631dda2e0680;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "Jalr";
    .port_info 10 /OUTPUT 1 "sral";
    .port_info 11 /OUTPUT 2 "ImmSrc";
    .port_info 12 /OUTPUT 3 "ALUControl";
v0x631dda2e28e0_0 .net "ALUControl", 2 0, v0x631dda2e1400_0;  alias, 1 drivers
v0x631dda2e29f0_0 .net "ALUOp", 1 0, L_0x631dda30d4d0;  1 drivers
v0x631dda2e2a90_0 .net "ALUSrc", 0 0, L_0x631dda30d230;  alias, 1 drivers
v0x631dda2e2b60_0 .net "Branch", 0 0, L_0x631dda30d740;  alias, 1 drivers
v0x631dda2e2c30_0 .net "ImmSrc", 1 0, L_0x631dda30d140;  alias, 1 drivers
v0x631dda2e2d20_0 .net "Jalr", 0 0, L_0x631dda30d650;  alias, 1 drivers
v0x631dda2e2df0_0 .net "Jump", 0 0, L_0x631dda30d5b0;  alias, 1 drivers
v0x631dda2e2ec0_0 .net "MemWrite", 0 0, L_0x631dda30d2d0;  alias, 1 drivers
v0x631dda2e2f90_0 .net "RegWrite", 0 0, L_0x631dda30d0a0;  alias, 1 drivers
v0x631dda2e30f0_0 .net "ResultSrc", 1 0, L_0x631dda30d430;  alias, 1 drivers
v0x631dda2e31c0_0 .net "funct3", 2 0, L_0x631dda30da20;  1 drivers
v0x631dda2e3260_0 .net "funct7b5", 0 0, L_0x631dda30dac0;  1 drivers
v0x631dda2e3300_0 .net "op", 6 0, L_0x631dda30d980;  1 drivers
v0x631dda2e33d0_0 .net "sral", 0 0, v0x631dda2e18a0_0;  alias, 1 drivers
L_0x631dda30d8e0 .part L_0x631dda30d980, 5, 1;
S_0x631dda2e10b0 .scope module, "ad" "alu_decoder" 10 21, 11 4 0, S_0x631dda2e0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 3 "ALUControl";
    .port_info 5 /OUTPUT 1 "sral";
v0x631dda2e1400_0 .var "ALUControl", 2 0;
v0x631dda2e1500_0 .net "ALUOp", 1 0, L_0x631dda30d4d0;  alias, 1 drivers
v0x631dda2e15e0_0 .net "funct3", 2 0, L_0x631dda30da20;  alias, 1 drivers
v0x631dda2e16d0_0 .net "funct7b5", 0 0, L_0x631dda30dac0;  alias, 1 drivers
v0x631dda2e1790_0 .net "opb5", 0 0, L_0x631dda30d8e0;  1 drivers
v0x631dda2e18a0_0 .var "sral", 0 0;
E_0x631dda2e1370 .event edge, v0x631dda2e1500_0, v0x631dda2e15e0_0, v0x631dda2e16d0_0, v0x631dda2e1790_0;
S_0x631dda2e1a60 .scope module, "md" "main_decoder" 10 18, 12 4 0, S_0x631dda2e0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 2 "ResultSrc";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "Jalr";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "ALUOp";
v0x631dda2e1c80_0 .net "ALUOp", 1 0, L_0x631dda30d4d0;  alias, 1 drivers
v0x631dda2e1d60_0 .net "ALUSrc", 0 0, L_0x631dda30d230;  alias, 1 drivers
v0x631dda2e1e00_0 .net "Branch", 0 0, L_0x631dda30d740;  alias, 1 drivers
v0x631dda2e1ed0_0 .net "ImmSrc", 1 0, L_0x631dda30d140;  alias, 1 drivers
v0x631dda2e1fb0_0 .net "Jalr", 0 0, L_0x631dda30d650;  alias, 1 drivers
v0x631dda2e20c0_0 .net "Jump", 0 0, L_0x631dda30d5b0;  alias, 1 drivers
v0x631dda2e2180_0 .net "MemWrite", 0 0, L_0x631dda30d2d0;  alias, 1 drivers
v0x631dda2e2240_0 .net "RegWrite", 0 0, L_0x631dda30d0a0;  alias, 1 drivers
v0x631dda2e2300_0 .net "ResultSrc", 1 0, L_0x631dda30d430;  alias, 1 drivers
v0x631dda2e23e0_0 .net *"_ivl_11", 11 0, L_0x631dda30d7e0;  1 drivers
v0x631dda2e24c0_0 .var "controls", 12 0;
v0x631dda2e25a0_0 .net "funct3", 2 0, L_0x631dda30da20;  alias, 1 drivers
v0x631dda2e2660_0 .net "op", 6 0, L_0x631dda30d980;  alias, 1 drivers
E_0x631dda2e1290 .event edge, v0x631dda2e2660_0;
L_0x631dda30d0a0 .part L_0x631dda30d7e0, 11, 1;
L_0x631dda30d140 .part L_0x631dda30d7e0, 9, 2;
L_0x631dda30d230 .part L_0x631dda30d7e0, 8, 1;
L_0x631dda30d2d0 .part L_0x631dda30d7e0, 7, 1;
L_0x631dda30d430 .part L_0x631dda30d7e0, 5, 2;
L_0x631dda30d4d0 .part L_0x631dda30d7e0, 3, 2;
L_0x631dda30d5b0 .part L_0x631dda30d7e0, 2, 1;
L_0x631dda30d650 .part L_0x631dda30d7e0, 1, 1;
L_0x631dda30d740 .part L_0x631dda30d7e0, 0, 1;
L_0x631dda30d7e0 .part v0x631dda2e24c0_0, 0, 12;
S_0x631dda2e3540 .scope module, "dp" "datapath" 9 32, 13 3 0, S_0x631dda2e0680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "ResultSrcD";
    .port_info 3 /INPUT 1 "ALUSrcD";
    .port_info 4 /INPUT 1 "RegWriteD";
    .port_info 5 /INPUT 2 "ImmSrc";
    .port_info 6 /INPUT 3 "ALUControlD";
    .port_info 7 /INPUT 1 "BranchD";
    .port_info 8 /INPUT 1 "JumpD";
    .port_info 9 /INPUT 1 "JalrD";
    .port_info 10 /INPUT 1 "sralD";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /INPUT 32 "Instr";
    .port_info 13 /OUTPUT 32 "Mem_WrAddr";
    .port_info 14 /OUTPUT 32 "Mem_WrData";
    .port_info 15 /INPUT 32 "ReadDataM";
    .port_info 16 /OUTPUT 32 "ResultW";
    .port_info 17 /OUTPUT 32 "PCW";
    .port_info 18 /OUTPUT 32 "ALUResultW";
    .port_info 19 /OUTPUT 32 "WriteDataW";
    .port_info 20 /OUTPUT 32 "InstrD";
    .port_info 21 /OUTPUT 32 "InstrW";
    .port_info 22 /OUTPUT 3 "funct3M";
    .port_info 23 /OUTPUT 32 "PCPlus4W";
    .port_info 24 /OUTPUT 32 "PCNext";
    .port_info 25 /OUTPUT 32 "PCJalr";
    .port_info 26 /OUTPUT 32 "PCPlus4";
    .port_info 27 /OUTPUT 32 "InstrM";
    .port_info 28 /OUTPUT 32 "PCM";
    .port_info 29 /OUTPUT 32 "WriteDataM";
    .port_info 30 /OUTPUT 32 "PCD";
    .port_info 31 /OUTPUT 32 "ImmExtD";
    .port_info 32 /OUTPUT 32 "PCTargetE";
    .port_info 33 /OUTPUT 32 "SrcAD";
    .port_info 34 /OUTPUT 32 "WriteDataE";
    .port_info 35 /OUTPUT 32 "PCPlus4D";
    .port_info 36 /OUTPUT 32 "WriteDataD";
    .port_info 37 /OUTPUT 32 "ImmExtE";
    .port_info 38 /OUTPUT 32 "SrcB";
    .port_info 39 /OUTPUT 32 "ALUResultE";
    .port_info 40 /OUTPUT 32 "InstrE";
    .port_info 41 /OUTPUT 32 "PCE";
    .port_info 42 /OUTPUT 32 "AuiPCE";
    .port_info 43 /OUTPUT 32 "lAuiPCE";
    .port_info 44 /OUTPUT 32 "ReadDataW";
    .port_info 45 /OUTPUT 32 "lAuiPCW";
    .port_info 46 /OUTPUT 32 "PCPlus4E";
    .port_info 47 /OUTPUT 32 "SrcAE";
    .port_info 48 /OUTPUT 32 "PCPlus4M";
    .port_info 49 /OUTPUT 32 "ALUResultM";
    .port_info 50 /OUTPUT 32 "lAuiPCM";
    .port_info 51 /OUTPUT 1 "JalrE";
    .port_info 52 /OUTPUT 1 "ALUSrcE";
    .port_info 53 /OUTPUT 1 "sralE";
    .port_info 54 /OUTPUT 1 "ZeroE";
    .port_info 55 /OUTPUT 1 "TakeBranchE";
    .port_info 56 /OUTPUT 1 "RegWriteE";
    .port_info 57 /OUTPUT 1 "RegWriteM";
    .port_info 58 /OUTPUT 1 "RegWriteW";
    .port_info 59 /OUTPUT 1 "JumpE";
    .port_info 60 /OUTPUT 1 "BranchE";
    .port_info 61 /OUTPUT 2 "ResultSrcE";
    .port_info 62 /OUTPUT 2 "ResultSrcM";
    .port_info 63 /OUTPUT 2 "ResultSrcW";
    .port_info 64 /OUTPUT 3 "ALUControlE";
    .port_info 65 /INPUT 1 "MemWriteD";
    .port_info 66 /OUTPUT 1 "MemwriteM";
L_0x631dda30db60 .functor AND 1, v0x631dda2ef260_0, v0x631dda2e5690_0, C4<1>, C4<1>;
L_0x631dda30dbd0 .functor OR 1, L_0x631dda30db60, v0x631dda2ef690_0, C4<0>, C4<0>;
L_0x631dda30dc90 .functor OR 1, L_0x631dda30dbd0, v0x631dda2ef500_0, C4<0>, C4<0>;
L_0x631dda325ea0 .functor BUFZ 32, v0x631dda2f1160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x631dda325f10 .functor BUFZ 32, v0x631dda2f1be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x631dda2fb020_0 .net "ALUControlD", 2 0, v0x631dda2e1400_0;  alias, 1 drivers
v0x631dda2fb100_0 .net "ALUControlE", 2 0, v0x631dda2eeed0_0;  alias, 1 drivers
v0x631dda2fb210_0 .net "ALUResultE", 31 0, v0x631dda2e47e0_0;  alias, 1 drivers
v0x631dda2fb2b0_0 .net "ALUResultM", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda2fb370_0 .net "ALUResultW", 31 0, v0x631dda2f3250_0;  alias, 1 drivers
v0x631dda2fb480_0 .net "ALUSrcD", 0 0, L_0x631dda30d230;  alias, 1 drivers
v0x631dda2fb520_0 .net "ALUSrcE", 0 0, v0x631dda2ef080_0;  alias, 1 drivers
v0x631dda2fb610_0 .net "AuiPCE", 31 0, L_0x631dda321280;  alias, 1 drivers
v0x631dda2fb720_0 .net "BranchD", 0 0, L_0x631dda30d740;  alias, 1 drivers
v0x631dda2fb850_0 .net "BranchE", 0 0, v0x631dda2ef260_0;  alias, 1 drivers
v0x631dda2fb8f0_0 .net "FlushD", 0 0, L_0x631dda322f20;  1 drivers
v0x631dda2fb990_0 .net "FlushE", 0 0, L_0x631dda30e0c0;  1 drivers
L_0x772caf65ff00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2fba80_0 .net "FlushM", 0 0, L_0x772caf65ff00;  1 drivers
L_0x772caf65ff48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2fbb70_0 .net "FlushW", 0 0, L_0x772caf65ff48;  1 drivers
v0x631dda2fbc60_0 .net "ImmExtD", 31 0, v0x631dda2e5cb0_0;  alias, 1 drivers
v0x631dda2fbd50_0 .net "ImmExtE", 31 0, v0x631dda2f00d0_0;  alias, 1 drivers
v0x631dda2fbe10_0 .net "ImmSrc", 1 0, L_0x631dda30d140;  alias, 1 drivers
v0x631dda2fbfe0_0 .net "Instr", 31 0, L_0x631dda321d60;  alias, 1 drivers
v0x631dda2fc0f0_0 .net "InstrD", 31 0, v0x631dda2f24c0_0;  alias, 1 drivers
v0x631dda2fc1b0_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  alias, 1 drivers
v0x631dda2fc270_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  alias, 1 drivers
v0x631dda2fc330_0 .net "InstrW", 31 0, v0x631dda2f33e0_0;  alias, 1 drivers
v0x631dda2fc440_0 .net "JalrD", 0 0, L_0x631dda30d650;  alias, 1 drivers
v0x631dda2fc4e0_0 .net "JalrE", 0 0, v0x631dda2ef500_0;  alias, 1 drivers
v0x631dda2fc5d0_0 .net "JumpD", 0 0, L_0x631dda30d5b0;  alias, 1 drivers
v0x631dda2fc670_0 .net "JumpE", 0 0, v0x631dda2ef690_0;  alias, 1 drivers
v0x631dda2fc710_0 .net "MemWriteD", 0 0, L_0x631dda30d2d0;  alias, 1 drivers
v0x631dda2fc7b0_0 .net "Mem_WrAddr", 31 0, L_0x631dda325ea0;  alias, 1 drivers
v0x631dda2fc870_0 .net "Mem_WrData", 31 0, L_0x631dda325f10;  alias, 1 drivers
v0x631dda2fc950_0 .net "MemwriteE", 0 0, v0x631dda2ef820_0;  1 drivers
v0x631dda2fca40_0 .net "MemwriteM", 0 0, v0x631dda2f14e0_0;  alias, 1 drivers
v0x631dda2fcae0_0 .net "PC", 31 0, v0x631dda2ee640_0;  alias, 1 drivers
v0x631dda2fcb80_0 .net "PCD", 31 0, v0x631dda2f26b0_0;  alias, 1 drivers
v0x631dda2fce50_0 .net "PCE", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda2fcfa0_0 .net "PCJalr", 31 0, L_0x631dda30df80;  alias, 1 drivers
v0x631dda2fd060_0 .net "PCM", 31 0, v0x631dda2f1620_0;  alias, 1 drivers
v0x631dda2fd170_0 .net "PCNext", 31 0, L_0x631dda30dee0;  alias, 1 drivers
v0x631dda2fd280_0 .net "PCPlus4", 31 0, L_0x631dda30e020;  alias, 1 drivers
v0x631dda2fd340_0 .net "PCPlus4D", 31 0, v0x631dda2f2850_0;  alias, 1 drivers
v0x631dda2fd450_0 .net "PCPlus4E", 31 0, v0x631dda2efb90_0;  alias, 1 drivers
v0x631dda2fd560_0 .net "PCPlus4M", 31 0, v0x631dda2f17c0_0;  alias, 1 drivers
v0x631dda2fd620_0 .net "PCPlus4W", 31 0, v0x631dda2f3680_0;  alias, 1 drivers
v0x631dda2fd730_0 .net "PCSrc", 0 0, L_0x631dda30dd50;  1 drivers
v0x631dda2fd820_0 .net "PCTargetE", 31 0, L_0x631dda31e250;  alias, 1 drivers
v0x631dda2fd930_0 .net "PCW", 31 0, v0x631dda2f3760_0;  alias, 1 drivers
v0x631dda2fd9f0_0 .net "ReadDataM", 31 0, v0x631dda2df800_0;  alias, 1 drivers
v0x631dda2fdae0_0 .net "ReadDataW", 31 0, v0x631dda2f3990_0;  alias, 1 drivers
v0x631dda2fdbf0_0 .net "RegWriteD", 0 0, L_0x631dda30d0a0;  alias, 1 drivers
v0x631dda2fdc90_0 .net "RegWriteE", 0 0, v0x631dda2efd60_0;  alias, 1 drivers
v0x631dda2fdd80_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  alias, 1 drivers
v0x631dda2fde20_0 .net "RegWriteW", 0 0, v0x631dda2f3af0_0;  alias, 1 drivers
v0x631dda2fdec0_0 .net "ResultSrcD", 1 0, L_0x631dda30d430;  alias, 1 drivers
v0x631dda2fdf80_0 .net "ResultSrcE", 1 0, v0x631dda2eff30_0;  alias, 1 drivers
v0x631dda2fe090_0 .net "ResultSrcM", 1 0, v0x631dda2f1a70_0;  alias, 1 drivers
v0x631dda2fe1a0_0 .net "ResultSrcW", 1 0, v0x631dda2f3c60_0;  alias, 1 drivers
v0x631dda2fe2b0_0 .net "ResultW", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda2fe370_0 .net "SRCA", 31 0, L_0x631dda320710;  1 drivers
v0x631dda2fe480_0 .net "SRCB", 31 0, L_0x631dda320c80;  1 drivers
v0x631dda2fe590_0 .net "SrcAD", 31 0, L_0x631dda31f880;  alias, 1 drivers
v0x631dda2fe6a0_0 .net "SrcAE", 31 0, v0x631dda2f0230_0;  alias, 1 drivers
v0x631dda2fe7b0_0 .net "SrcB", 31 0, L_0x631dda320070;  alias, 1 drivers
L_0x772caf65ff90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2fe8c0_0 .net "StallD", 0 0, L_0x772caf65ff90;  1 drivers
L_0x772caf65ffd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2fe9b0_0 .net "StallE", 0 0, L_0x772caf65ffd8;  1 drivers
L_0x772caf65f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x772caf6600b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x772caf6aa8f8 .resolv tri, L_0x772caf65f0a8, L_0x772caf6600b0;
v0x631dda2feaa0_0 .net8 "StallF", 0 0, RS_0x772caf6aa8f8;  2 drivers
L_0x772caf660020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2feb90_0 .net "StallM", 0 0, L_0x772caf660020;  1 drivers
L_0x772caf660068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2ff090_0 .net "StallW", 0 0, L_0x772caf660068;  1 drivers
v0x631dda2ff180_0 .net "TakeBranchE", 0 0, v0x631dda2e5690_0;  alias, 1 drivers
v0x631dda2ff220_0 .net "WriteDataD", 31 0, L_0x631dda31fef0;  alias, 1 drivers
v0x631dda2ff310_0 .net "WriteDataE", 31 0, v0x631dda2f03f0_0;  alias, 1 drivers
v0x631dda2ff3b0_0 .net "WriteDataM", 31 0, v0x631dda2f1be0_0;  alias, 1 drivers
v0x631dda2ff4a0_0 .net "WriteDataW", 31 0, v0x631dda2f3e10_0;  alias, 1 drivers
v0x631dda2ff540_0 .net "ZeroE", 0 0, L_0x631dda3210f0;  alias, 1 drivers
v0x631dda2ff630_0 .net *"_ivl_1", 0 0, L_0x631dda30db60;  1 drivers
v0x631dda2ff6d0_0 .net *"_ivl_25", 19 0, L_0x631dda321320;  1 drivers
L_0x772caf65f450 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2ff770_0 .net/2u *"_ivl_26", 11 0, L_0x772caf65f450;  1 drivers
v0x631dda2ff810_0 .net *"_ivl_3", 0 0, L_0x631dda30dbd0;  1 drivers
v0x631dda2ff8b0_0 .net *"_ivl_31", 19 0, L_0x631dda321630;  1 drivers
L_0x772caf65f498 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2ff950_0 .net/2u *"_ivl_32", 11 0, L_0x772caf65f498;  1 drivers
v0x631dda2ff9f0_0 .net *"_ivl_5", 0 0, L_0x631dda30dc90;  1 drivers
L_0x772caf65f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2ffa90_0 .net/2u *"_ivl_6", 0 0, L_0x772caf65f018;  1 drivers
L_0x772caf65f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2ffb30_0 .net/2u *"_ivl_8", 0 0, L_0x772caf65f060;  1 drivers
v0x631dda2ffbd0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2ffc70_0 .net "funct3M", 2 0, L_0x631dda325f80;  alias, 1 drivers
v0x631dda2ffd10_0 .net "lAuiPCE", 31 0, L_0x631dda321590;  alias, 1 drivers
v0x631dda2ffe00_0 .net "lAuiPCM", 31 0, v0x631dda2f1fb0_0;  alias, 1 drivers
v0x631dda2ffea0_0 .net "lAuiPCW", 31 0, v0x631dda2f4310_0;  alias, 1 drivers
v0x631dda2fff90_0 .net "pc_fwd_sel", 0 0, v0x631dda2eaca0_0;  1 drivers
v0x631dda300080_0 .net "pcforward", 31 0, L_0x631dda320e50;  1 drivers
v0x631dda300120_0 .net "regAD", 1 0, v0x631dda2eaf20_0;  1 drivers
v0x631dda300210_0 .net "regBD", 1 0, v0x631dda2eb000_0;  1 drivers
v0x631dda300300_0 .net "reset", 0 0, v0x631dda30c730_0;  alias, 1 drivers
v0x631dda3003a0_0 .net "sralD", 0 0, v0x631dda2e18a0_0;  alias, 1 drivers
v0x631dda300440_0 .net "sralE", 0 0, v0x631dda2f07f0_0;  alias, 1 drivers
v0x631dda300530_0 .net "srcA_con", 1 0, v0x631dda2eb460_0;  1 drivers
v0x631dda300620_0 .net "srcB_con", 1 0, v0x631dda2eb540_0;  1 drivers
v0x631dda300710_0 .net "src_a", 31 0, L_0x631dda31e8e0;  1 drivers
v0x631dda300820_0 .net "src_b", 31 0, L_0x631dda31ef10;  1 drivers
L_0x631dda30dd50 .functor MUXZ 1, L_0x772caf65f060, L_0x772caf65f018, L_0x631dda30dc90, C4<>;
L_0x631dda31f0b0 .part v0x631dda2f24c0_0, 15, 5;
L_0x631dda31f260 .part v0x631dda2f24c0_0, 20, 5;
L_0x631dda31f300 .part v0x631dda2f33e0_0, 7, 5;
L_0x631dda31f3d0 .part v0x631dda2f24c0_0, 7, 25;
L_0x631dda321320 .part v0x631dda2ef3c0_0, 12, 20;
L_0x631dda321400 .concat [ 12 20 0 0], L_0x772caf65f450, L_0x631dda321320;
L_0x631dda321630 .part v0x631dda2ef3c0_0, 12, 20;
L_0x631dda321940 .concat [ 12 20 0 0], L_0x772caf65f498, L_0x631dda321630;
L_0x631dda321ad0 .part v0x631dda2ef3c0_0, 5, 1;
L_0x631dda321c20 .part v0x631dda2ef3c0_0, 12, 3;
L_0x631dda321cc0 .part v0x631dda2e47e0_0, 0, 1;
L_0x631dda321dd0 .part v0x631dda2e47e0_0, 31, 1;
L_0x631dda325f80 .part v0x631dda2f1330_0, 12, 3;
S_0x631dda2e3d90 .scope module, "alu" "alu" 13 89, 14 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /INPUT 1 "sral";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /OUTPUT 1 "zero";
P_0x631dda2e3f70 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
L_0x772caf65f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2e4240_0 .net/2u *"_ivl_0", 31 0, L_0x772caf65f378;  1 drivers
v0x631dda2e4340_0 .net *"_ivl_2", 0 0, L_0x631dda320ef0;  1 drivers
L_0x772caf65f3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e4400_0 .net/2u *"_ivl_4", 0 0, L_0x772caf65f3c0;  1 drivers
L_0x772caf65f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e44f0_0 .net/2u *"_ivl_6", 0 0, L_0x772caf65f408;  1 drivers
v0x631dda2e45d0_0 .net "a", 31 0, L_0x631dda320710;  alias, 1 drivers
v0x631dda2e4700_0 .net "alu_ctrl", 2 0, v0x631dda2eeed0_0;  alias, 1 drivers
v0x631dda2e47e0_0 .var "alu_out", 31 0;
v0x631dda2e48c0_0 .net "b", 31 0, L_0x631dda320c80;  alias, 1 drivers
v0x631dda2e49a0_0 .net "sral", 0 0, v0x631dda2f07f0_0;  alias, 1 drivers
v0x631dda2e4a60_0 .net "zero", 0 0, L_0x631dda3210f0;  alias, 1 drivers
E_0x631dda2e41b0 .event edge, v0x631dda2e49a0_0, v0x631dda2e4700_0, v0x631dda2e48c0_0, v0x631dda2e45d0_0;
L_0x631dda320ef0 .cmp/eq 32, v0x631dda2e47e0_0, L_0x772caf65f378;
L_0x631dda3210f0 .functor MUXZ 1, L_0x772caf65f408, L_0x772caf65f3c0, L_0x631dda320ef0, C4<>;
S_0x631dda2e4c20 .scope module, "auipcadder" "adder" 13 90, 15 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x631dda2e4dd0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x631dda2e4f50_0 .net "a", 31 0, L_0x631dda321400;  1 drivers
v0x631dda2e5050_0 .net "b", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda2e5130_0 .net "sum", 31 0, L_0x631dda321280;  alias, 1 drivers
L_0x631dda321280 .arith/sum 32, L_0x631dda321400, v0x631dda2ef9a0_0;
S_0x631dda2e52a0 .scope module, "bu" "branching_unit" 13 92, 16 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /INPUT 1 "ALU1";
    .port_info 3 /INPUT 1 "ALUR31";
    .port_info 4 /OUTPUT 1 "Branch";
v0x631dda2e5510_0 .net "ALU1", 0 0, L_0x631dda321cc0;  1 drivers
v0x631dda2e55d0_0 .net "ALUR31", 0 0, L_0x631dda321dd0;  1 drivers
v0x631dda2e5690_0 .var "Branch", 0 0;
v0x631dda2e5760_0 .net "Zero", 0 0, L_0x631dda3210f0;  alias, 1 drivers
v0x631dda2e5830_0 .net "funct3", 2 0, L_0x631dda321c20;  1 drivers
E_0x631dda2e40d0 .event edge, v0x631dda2e5830_0, v0x631dda2e4a60_0, v0x631dda2e55d0_0, v0x631dda2e5510_0;
S_0x631dda2e59e0 .scope module, "ext" "imm_extend" 13 65, 17 3 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x631dda2e5cb0_0 .var "immext", 31 0;
v0x631dda2e5db0_0 .net "immsrc", 1 0, L_0x631dda30d140;  alias, 1 drivers
v0x631dda2e5ec0_0 .net "instr", 31 7, L_0x631dda31f3d0;  1 drivers
E_0x631dda2e5c30 .event edge, v0x631dda2e1ed0_0, v0x631dda2e5ec0_0;
S_0x631dda2e6000 .scope module, "hc" "hazard_control" 13 119, 18 1 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InstrD";
    .port_info 1 /INPUT 32 "InstrW";
    .port_info 2 /INPUT 32 "InstrM";
    .port_info 3 /INPUT 32 "InstrE";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /INPUT 1 "RegWriteM";
    .port_info 6 /INPUT 1 "RegWriteW";
    .port_info 7 /OUTPUT 2 "srcAE";
    .port_info 8 /OUTPUT 2 "srcBE";
    .port_info 9 /OUTPUT 2 "regAD";
    .port_info 10 /OUTPUT 2 "regBD";
    .port_info 11 /OUTPUT 1 "pc_fwd_sel";
    .port_info 12 /OUTPUT 1 "FlushD";
    .port_info 13 /OUTPUT 1 "FlushE";
    .port_info 14 /OUTPUT 1 "FlushM";
    .port_info 15 /OUTPUT 1 "FlushW";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "StallE";
    .port_info 18 /OUTPUT 1 "StallM";
    .port_info 19 /OUTPUT 1 "StallW";
    .port_info 20 /OUTPUT 1 "StallF";
L_0x631dda322f20 .functor BUFZ 1, L_0x631dda30dd50, C4<0>, C4<0>, C4<0>;
L_0x631dda30e0c0 .functor BUFZ 1, L_0x631dda30dd50, C4<0>, C4<0>, C4<0>;
v0x631dda2e6500_0 .net "FlushD", 0 0, L_0x631dda322f20;  alias, 1 drivers
v0x631dda2e65e0_0 .net "FlushE", 0 0, L_0x631dda30e0c0;  alias, 1 drivers
v0x631dda2e66a0_0 .net "FlushM", 0 0, L_0x772caf65ff00;  alias, 1 drivers
v0x631dda2e6740_0 .net "FlushW", 0 0, L_0x772caf65ff48;  alias, 1 drivers
v0x631dda2e6800_0 .net "InstrD", 31 0, v0x631dda2f24c0_0;  alias, 1 drivers
v0x631dda2e6930_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  alias, 1 drivers
v0x631dda2e6a10_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  alias, 1 drivers
v0x631dda2e6af0_0 .net "InstrW", 31 0, v0x631dda2f33e0_0;  alias, 1 drivers
v0x631dda2e6bd0_0 .net "PCSrc", 0 0, L_0x631dda30dd50;  alias, 1 drivers
v0x631dda2e6c90_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  alias, 1 drivers
v0x631dda2e6d50_0 .net "RegWriteW", 0 0, v0x631dda2f3af0_0;  alias, 1 drivers
v0x631dda2e6e10_0 .net "StallD", 0 0, L_0x772caf65ff90;  alias, 1 drivers
v0x631dda2e6ed0_0 .net "StallE", 0 0, L_0x772caf65ffd8;  alias, 1 drivers
v0x631dda2e6f90_0 .net8 "StallF", 0 0, RS_0x772caf6aa8f8;  alias, 2 drivers
v0x631dda2e7050_0 .net "StallM", 0 0, L_0x772caf660020;  alias, 1 drivers
v0x631dda2e7110_0 .net "StallW", 0 0, L_0x772caf660068;  alias, 1 drivers
L_0x772caf65fac8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x631dda2e71d0_0 .net/2u *"_ivl_100", 4 0, L_0x772caf65fac8;  1 drivers
v0x631dda2e72b0_0 .net *"_ivl_102", 0 0, L_0x631dda324c00;  1 drivers
L_0x772caf65fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7370_0 .net/2u *"_ivl_104", 0 0, L_0x772caf65fb10;  1 drivers
L_0x772caf65fb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7450_0 .net/2u *"_ivl_106", 0 0, L_0x772caf65fb58;  1 drivers
L_0x772caf65fba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7530_0 .net/2u *"_ivl_110", 1 0, L_0x772caf65fba0;  1 drivers
v0x631dda2e7610_0 .net *"_ivl_112", 0 0, L_0x631dda324fb0;  1 drivers
L_0x772caf65fbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e76d0_0 .net/2u *"_ivl_114", 0 0, L_0x772caf65fbe8;  1 drivers
L_0x772caf65fc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e77b0_0 .net/2u *"_ivl_116", 0 0, L_0x772caf65fc30;  1 drivers
L_0x772caf65fc78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7890_0 .net/2u *"_ivl_120", 1 0, L_0x772caf65fc78;  1 drivers
v0x631dda2e7970_0 .net *"_ivl_122", 0 0, L_0x631dda325390;  1 drivers
L_0x772caf65fcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7a30_0 .net/2u *"_ivl_124", 0 0, L_0x772caf65fcc0;  1 drivers
L_0x772caf65fd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7b10_0 .net/2u *"_ivl_126", 0 0, L_0x772caf65fd08;  1 drivers
L_0x772caf65fd50 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7bf0_0 .net/2u *"_ivl_130", 2 0, L_0x772caf65fd50;  1 drivers
v0x631dda2e7cd0_0 .net *"_ivl_132", 0 0, L_0x631dda325780;  1 drivers
L_0x772caf65fd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7d90_0 .net/2u *"_ivl_134", 0 0, L_0x772caf65fd98;  1 drivers
L_0x772caf65fde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7e70_0 .net/2u *"_ivl_136", 0 0, L_0x772caf65fde0;  1 drivers
L_0x772caf65fe28 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x631dda2e7f50_0 .net/2u *"_ivl_140", 2 0, L_0x772caf65fe28;  1 drivers
v0x631dda2e8240_0 .net *"_ivl_142", 0 0, L_0x631dda325a90;  1 drivers
L_0x772caf65fe70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8300_0 .net/2u *"_ivl_144", 0 0, L_0x772caf65fe70;  1 drivers
L_0x772caf65feb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e83e0_0 .net/2u *"_ivl_146", 0 0, L_0x772caf65feb8;  1 drivers
v0x631dda2e84c0_0 .net *"_ivl_22", 0 0, L_0x631dda322e00;  1 drivers
L_0x772caf65f4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8580_0 .net/2u *"_ivl_24", 0 0, L_0x772caf65f4e0;  1 drivers
L_0x772caf65f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8660_0 .net/2u *"_ivl_26", 0 0, L_0x772caf65f528;  1 drivers
v0x631dda2e8740_0 .net *"_ivl_30", 0 0, L_0x631dda323150;  1 drivers
L_0x772caf65f570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8800_0 .net/2u *"_ivl_32", 0 0, L_0x772caf65f570;  1 drivers
L_0x772caf65f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e88e0_0 .net/2u *"_ivl_34", 0 0, L_0x772caf65f5b8;  1 drivers
v0x631dda2e89c0_0 .net *"_ivl_38", 0 0, L_0x631dda323450;  1 drivers
L_0x772caf65f600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8a80_0 .net/2u *"_ivl_40", 0 0, L_0x772caf65f600;  1 drivers
L_0x772caf65f648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8b60_0 .net/2u *"_ivl_42", 0 0, L_0x772caf65f648;  1 drivers
v0x631dda2e8c40_0 .net *"_ivl_46", 0 0, L_0x631dda323760;  1 drivers
L_0x772caf65f690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8d00_0 .net/2u *"_ivl_48", 0 0, L_0x772caf65f690;  1 drivers
L_0x772caf65f6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8de0_0 .net/2u *"_ivl_50", 0 0, L_0x772caf65f6d8;  1 drivers
L_0x772caf65f720 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x631dda2e8ec0_0 .net/2u *"_ivl_54", 4 0, L_0x772caf65f720;  1 drivers
v0x631dda2e8fa0_0 .net *"_ivl_56", 0 0, L_0x631dda323a60;  1 drivers
L_0x772caf65f768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9060_0 .net/2u *"_ivl_58", 0 0, L_0x772caf65f768;  1 drivers
L_0x772caf65f7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9140_0 .net/2u *"_ivl_60", 0 0, L_0x772caf65f7b0;  1 drivers
L_0x772caf65f7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9220_0 .net/2u *"_ivl_64", 4 0, L_0x772caf65f7f8;  1 drivers
v0x631dda2e9300_0 .net *"_ivl_66", 0 0, L_0x631dda323cd0;  1 drivers
L_0x772caf65f840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e93c0_0 .net/2u *"_ivl_68", 0 0, L_0x772caf65f840;  1 drivers
L_0x772caf65f888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e94a0_0 .net/2u *"_ivl_70", 0 0, L_0x772caf65f888;  1 drivers
v0x631dda2e9580_0 .net *"_ivl_74", 0 0, L_0x631dda323ff0;  1 drivers
L_0x772caf65f8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9640_0 .net/2u *"_ivl_76", 0 0, L_0x772caf65f8d0;  1 drivers
L_0x772caf65f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9720_0 .net/2u *"_ivl_78", 0 0, L_0x772caf65f918;  1 drivers
v0x631dda2e9800_0 .net *"_ivl_82", 0 0, L_0x631dda324500;  1 drivers
L_0x772caf65f960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e98c0_0 .net/2u *"_ivl_84", 0 0, L_0x772caf65f960;  1 drivers
L_0x772caf65f9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e99a0_0 .net/2u *"_ivl_86", 0 0, L_0x772caf65f9a8;  1 drivers
L_0x772caf65f9f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9a80_0 .net/2u *"_ivl_90", 4 0, L_0x772caf65f9f0;  1 drivers
v0x631dda2e9b60_0 .net *"_ivl_92", 0 0, L_0x631dda324860;  1 drivers
L_0x772caf65fa38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9c20_0 .net/2u *"_ivl_94", 0 0, L_0x772caf65fa38;  1 drivers
L_0x772caf65fa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x631dda2e9d00_0 .net/2u *"_ivl_96", 0 0, L_0x772caf65fa80;  1 drivers
v0x631dda2e9de0_0 .net "_op2_0M", 0 0, L_0x631dda3254d0;  1 drivers
v0x631dda2e9ea0_0 .net "_op2_0W", 0 0, L_0x631dda325d10;  1 drivers
v0x631dda2e9f60_0 .net "_op_b00D", 0 0, L_0x631dda325200;  1 drivers
v0x631dda2ea020_0 .net "_op_b00E", 0 0, L_0x631dda3255f0;  1 drivers
v0x631dda2ea0e0_0 .net "_rs1D", 0 0, L_0x631dda324a40;  1 drivers
v0x631dda2ea1a0_0 .net "_rs1D_rdW", 0 0, L_0x631dda3243c0;  1 drivers
v0x631dda2ea260_0 .net "_rs1E", 0 0, L_0x631dda323800;  1 drivers
v0x631dda2ea320_0 .net "_rs1E_rdM", 0 0, L_0x631dda322f90;  1 drivers
v0x631dda2ea3e0_0 .net "_rs1E_rdW", 0 0, L_0x631dda3232c0;  1 drivers
v0x631dda2ea4a0_0 .net "_rs2D", 0 0, L_0x631dda324df0;  1 drivers
v0x631dda2ea560_0 .net "_rs2D_rdW", 0 0, L_0x631dda3246d0;  1 drivers
v0x631dda2ea620_0 .net "_rs2E", 0 0, L_0x631dda323e30;  1 drivers
v0x631dda2ea6e0_0 .net "_rs2E_rdM", 0 0, L_0x631dda3235d0;  1 drivers
v0x631dda2ea7a0_0 .net "_rs2E_rdW", 0 0, L_0x631dda3238a0;  1 drivers
v0x631dda2ea860_0 .net "op2_0M", 2 0, L_0x631dda322c00;  1 drivers
v0x631dda2ea940_0 .net "op2_0W", 2 0, L_0x631dda322d30;  1 drivers
v0x631dda2eaa20_0 .net "opD", 1 0, L_0x631dda3228c0;  1 drivers
v0x631dda2eab00_0 .net "opE", 1 0, L_0x631dda322960;  1 drivers
v0x631dda2eabe0_0 .net "op_6M", 0 0, L_0x631dda322a50;  1 drivers
v0x631dda2eaca0_0 .var "pc_fwd_sel", 0 0;
v0x631dda2ead60_0 .net "rdM", 4 0, L_0x631dda322740;  1 drivers
v0x631dda2eae40_0 .net "rdW", 4 0, L_0x631dda3227e0;  1 drivers
v0x631dda2eaf20_0 .var "regAD", 1 0;
v0x631dda2eb000_0 .var "regBD", 1 0;
v0x631dda2eb0e0_0 .net "rs1D", 4 0, L_0x631dda3224c0;  1 drivers
v0x631dda2eb1c0_0 .net "rs1E", 4 0, L_0x631dda322600;  1 drivers
v0x631dda2eb2a0_0 .net "rs2D", 4 0, L_0x631dda322560;  1 drivers
v0x631dda2eb380_0 .net "rs2E", 4 0, L_0x631dda3226a0;  1 drivers
v0x631dda2eb460_0 .var "srcAE", 1 0;
v0x631dda2eb540_0 .var "srcBE", 1 0;
E_0x631dda2e6430/0 .event edge, v0x631dda2e6c90_0, v0x631dda2ea320_0, v0x631dda2ea260_0, v0x631dda2e9de0_0;
E_0x631dda2e6430/1 .event edge, v0x631dda2e6d50_0, v0x631dda2ea3e0_0, v0x631dda2ea1a0_0, v0x631dda2ea0e0_0;
E_0x631dda2e6430/2 .event edge, v0x631dda2ea6e0_0, v0x631dda2ea620_0, v0x631dda2ea020_0, v0x631dda2ea7a0_0;
E_0x631dda2e6430/3 .event edge, v0x631dda2ea560_0, v0x631dda2ea4a0_0, v0x631dda2e9f60_0, v0x631dda2eabe0_0;
E_0x631dda2e6430 .event/or E_0x631dda2e6430/0, E_0x631dda2e6430/1, E_0x631dda2e6430/2, E_0x631dda2e6430/3;
L_0x631dda3224c0 .part v0x631dda2f24c0_0, 15, 5;
L_0x631dda322560 .part v0x631dda2f24c0_0, 20, 5;
L_0x631dda322600 .part v0x631dda2ef3c0_0, 15, 5;
L_0x631dda3226a0 .part v0x631dda2ef3c0_0, 20, 5;
L_0x631dda322740 .part v0x631dda2f1330_0, 7, 5;
L_0x631dda3227e0 .part v0x631dda2f33e0_0, 7, 5;
L_0x631dda3228c0 .part v0x631dda2f24c0_0, 4, 2;
L_0x631dda322960 .part v0x631dda2ef3c0_0, 4, 2;
L_0x631dda322a50 .part v0x631dda2f1330_0, 6, 1;
L_0x631dda322c00 .part v0x631dda2f1330_0, 0, 3;
L_0x631dda322d30 .part v0x631dda2f33e0_0, 0, 3;
L_0x631dda322e00 .cmp/eq 5, L_0x631dda322600, L_0x631dda322740;
L_0x631dda322f90 .functor MUXZ 1, L_0x772caf65f528, L_0x772caf65f4e0, L_0x631dda322e00, C4<>;
L_0x631dda323150 .cmp/eq 5, L_0x631dda322600, L_0x631dda3227e0;
L_0x631dda3232c0 .functor MUXZ 1, L_0x772caf65f5b8, L_0x772caf65f570, L_0x631dda323150, C4<>;
L_0x631dda323450 .cmp/eq 5, L_0x631dda3226a0, L_0x631dda322740;
L_0x631dda3235d0 .functor MUXZ 1, L_0x772caf65f648, L_0x772caf65f600, L_0x631dda323450, C4<>;
L_0x631dda323760 .cmp/eq 5, L_0x631dda3226a0, L_0x631dda3227e0;
L_0x631dda3238a0 .functor MUXZ 1, L_0x772caf65f6d8, L_0x772caf65f690, L_0x631dda323760, C4<>;
L_0x631dda323a60 .cmp/ne 5, L_0x631dda322600, L_0x772caf65f720;
L_0x631dda323800 .functor MUXZ 1, L_0x772caf65f7b0, L_0x772caf65f768, L_0x631dda323a60, C4<>;
L_0x631dda323cd0 .cmp/ne 5, L_0x631dda3226a0, L_0x772caf65f7f8;
L_0x631dda323e30 .functor MUXZ 1, L_0x772caf65f888, L_0x772caf65f840, L_0x631dda323cd0, C4<>;
L_0x631dda323ff0 .cmp/eq 5, L_0x631dda3224c0, L_0x631dda3227e0;
L_0x631dda3243c0 .functor MUXZ 1, L_0x772caf65f918, L_0x772caf65f8d0, L_0x631dda323ff0, C4<>;
L_0x631dda324500 .cmp/eq 5, L_0x631dda322560, L_0x631dda3227e0;
L_0x631dda3246d0 .functor MUXZ 1, L_0x772caf65f9a8, L_0x772caf65f960, L_0x631dda324500, C4<>;
L_0x631dda324860 .cmp/ne 5, L_0x631dda3224c0, L_0x772caf65f9f0;
L_0x631dda324a40 .functor MUXZ 1, L_0x772caf65fa80, L_0x772caf65fa38, L_0x631dda324860, C4<>;
L_0x631dda324c00 .cmp/ne 5, L_0x631dda322560, L_0x772caf65fac8;
L_0x631dda324df0 .functor MUXZ 1, L_0x772caf65fb58, L_0x772caf65fb10, L_0x631dda324c00, C4<>;
L_0x631dda324fb0 .cmp/ne 2, L_0x631dda3228c0, L_0x772caf65fba0;
L_0x631dda325200 .functor MUXZ 1, L_0x772caf65fc30, L_0x772caf65fbe8, L_0x631dda324fb0, C4<>;
L_0x631dda325390 .cmp/ne 2, L_0x631dda322960, L_0x772caf65fc78;
L_0x631dda3255f0 .functor MUXZ 1, L_0x772caf65fd08, L_0x772caf65fcc0, L_0x631dda325390, C4<>;
L_0x631dda325780 .cmp/eq 3, L_0x631dda322c00, L_0x772caf65fd50;
L_0x631dda3254d0 .functor MUXZ 1, L_0x772caf65fde0, L_0x772caf65fd98, L_0x631dda325780, C4<>;
L_0x631dda325a90 .cmp/eq 3, L_0x631dda322d30, L_0x772caf65fe28;
L_0x631dda325d10 .functor MUXZ 1, L_0x772caf65feb8, L_0x772caf65fe70, L_0x631dda325a90, C4<>;
S_0x631dda2eb8c0 .scope module, "jalrmux" "mux2" 13 45, 19 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x631dda2eba50 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x631dda2ebaf0_0 .net "d0", 31 0, L_0x631dda30dee0;  alias, 1 drivers
v0x631dda2ebbf0_0 .net "d1", 31 0, v0x631dda2e47e0_0;  alias, 1 drivers
v0x631dda2ebce0_0 .net "sel", 0 0, v0x631dda2ef500_0;  alias, 1 drivers
v0x631dda2ebdb0_0 .net "y", 31 0, L_0x631dda30df80;  alias, 1 drivers
L_0x631dda30df80 .functor MUXZ 32, L_0x631dda30dee0, v0x631dda2e47e0_0, v0x631dda2ef500_0, C4<>;
S_0x631dda2ebf20 .scope module, "lauipcmux" "mux2" 13 91, 19 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x631dda2ec100 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x631dda2ec1d0_0 .net "d0", 31 0, L_0x631dda321280;  alias, 1 drivers
v0x631dda2ec2e0_0 .net "d1", 31 0, L_0x631dda321940;  1 drivers
v0x631dda2ec3a0_0 .net "sel", 0 0, L_0x631dda321ad0;  1 drivers
v0x631dda2ec470_0 .net "y", 31 0, L_0x631dda321590;  alias, 1 drivers
L_0x631dda321590 .functor MUXZ 32, L_0x631dda321280, L_0x631dda321940, L_0x631dda321ad0, C4<>;
S_0x631dda2ec600 .scope module, "pcadd4" "adder" 13 52, 15 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x631dda2ec7e0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x631dda2ec8f0_0 .net "a", 31 0, v0x631dda2ee640_0;  alias, 1 drivers
L_0x772caf65f0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x631dda2eca00_0 .net "b", 31 0, L_0x772caf65f0f0;  1 drivers
v0x631dda2ecac0_0 .net "sum", 31 0, L_0x631dda30e020;  alias, 1 drivers
L_0x631dda30e020 .arith/sum 32, v0x631dda2ee640_0, L_0x772caf65f0f0;
S_0x631dda2ecc30 .scope module, "pcaddbranch" "adder" 13 63, 15 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
P_0x631dda2e61e0 .param/l "WIDTH" 0 15 4, +C4<00000000000000000000000000100000>;
v0x631dda2ecf70_0 .net "a", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda2ed080_0 .net "b", 31 0, v0x631dda2f00d0_0;  alias, 1 drivers
v0x631dda2ed140_0 .net "sum", 31 0, L_0x631dda31e250;  alias, 1 drivers
L_0x631dda31e250 .arith/sum 32, v0x631dda2ef9a0_0, v0x631dda2f00d0_0;
S_0x631dda2ed2b0 .scope module, "pcfrwd" "mux2" 13 87, 19 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x631dda2ed490 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x631dda2ed590_0 .net "d0", 31 0, v0x631dda2f17c0_0;  alias, 1 drivers
v0x631dda2ed670_0 .net "d1", 31 0, v0x631dda2f1fb0_0;  alias, 1 drivers
v0x631dda2ed750_0 .net "sel", 0 0, v0x631dda2eaca0_0;  alias, 1 drivers
v0x631dda2ed850_0 .net "y", 31 0, L_0x631dda320e50;  alias, 1 drivers
L_0x631dda320e50 .functor MUXZ 32, v0x631dda2f17c0_0, v0x631dda2f1fb0_0, v0x631dda2eaca0_0, C4<>;
S_0x631dda2ed9a0 .scope module, "pcmux" "mux2" 13 44, 19 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x631dda2edb80 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x631dda2edc50_0 .net "d0", 31 0, L_0x631dda30e020;  alias, 1 drivers
v0x631dda2edd60_0 .net "d1", 31 0, L_0x631dda31e250;  alias, 1 drivers
v0x631dda2ede30_0 .net "sel", 0 0, L_0x631dda30dd50;  alias, 1 drivers
v0x631dda2edf30_0 .net "y", 31 0, L_0x631dda30dee0;  alias, 1 drivers
L_0x631dda30dee0 .functor MUXZ 32, L_0x631dda30e020, L_0x631dda31e250, L_0x631dda30dd50, C4<>;
S_0x631dda2ee050 .scope module, "pcreg" "reset_ff" 13 51, 20 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x631dda2ee230 .param/l "WIDTH" 0 20 4, +C4<00000000000000000000000000100000>;
v0x631dda2ee380_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2ee470_0 .net8 "clr", 0 0, RS_0x772caf6aa8f8;  alias, 2 drivers
v0x631dda2ee540_0 .net "d", 31 0, L_0x631dda30df80;  alias, 1 drivers
v0x631dda2ee640_0 .var "q", 31 0;
v0x631dda2ee730_0 .net "rst", 0 0, v0x631dda30c730_0;  alias, 1 drivers
S_0x631dda2ee8a0 .scope module, "plde" "pl_reg_de" 13 72, 21 3 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4D";
    .port_info 4 /INPUT 32 "InstrD";
    .port_info 5 /INPUT 32 "PCD";
    .port_info 6 /INPUT 32 "SrcAD";
    .port_info 7 /INPUT 32 "WriteDataD";
    .port_info 8 /INPUT 32 "SignImmD";
    .port_info 9 /INPUT 1 "ALUSrcD";
    .port_info 10 /INPUT 1 "sralD";
    .port_info 11 /INPUT 1 "RegWriteD";
    .port_info 12 /INPUT 3 "ALUControlD";
    .port_info 13 /INPUT 2 "ResultSrcD";
    .port_info 14 /INPUT 1 "BranchD";
    .port_info 15 /INPUT 1 "JumpD";
    .port_info 16 /INPUT 1 "JalrD";
    .port_info 17 /INPUT 1 "MemWriteD";
    .port_info 18 /OUTPUT 32 "PCPlus4E";
    .port_info 19 /OUTPUT 32 "InstrE";
    .port_info 20 /OUTPUT 32 "PCE";
    .port_info 21 /OUTPUT 32 "SrcAE";
    .port_info 22 /OUTPUT 32 "WriteDataE";
    .port_info 23 /OUTPUT 32 "SignImmE";
    .port_info 24 /OUTPUT 1 "ALUSrcE";
    .port_info 25 /OUTPUT 1 "sralE";
    .port_info 26 /OUTPUT 1 "RegWriteE";
    .port_info 27 /OUTPUT 3 "ALUControlE";
    .port_info 28 /OUTPUT 2 "ResultSrcE";
    .port_info 29 /OUTPUT 1 "BranchE";
    .port_info 30 /OUTPUT 1 "JumpE";
    .port_info 31 /OUTPUT 1 "JalrE";
    .port_info 32 /OUTPUT 1 "MemwriteE";
v0x631dda2eeda0_0 .net "ALUControlD", 2 0, v0x631dda2e1400_0;  alias, 1 drivers
v0x631dda2eeed0_0 .var "ALUControlE", 2 0;
v0x631dda2eef90_0 .net "ALUSrcD", 0 0, L_0x631dda30d230;  alias, 1 drivers
v0x631dda2ef080_0 .var "ALUSrcE", 0 0;
v0x631dda2ef120_0 .net "BranchD", 0 0, L_0x631dda30d740;  alias, 1 drivers
v0x631dda2ef260_0 .var "BranchE", 0 0;
v0x631dda2ef300_0 .net "InstrD", 31 0, v0x631dda2f24c0_0;  alias, 1 drivers
v0x631dda2ef3c0_0 .var "InstrE", 31 0;
v0x631dda2ef460_0 .net "JalrD", 0 0, L_0x631dda30d650;  alias, 1 drivers
v0x631dda2ef500_0 .var "JalrE", 0 0;
v0x631dda2ef5a0_0 .net "JumpD", 0 0, L_0x631dda30d5b0;  alias, 1 drivers
v0x631dda2ef690_0 .var "JumpE", 0 0;
v0x631dda2ef730_0 .net "MemWriteD", 0 0, L_0x631dda30d2d0;  alias, 1 drivers
v0x631dda2ef820_0 .var "MemwriteE", 0 0;
v0x631dda2ef8c0_0 .net "PCD", 31 0, v0x631dda2f26b0_0;  alias, 1 drivers
v0x631dda2ef9a0_0 .var "PCE", 31 0;
v0x631dda2efab0_0 .net "PCPlus4D", 31 0, v0x631dda2f2850_0;  alias, 1 drivers
v0x631dda2efb90_0 .var "PCPlus4E", 31 0;
v0x631dda2efc70_0 .net "RegWriteD", 0 0, L_0x631dda30d0a0;  alias, 1 drivers
v0x631dda2efd60_0 .var "RegWriteE", 0 0;
v0x631dda2efe20_0 .net "ResultSrcD", 1 0, L_0x631dda30d430;  alias, 1 drivers
v0x631dda2eff30_0 .var "ResultSrcE", 1 0;
v0x631dda2f0010_0 .net "SignImmD", 31 0, v0x631dda2e5cb0_0;  alias, 1 drivers
v0x631dda2f00d0_0 .var "SignImmE", 31 0;
v0x631dda2f0170_0 .net "SrcAD", 31 0, L_0x631dda31f880;  alias, 1 drivers
v0x631dda2f0230_0 .var "SrcAE", 31 0;
v0x631dda2f0310_0 .net "WriteDataD", 31 0, L_0x631dda31fef0;  alias, 1 drivers
v0x631dda2f03f0_0 .var "WriteDataE", 31 0;
v0x631dda2f04d0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2f05c0_0 .net "clr", 0 0, L_0x631dda30e0c0;  alias, 1 drivers
v0x631dda2f0660_0 .net "en", 0 0, L_0x772caf65ffd8;  alias, 1 drivers
v0x631dda2f0700_0 .net "sralD", 0 0, v0x631dda2e18a0_0;  alias, 1 drivers
v0x631dda2f07f0_0 .var "sralE", 0 0;
S_0x631dda2f0c50 .scope module, "plem" "pl_reg_em" 13 96, 22 3 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4E";
    .port_info 4 /INPUT 32 "ALUResultE";
    .port_info 5 /INPUT 32 "InstrE";
    .port_info 6 /INPUT 32 "PCE";
    .port_info 7 /INPUT 32 "WriteDataE";
    .port_info 8 /INPUT 32 "lAuiPCE";
    .port_info 9 /INPUT 1 "RegWriteE";
    .port_info 10 /INPUT 2 "ResultSrcE";
    .port_info 11 /INPUT 1 "MemwriteE";
    .port_info 12 /OUTPUT 32 "PCPlus4M";
    .port_info 13 /OUTPUT 32 "ALUResultM";
    .port_info 14 /OUTPUT 32 "InstrM";
    .port_info 15 /OUTPUT 32 "PCM";
    .port_info 16 /OUTPUT 32 "WriteDataM";
    .port_info 17 /OUTPUT 32 "lAuiPCM";
    .port_info 18 /OUTPUT 1 "RegWriteM";
    .port_info 19 /OUTPUT 2 "ResultSrcM";
    .port_info 20 /OUTPUT 1 "MemwriteM";
v0x631dda2f1030_0 .net "ALUResultE", 31 0, v0x631dda2e47e0_0;  alias, 1 drivers
v0x631dda2f1160_0 .var "ALUResultM", 31 0;
v0x631dda2f1240_0 .net "InstrE", 31 0, v0x631dda2ef3c0_0;  alias, 1 drivers
v0x631dda2f1330_0 .var "InstrM", 31 0;
v0x631dda2f13f0_0 .net "MemwriteE", 0 0, v0x631dda2ef820_0;  alias, 1 drivers
v0x631dda2f14e0_0 .var "MemwriteM", 0 0;
v0x631dda2f1580_0 .net "PCE", 31 0, v0x631dda2ef9a0_0;  alias, 1 drivers
v0x631dda2f1620_0 .var "PCM", 31 0;
v0x631dda2f1700_0 .net "PCPlus4E", 31 0, v0x631dda2efb90_0;  alias, 1 drivers
v0x631dda2f17c0_0 .var "PCPlus4M", 31 0;
v0x631dda2f1860_0 .net "RegWriteE", 0 0, v0x631dda2efd60_0;  alias, 1 drivers
v0x631dda2f1900_0 .var "RegWriteM", 0 0;
v0x631dda2f19a0_0 .net "ResultSrcE", 1 0, v0x631dda2eff30_0;  alias, 1 drivers
v0x631dda2f1a70_0 .var "ResultSrcM", 1 0;
v0x631dda2f1b10_0 .net "WriteDataE", 31 0, v0x631dda2f03f0_0;  alias, 1 drivers
v0x631dda2f1be0_0 .var "WriteDataM", 31 0;
v0x631dda2f1ca0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2f1d40_0 .net "clr", 0 0, L_0x772caf65ff00;  alias, 1 drivers
v0x631dda2f1e10_0 .net "en", 0 0, L_0x772caf660020;  alias, 1 drivers
v0x631dda2f1ee0_0 .net "lAuiPCE", 31 0, L_0x631dda321590;  alias, 1 drivers
v0x631dda2f1fb0_0 .var "lAuiPCM", 31 0;
S_0x631dda2f22e0 .scope module, "plfd" "pl_reg_fd" 13 58, 23 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /INPUT 32 "PCF";
    .port_info 5 /INPUT 32 "PCPlus4F";
    .port_info 6 /OUTPUT 32 "InstrD";
    .port_info 7 /OUTPUT 32 "PCD";
    .port_info 8 /OUTPUT 32 "PCPlus4D";
v0x631dda2f24c0_0 .var "InstrD", 31 0;
v0x631dda2f25f0_0 .net "InstrF", 31 0, L_0x631dda321d60;  alias, 1 drivers
v0x631dda2f26b0_0 .var "PCD", 31 0;
v0x631dda2f27b0_0 .net "PCF", 31 0, v0x631dda2ee640_0;  alias, 1 drivers
v0x631dda2f2850_0 .var "PCPlus4D", 31 0;
v0x631dda2f2940_0 .net "PCPlus4F", 31 0, L_0x631dda30e020;  alias, 1 drivers
v0x631dda2f2a30_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2f2ad0_0 .net "clr", 0 0, L_0x631dda322f20;  alias, 1 drivers
v0x631dda2f2b70_0 .net "en", 0 0, L_0x772caf65ff90;  alias, 1 drivers
S_0x631dda2f2db0 .scope module, "plmw" "pl_reg_mw" 13 105, 24 3 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "PCPlus4M";
    .port_info 4 /INPUT 32 "WriteDataM";
    .port_info 5 /INPUT 32 "ALUResultM";
    .port_info 6 /INPUT 32 "InstrM";
    .port_info 7 /INPUT 32 "PCM";
    .port_info 8 /INPUT 32 "ReadDataM";
    .port_info 9 /INPUT 32 "lAuiPCM";
    .port_info 10 /INPUT 1 "RegWriteM";
    .port_info 11 /INPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 32 "PCPlus4W";
    .port_info 13 /OUTPUT 32 "WriteDataW";
    .port_info 14 /OUTPUT 32 "ALUResultW";
    .port_info 15 /OUTPUT 32 "InstrW";
    .port_info 16 /OUTPUT 32 "PCW";
    .port_info 17 /OUTPUT 32 "ReadDataW";
    .port_info 18 /OUTPUT 32 "lAuiPCW";
    .port_info 19 /OUTPUT 1 "RegWriteW";
    .port_info 20 /OUTPUT 2 "ResultSrcW";
v0x631dda2f3140_0 .net "ALUResultM", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda2f3250_0 .var "ALUResultW", 31 0;
v0x631dda2f3310_0 .net "InstrM", 31 0, v0x631dda2f1330_0;  alias, 1 drivers
v0x631dda2f33e0_0 .var "InstrW", 31 0;
v0x631dda2f34a0_0 .net "PCM", 31 0, v0x631dda2f1620_0;  alias, 1 drivers
v0x631dda2f3590_0 .net "PCPlus4M", 31 0, v0x631dda2f17c0_0;  alias, 1 drivers
v0x631dda2f3680_0 .var "PCPlus4W", 31 0;
v0x631dda2f3760_0 .var "PCW", 31 0;
v0x631dda2f3840_0 .net "ReadDataM", 31 0, v0x631dda2df800_0;  alias, 1 drivers
v0x631dda2f3990_0 .var "ReadDataW", 31 0;
v0x631dda2f3a50_0 .net "RegWriteM", 0 0, v0x631dda2f1900_0;  alias, 1 drivers
v0x631dda2f3af0_0 .var "RegWriteW", 0 0;
v0x631dda2f3b90_0 .net "ResultSrcM", 1 0, v0x631dda2f1a70_0;  alias, 1 drivers
v0x631dda2f3c60_0 .var "ResultSrcW", 1 0;
v0x631dda2f3d20_0 .net "WriteDataM", 31 0, v0x631dda2f1be0_0;  alias, 1 drivers
v0x631dda2f3e10_0 .var "WriteDataW", 31 0;
v0x631dda2f3ed0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2f4080_0 .net "clr", 0 0, L_0x772caf65ff48;  alias, 1 drivers
v0x631dda2f4150_0 .net "en", 0 0, L_0x772caf660068;  alias, 1 drivers
v0x631dda2f4220_0 .net "lAuiPCM", 31 0, v0x631dda2f1fb0_0;  alias, 1 drivers
v0x631dda2f4310_0 .var "lAuiPCW", 31 0;
S_0x631dda2f4670 .scope module, "rega" "mux4" 13 67, 25 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x631dda2f4960 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x631dda2f4ae0_0 .net *"_ivl_1", 0 0, L_0x631dda31f470;  1 drivers
v0x631dda2f4be0_0 .net *"_ivl_3", 0 0, L_0x631dda31f510;  1 drivers
v0x631dda2f4cc0_0 .net *"_ivl_4", 31 0, L_0x631dda31f5b0;  1 drivers
v0x631dda2f4db0_0 .net *"_ivl_7", 0 0, L_0x631dda31f650;  1 drivers
v0x631dda2f4e90_0 .net *"_ivl_8", 31 0, L_0x631dda31f720;  1 drivers
v0x631dda2f4fc0_0 .net "d0", 31 0, L_0x631dda31e8e0;  alias, 1 drivers
v0x631dda2f50a0_0 .net "d1", 31 0, L_0x631dda3222f0;  alias, 1 drivers
o0x772caf6ad9e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda2f5180_0 .net "d2", 31 0, o0x772caf6ad9e8;  0 drivers
o0x772caf6ada18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda2f5260_0 .net "d3", 31 0, o0x772caf6ada18;  0 drivers
v0x631dda2f5340_0 .net "sel", 1 0, v0x631dda2eaf20_0;  alias, 1 drivers
v0x631dda2f5400_0 .net "y", 31 0, L_0x631dda31f880;  alias, 1 drivers
L_0x631dda31f470 .part v0x631dda2eaf20_0, 1, 1;
L_0x631dda31f510 .part v0x631dda2eaf20_0, 0, 1;
L_0x631dda31f5b0 .functor MUXZ 32, o0x772caf6ad9e8, o0x772caf6ada18, L_0x631dda31f510, C4<>;
L_0x631dda31f650 .part v0x631dda2eaf20_0, 0, 1;
L_0x631dda31f720 .functor MUXZ 32, L_0x631dda31e8e0, L_0x631dda3222f0, L_0x631dda31f650, C4<>;
L_0x631dda31f880 .functor MUXZ 32, L_0x631dda31f720, L_0x631dda31f5b0, L_0x631dda31f470, C4<>;
S_0x631dda2f55b0 .scope module, "regb" "mux4" 13 68, 25 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x631dda2f5740 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x631dda2f58b0_0 .net *"_ivl_1", 0 0, L_0x631dda31fa00;  1 drivers
v0x631dda2f59b0_0 .net *"_ivl_3", 0 0, L_0x631dda31faa0;  1 drivers
v0x631dda2f5a90_0 .net *"_ivl_4", 31 0, L_0x631dda31fbd0;  1 drivers
v0x631dda2f5b80_0 .net *"_ivl_7", 0 0, L_0x631dda31fc70;  1 drivers
v0x631dda2f5c60_0 .net *"_ivl_8", 31 0, L_0x631dda31fd40;  1 drivers
v0x631dda2f5d90_0 .net "d0", 31 0, L_0x631dda31ef10;  alias, 1 drivers
v0x631dda2f5e70_0 .net "d1", 31 0, L_0x631dda3222f0;  alias, 1 drivers
o0x772caf6adc88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda2f5f30_0 .net "d2", 31 0, o0x772caf6adc88;  0 drivers
o0x772caf6adcb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x631dda2f5ff0_0 .net "d3", 31 0, o0x772caf6adcb8;  0 drivers
v0x631dda2f60d0_0 .net "sel", 1 0, v0x631dda2eb000_0;  alias, 1 drivers
v0x631dda2f61c0_0 .net "y", 31 0, L_0x631dda31fef0;  alias, 1 drivers
L_0x631dda31fa00 .part v0x631dda2eb000_0, 1, 1;
L_0x631dda31faa0 .part v0x631dda2eb000_0, 0, 1;
L_0x631dda31fbd0 .functor MUXZ 32, o0x772caf6adc88, o0x772caf6adcb8, L_0x631dda31faa0, C4<>;
L_0x631dda31fc70 .part v0x631dda2eb000_0, 0, 1;
L_0x631dda31fd40 .functor MUXZ 32, L_0x631dda31ef10, L_0x631dda3222f0, L_0x631dda31fc70, C4<>;
L_0x631dda31fef0 .functor MUXZ 32, L_0x631dda31fd40, L_0x631dda31fbd0, L_0x631dda31fa00, C4<>;
S_0x631dda2f6370 .scope module, "resultmux" "mux4" 13 112, 25 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x631dda2f6500 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x631dda2f6700_0 .net *"_ivl_1", 0 0, L_0x631dda321e70;  1 drivers
v0x631dda2f6800_0 .net *"_ivl_3", 0 0, L_0x631dda321f10;  1 drivers
v0x631dda2f68e0_0 .net *"_ivl_4", 31 0, L_0x631dda321fb0;  1 drivers
v0x631dda2f69d0_0 .net *"_ivl_7", 0 0, L_0x631dda322050;  1 drivers
v0x631dda2f6ab0_0 .net *"_ivl_8", 31 0, L_0x631dda322200;  1 drivers
v0x631dda2f6be0_0 .net "d0", 31 0, v0x631dda2f3250_0;  alias, 1 drivers
v0x631dda2f6ca0_0 .net "d1", 31 0, v0x631dda2f3990_0;  alias, 1 drivers
v0x631dda2f6d70_0 .net "d2", 31 0, v0x631dda2f3680_0;  alias, 1 drivers
v0x631dda2f6e40_0 .net "d3", 31 0, v0x631dda2f4310_0;  alias, 1 drivers
v0x631dda2f6f10_0 .net "sel", 1 0, v0x631dda2f3c60_0;  alias, 1 drivers
v0x631dda2f6fe0_0 .net "y", 31 0, L_0x631dda3222f0;  alias, 1 drivers
L_0x631dda321e70 .part v0x631dda2f3c60_0, 1, 1;
L_0x631dda321f10 .part v0x631dda2f3c60_0, 0, 1;
L_0x631dda321fb0 .functor MUXZ 32, v0x631dda2f3680_0, v0x631dda2f4310_0, L_0x631dda321f10, C4<>;
L_0x631dda322050 .part v0x631dda2f3c60_0, 0, 1;
L_0x631dda322200 .functor MUXZ 32, v0x631dda2f3250_0, v0x631dda2f3990_0, L_0x631dda322050, C4<>;
L_0x631dda3222f0 .functor MUXZ 32, L_0x631dda322200, L_0x631dda321fb0, L_0x631dda321e70, C4<>;
S_0x631dda2f7180 .scope module, "rf" "reg_file" 13 64, 26 8 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /INPUT 5 "rd_addr2";
    .port_info 4 /INPUT 5 "wr_addr";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "rd_data1";
    .port_info 7 /OUTPUT 32 "rd_data2";
P_0x631dda2f7360 .param/l "DATA_WIDTH" 0 26 8, +C4<00000000000000000000000000100000>;
v0x631dda2f75b0_0 .net *"_ivl_0", 31 0, L_0x631dda31e400;  1 drivers
v0x631dda2f76b0_0 .net *"_ivl_10", 6 0, L_0x631dda31e720;  1 drivers
L_0x772caf65f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7790_0 .net *"_ivl_13", 1 0, L_0x772caf65f1c8;  1 drivers
L_0x772caf65f210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7880_0 .net/2u *"_ivl_14", 31 0, L_0x772caf65f210;  1 drivers
v0x631dda2f7960_0 .net *"_ivl_18", 31 0, L_0x631dda31ea70;  1 drivers
L_0x772caf65f258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7a90_0 .net *"_ivl_21", 26 0, L_0x772caf65f258;  1 drivers
L_0x772caf65f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7b70_0 .net/2u *"_ivl_22", 31 0, L_0x772caf65f2a0;  1 drivers
v0x631dda2f7c50_0 .net *"_ivl_24", 0 0, L_0x631dda31eba0;  1 drivers
v0x631dda2f7d10_0 .net *"_ivl_26", 31 0, L_0x631dda31ec90;  1 drivers
v0x631dda2f7df0_0 .net *"_ivl_28", 6 0, L_0x631dda31ed80;  1 drivers
L_0x772caf65f138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7ed0_0 .net *"_ivl_3", 26 0, L_0x772caf65f138;  1 drivers
L_0x772caf65f2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631dda2f7fb0_0 .net *"_ivl_31", 1 0, L_0x772caf65f2e8;  1 drivers
L_0x772caf65f330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f8090_0 .net/2u *"_ivl_32", 31 0, L_0x772caf65f330;  1 drivers
L_0x772caf65f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x631dda2f8170_0 .net/2u *"_ivl_4", 31 0, L_0x772caf65f180;  1 drivers
v0x631dda2f8250_0 .net *"_ivl_6", 0 0, L_0x631dda31e540;  1 drivers
v0x631dda2f8310_0 .net *"_ivl_8", 31 0, L_0x631dda31e680;  1 drivers
v0x631dda2f83f0_0 .net "clk", 0 0, v0x631dda30c0d0_0;  alias, 1 drivers
v0x631dda2f85a0_0 .net "rd_addr1", 4 0, L_0x631dda31f0b0;  1 drivers
v0x631dda2f8680_0 .net "rd_addr2", 4 0, L_0x631dda31f260;  1 drivers
v0x631dda2f8760_0 .net "rd_data1", 31 0, L_0x631dda31e8e0;  alias, 1 drivers
v0x631dda2f8820_0 .net "rd_data2", 31 0, L_0x631dda31ef10;  alias, 1 drivers
v0x631dda2f88f0 .array "reg_file_arr", 31 0, 31 0;
v0x631dda2f8990_0 .net "wr_addr", 4 0, L_0x631dda31f300;  1 drivers
v0x631dda2f8a70_0 .net "wr_data", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda2f8b30_0 .net "wr_en", 0 0, v0x631dda2f3af0_0;  alias, 1 drivers
L_0x631dda31e400 .concat [ 5 27 0 0], L_0x631dda31f0b0, L_0x772caf65f138;
L_0x631dda31e540 .cmp/ne 32, L_0x631dda31e400, L_0x772caf65f180;
L_0x631dda31e680 .array/port v0x631dda2f88f0, L_0x631dda31e720;
L_0x631dda31e720 .concat [ 5 2 0 0], L_0x631dda31f0b0, L_0x772caf65f1c8;
L_0x631dda31e8e0 .functor MUXZ 32, L_0x772caf65f210, L_0x631dda31e680, L_0x631dda31e540, C4<>;
L_0x631dda31ea70 .concat [ 5 27 0 0], L_0x631dda31f260, L_0x772caf65f258;
L_0x631dda31eba0 .cmp/ne 32, L_0x631dda31ea70, L_0x772caf65f2a0;
L_0x631dda31ec90 .array/port v0x631dda2f88f0, L_0x631dda31ed80;
L_0x631dda31ed80 .concat [ 5 2 0 0], L_0x631dda31f260, L_0x772caf65f2e8;
L_0x631dda31ef10 .functor MUXZ 32, L_0x772caf65f330, L_0x631dda31ec90, L_0x631dda31eba0, C4<>;
S_0x631dda2f8d20 .scope module, "sra" "mux4" 13 85, 25 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x631dda2f8eb0 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x631dda2f8ff0_0 .net *"_ivl_1", 0 0, L_0x631dda320220;  1 drivers
v0x631dda2f90f0_0 .net *"_ivl_3", 0 0, L_0x631dda3202c0;  1 drivers
v0x631dda2f91d0_0 .net *"_ivl_4", 31 0, L_0x631dda320360;  1 drivers
v0x631dda2f92c0_0 .net *"_ivl_7", 0 0, L_0x631dda320490;  1 drivers
v0x631dda2f93a0_0 .net *"_ivl_8", 31 0, L_0x631dda320560;  1 drivers
v0x631dda2f94d0_0 .net "d0", 31 0, v0x631dda2f0230_0;  alias, 1 drivers
v0x631dda2f9590_0 .net "d1", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda2f9680_0 .net "d2", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda2f9740_0 .net "d3", 31 0, L_0x631dda320e50;  alias, 1 drivers
v0x631dda2f9890_0 .net "sel", 1 0, v0x631dda2eb460_0;  alias, 1 drivers
v0x631dda2f9960_0 .net "y", 31 0, L_0x631dda320710;  alias, 1 drivers
L_0x631dda320220 .part v0x631dda2eb460_0, 1, 1;
L_0x631dda3202c0 .part v0x631dda2eb460_0, 0, 1;
L_0x631dda320360 .functor MUXZ 32, L_0x631dda3222f0, L_0x631dda320e50, L_0x631dda3202c0, C4<>;
L_0x631dda320490 .part v0x631dda2eb460_0, 0, 1;
L_0x631dda320560 .functor MUXZ 32, v0x631dda2f0230_0, v0x631dda2f1160_0, L_0x631dda320490, C4<>;
L_0x631dda320710 .functor MUXZ 32, L_0x631dda320560, L_0x631dda320360, L_0x631dda320220, C4<>;
S_0x631dda2f9b10 .scope module, "srb" "mux4" 13 86, 25 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "y";
P_0x631dda2f6b50 .param/l "WIDTH" 0 25 4, +C4<00000000000000000000000000100000>;
v0x631dda2f9e50_0 .net *"_ivl_1", 0 0, L_0x631dda3208e0;  1 drivers
v0x631dda2f9f50_0 .net *"_ivl_3", 0 0, L_0x631dda320980;  1 drivers
v0x631dda2fa030_0 .net *"_ivl_4", 31 0, L_0x631dda320a20;  1 drivers
v0x631dda2fa120_0 .net *"_ivl_7", 0 0, L_0x631dda320ac0;  1 drivers
v0x631dda2fa200_0 .net *"_ivl_8", 31 0, L_0x631dda320b90;  1 drivers
v0x631dda2fa330_0 .net "d0", 31 0, L_0x631dda320070;  alias, 1 drivers
v0x631dda2fa410_0 .net "d1", 31 0, v0x631dda2f1160_0;  alias, 1 drivers
v0x631dda2fa4d0_0 .net "d2", 31 0, L_0x631dda3222f0;  alias, 1 drivers
v0x631dda2fa590_0 .net "d3", 31 0, L_0x631dda320e50;  alias, 1 drivers
v0x631dda2fa650_0 .net "sel", 1 0, v0x631dda2eb540_0;  alias, 1 drivers
v0x631dda2fa710_0 .net "y", 31 0, L_0x631dda320c80;  alias, 1 drivers
L_0x631dda3208e0 .part v0x631dda2eb540_0, 1, 1;
L_0x631dda320980 .part v0x631dda2eb540_0, 0, 1;
L_0x631dda320a20 .functor MUXZ 32, L_0x631dda3222f0, L_0x631dda320e50, L_0x631dda320980, C4<>;
L_0x631dda320ac0 .part v0x631dda2eb540_0, 0, 1;
L_0x631dda320b90 .functor MUXZ 32, L_0x631dda320070, v0x631dda2f1160_0, L_0x631dda320ac0, C4<>;
L_0x631dda320c80 .functor MUXZ 32, L_0x631dda320b90, L_0x631dda320a20, L_0x631dda3208e0, C4<>;
S_0x631dda2fa890 .scope module, "srcbmux" "mux2" 13 79, 19 4 0, S_0x631dda2e3540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
P_0x631dda2faa70 .param/l "WIDTH" 0 19 4, +C4<00000000000000000000000000100000>;
v0x631dda2fac00_0 .net "d0", 31 0, v0x631dda2f03f0_0;  alias, 1 drivers
v0x631dda2fad30_0 .net "d1", 31 0, v0x631dda2f00d0_0;  alias, 1 drivers
v0x631dda2fae40_0 .net "sel", 0 0, v0x631dda2ef080_0;  alias, 1 drivers
v0x631dda2faee0_0 .net "y", 31 0, L_0x631dda320070;  alias, 1 drivers
L_0x631dda320070 .functor MUXZ 32, v0x631dda2f03f0_0, v0x631dda2f00d0_0, v0x631dda2ef080_0, C4<>;
    .scope S_0x631dda292ee0;
T_0 ;
    %wait E_0x631dda17ec90;
    %load/vec4 v0x631dda12c450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x631dda0de030_0;
    %assign/vec4 v0x631dda12c370_0, 0;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x631dda0de030_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x631dda0de030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x631dda12c370_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x631dda0de030_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x631dda0de030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x631dda12c370_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x631dda0de030_0;
    %assign/vec4 v0x631dda12c370_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x631dda2e1a60;
T_1 ;
    %wait E_0x631dda2e1290;
    %load/vec4 v0x631dda2e2660_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/z;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 23, 32, 7;
    %cmp/z;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 2336, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 896, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3600, 1536, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 1033, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 2320, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 3652, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 2370, 0, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 3960, 1816, 13;
    %store/vec4 v0x631dda2e24c0_0, 0, 13;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x631dda2e10b0;
T_2 ;
    %wait E_0x631dda2e1370;
    %load/vec4 v0x631dda2e1500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x631dda2e15e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %load/vec4 v0x631dda2e16d0_0;
    %load/vec4 v0x631dda2e1790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
T_2.15 ;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %load/vec4 v0x631dda2e16d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
T_2.17 ;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x631dda2e15e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631dda2e18a0_0, 0, 1;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x631dda2e1400_0, 0, 3;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x631dda2ee050;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2ee640_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x631dda2ee050;
T_4 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2ee730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2ee640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x631dda2ee470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x631dda2ee540_0;
    %assign/vec4 v0x631dda2ee640_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x631dda2f22e0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f24c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f26b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f2850_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x631dda2f22e0;
T_6 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2f2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f24c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f26b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f2850_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x631dda2f2b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x631dda2f25f0_0;
    %assign/vec4 v0x631dda2f24c0_0, 0;
    %load/vec4 v0x631dda2f27b0_0;
    %assign/vec4 v0x631dda2f26b0_0, 0;
    %load/vec4 v0x631dda2f2940_0;
    %assign/vec4 v0x631dda2f2850_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x631dda2f7180;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x631dda2f88f0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x631dda2f7180;
T_8 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2f8b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x631dda2f8a70_0;
    %load/vec4 v0x631dda2f8990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2f88f0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x631dda2e59e0;
T_9 ;
    %wait E_0x631dda2e5c30;
    %load/vec4 v0x631dda2e5db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2e5cb0_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2e5cb0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2e5cb0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e5cb0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x631dda2e5ec0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e5cb0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x631dda2ee8a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2efb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2ef3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2ef9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f0230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f03f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f00d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2ef080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2f07f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2efd60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x631dda2eeed0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eff30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2ef260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2ef690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2ef500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2ef820_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x631dda2ee8a0;
T_11 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2f05c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2efb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2ef3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2ef9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f0230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f03f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f00d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2ef080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2f07f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2efd60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x631dda2eeed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x631dda2eff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2ef260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2ef690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2ef500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2ef820_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x631dda2f0660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x631dda2ef300_0;
    %assign/vec4 v0x631dda2ef3c0_0, 0;
    %load/vec4 v0x631dda2efab0_0;
    %assign/vec4 v0x631dda2efb90_0, 0;
    %load/vec4 v0x631dda2ef8c0_0;
    %assign/vec4 v0x631dda2ef9a0_0, 0;
    %load/vec4 v0x631dda2f0170_0;
    %assign/vec4 v0x631dda2f0230_0, 0;
    %load/vec4 v0x631dda2f0310_0;
    %assign/vec4 v0x631dda2f03f0_0, 0;
    %load/vec4 v0x631dda2f0010_0;
    %assign/vec4 v0x631dda2f00d0_0, 0;
    %load/vec4 v0x631dda2eef90_0;
    %assign/vec4 v0x631dda2ef080_0, 0;
    %load/vec4 v0x631dda2f0700_0;
    %assign/vec4 v0x631dda2f07f0_0, 0;
    %load/vec4 v0x631dda2efc70_0;
    %assign/vec4 v0x631dda2efd60_0, 0;
    %load/vec4 v0x631dda2eeda0_0;
    %assign/vec4 v0x631dda2eeed0_0, 0;
    %load/vec4 v0x631dda2efe20_0;
    %assign/vec4 v0x631dda2eff30_0, 0;
    %load/vec4 v0x631dda2ef120_0;
    %assign/vec4 v0x631dda2ef260_0, 0;
    %load/vec4 v0x631dda2ef5a0_0;
    %assign/vec4 v0x631dda2ef690_0, 0;
    %load/vec4 v0x631dda2ef460_0;
    %assign/vec4 v0x631dda2ef500_0, 0;
    %load/vec4 v0x631dda2ef730_0;
    %assign/vec4 v0x631dda2ef820_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x631dda2e3d90;
T_12 ;
    %wait E_0x631dda2e41b0;
    %load/vec4 v0x631dda2e4700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v0x631dda2e49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %sub;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %add;
    %assign/vec4 v0x631dda2e47e0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x631dda2e45d0_0;
    %ix/getv 4, v0x631dda2e48c0_0;
    %shiftl 4;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %and;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %or;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.13, 8;
T_12.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.13, 8;
 ; End of false expr.
    %blend;
T_12.13;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %xor;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x631dda2e49a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x631dda2e45d0_0;
    %ix/getv 4, v0x631dda2e48c0_0;
    %shiftr 4;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0x631dda2e45d0_0;
    %ix/getv 4, v0x631dda2e48c0_0;
    %shiftr/s 4;
    %assign/vec4 v0x631dda2e47e0_0, 0;
T_12.15 ;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x631dda2e45d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x631dda2e48c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x631dda2e45d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.19, 8;
T_12.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.19, 8;
 ; End of false expr.
    %blend;
T_12.19;
    %assign/vec4 v0x631dda2e47e0_0, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x631dda2e45d0_0;
    %load/vec4 v0x631dda2e48c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.21, 8;
T_12.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.21, 8;
 ; End of false expr.
    %blend;
T_12.21;
    %assign/vec4 v0x631dda2e47e0_0, 0;
T_12.17 ;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x631dda2e52a0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x631dda2e52a0;
T_14 ;
    %wait E_0x631dda2e40d0;
    %load/vec4 v0x631dda2e5830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v0x631dda2e5760_0;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v0x631dda2e5760_0;
    %nor/r;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x631dda2e55d0_0;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x631dda2e55d0_0;
    %nor/r;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x631dda2e5510_0;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x631dda2e5510_0;
    %nor/r;
    %store/vec4 v0x631dda2e5690_0, 0, 1;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x631dda2f0c50;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f17c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f1160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f1330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f1620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f1be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f1fb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2f1900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2f1a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2f14e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x631dda2f0c50;
T_16 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2f1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f17c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f1160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f1330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f1620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f1be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631dda2f1fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2f1900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x631dda2f1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda2f14e0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x631dda2f1e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x631dda2f1700_0;
    %assign/vec4 v0x631dda2f17c0_0, 0;
    %load/vec4 v0x631dda2f1030_0;
    %assign/vec4 v0x631dda2f1160_0, 0;
    %load/vec4 v0x631dda2f1240_0;
    %assign/vec4 v0x631dda2f1330_0, 0;
    %load/vec4 v0x631dda2f1580_0;
    %assign/vec4 v0x631dda2f1620_0, 0;
    %load/vec4 v0x631dda2f1b10_0;
    %assign/vec4 v0x631dda2f1be0_0, 0;
    %load/vec4 v0x631dda2f1ee0_0;
    %assign/vec4 v0x631dda2f1fb0_0, 0;
    %load/vec4 v0x631dda2f1860_0;
    %assign/vec4 v0x631dda2f1900_0, 0;
    %load/vec4 v0x631dda2f19a0_0;
    %assign/vec4 v0x631dda2f1a70_0, 0;
    %load/vec4 v0x631dda2f13f0_0;
    %assign/vec4 v0x631dda2f14e0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x631dda2f2db0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f33e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f4310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2f3af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2f3c60_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0x631dda2f2db0;
T_18 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2f4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f33e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f3990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2f4310_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2f3af0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2f3c60_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x631dda2f4150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x631dda2f3590_0;
    %assign/vec4 v0x631dda2f3680_0, 0;
    %load/vec4 v0x631dda2f3d20_0;
    %assign/vec4 v0x631dda2f3e10_0, 0;
    %load/vec4 v0x631dda2f3140_0;
    %assign/vec4 v0x631dda2f3250_0, 0;
    %load/vec4 v0x631dda2f3310_0;
    %assign/vec4 v0x631dda2f33e0_0, 0;
    %load/vec4 v0x631dda2f34a0_0;
    %assign/vec4 v0x631dda2f3760_0, 0;
    %load/vec4 v0x631dda2f3840_0;
    %assign/vec4 v0x631dda2f3990_0, 0;
    %load/vec4 v0x631dda2f4220_0;
    %assign/vec4 v0x631dda2f4310_0, 0;
    %load/vec4 v0x631dda2f3a50_0;
    %assign/vec4 v0x631dda2f3af0_0, 0;
    %load/vec4 v0x631dda2f3b90_0;
    %assign/vec4 v0x631dda2f3c60_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x631dda2e6000;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb460_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eaf20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2eaca0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x631dda2e6000;
T_20 ;
    %wait E_0x631dda2e6430;
    %load/vec4 v0x631dda2e6c90_0;
    %load/vec4 v0x631dda2ea320_0;
    %and;
    %load/vec4 v0x631dda2ea260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x631dda2e9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x631dda2eb460_0, 0, 2;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x631dda2eb460_0, 0, 2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x631dda2e6d50_0;
    %load/vec4 v0x631dda2ea3e0_0;
    %and;
    %load/vec4 v0x631dda2ea260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x631dda2eb460_0, 0, 2;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb460_0, 0, 2;
T_20.5 ;
T_20.1 ;
    %load/vec4 v0x631dda2e6d50_0;
    %load/vec4 v0x631dda2ea1a0_0;
    %and;
    %load/vec4 v0x631dda2ea0e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x631dda2eaf20_0, 0, 2;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eaf20_0, 0, 2;
T_20.7 ;
    %load/vec4 v0x631dda2e6c90_0;
    %load/vec4 v0x631dda2ea6e0_0;
    %and;
    %load/vec4 v0x631dda2ea620_0;
    %and;
    %load/vec4 v0x631dda2ea020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x631dda2e9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x631dda2eb540_0, 0, 2;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x631dda2eb540_0, 0, 2;
T_20.11 ;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x631dda2e6d50_0;
    %load/vec4 v0x631dda2ea7a0_0;
    %and;
    %load/vec4 v0x631dda2ea620_0;
    %and;
    %load/vec4 v0x631dda2ea020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x631dda2eb540_0, 0, 2;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb540_0, 0, 2;
T_20.13 ;
T_20.9 ;
    %load/vec4 v0x631dda2e6d50_0;
    %load/vec4 v0x631dda2ea560_0;
    %and;
    %load/vec4 v0x631dda2ea4a0_0;
    %and;
    %load/vec4 v0x631dda2e9f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x631dda2eb000_0, 0, 2;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631dda2eb000_0, 0, 2;
T_20.15 ;
    %load/vec4 v0x631dda2e6c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v0x631dda2eabe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2eaca0_0, 0, 1;
    %jmp T_20.21;
T_20.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631dda2eaca0_0, 0, 1;
    %jmp T_20.21;
T_20.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda2eaca0_0, 0, 1;
    %jmp T_20.21;
T_20.21 ;
    %pop/vec4 1;
T_20.16 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x631dda2dfd00;
T_21 ;
    %vpi_call 8 13 "$readmemh", "rv32i_test.hex", v0x631dda2e0510 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x631dda1c9670;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda2df720_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x631dda2df720_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x631dda2df720_0;
    %store/vec4a v0x631dda2dec70, 4, 0;
    %load/vec4 v0x631dda2df720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda2df720_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_0x631dda1c9670;
T_23 ;
    %wait E_0x631dda2dbad0;
    %load/vec4 v0x631dda2dfb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x631dda2df640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.6 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 0, 4;
    %jmp T_23.10;
T_23.7 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 4, 5;
    %jmp T_23.10;
T_23.8 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 4, 5;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 4, 5;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.11 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 0, 4;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 4, 5;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x631dda2dfaa0_0;
    %ix/getv 3, v0x631dda2df8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631dda2dec70, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x631dda1c9670;
T_24 ;
    %wait E_0x631dda2dba90;
    %load/vec4 v0x631dda2df640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.12;
T_24.7 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.12;
T_24.8 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 15, 5;
    %replicate 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.12;
T_24.9 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 23, 6;
    %replicate 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.12;
T_24.10 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 31, 6;
    %replicate 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.16;
T_24.13 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.16;
T_24.14 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 1, 31, 6;
    %replicate 16;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.16;
T_24.16 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.22;
T_24.17 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.22;
T_24.18 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.22;
T_24.19 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.22;
T_24.20 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.22;
T_24.22 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x631dda2dcd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.24, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.26;
T_24.23 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.26;
T_24.24 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.26;
T_24.26 ;
    %pop/vec4 1;
    %jmp T_24.6;
T_24.4 ;
    %ix/getv 4, v0x631dda2df8e0_0;
    %load/vec4a v0x631dda2dec70, 4;
    %store/vec4 v0x631dda2df800_0, 0, 32;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x631dda278cb0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30c330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x631dda278cb0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x631dda30c0d0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x631dda30c0d0_0, 0;
    %delay 5, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x631dda278cb0;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631dda30c730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda30a190_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30a040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631dda30a230_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631dda30c730_0, 0, 1;
    %vpi_call 5 105 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 5 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x631dda1c9490 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x631dda278cb0;
T_28 ;
    %wait E_0x631dda17eef0;
    %load/vec4 v0x631dda30b0c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 32;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 32;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 32;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 32;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 32;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 32;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 32;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 32;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 32;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 32;
    %cmp/u;
    %jmp/1 T_28.14, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 32;
    %cmp/u;
    %jmp/1 T_28.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 32;
    %cmp/u;
    %jmp/1 T_28.16, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 32;
    %cmp/u;
    %jmp/1 T_28.17, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 32;
    %cmp/u;
    %jmp/1 T_28.18, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 32;
    %cmp/u;
    %jmp/1 T_28.19, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 32;
    %cmp/u;
    %jmp/1 T_28.20, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 32;
    %cmp/u;
    %jmp/1 T_28.21, 6;
    %dup/vec4;
    %pushi/vec4 100, 0, 32;
    %cmp/u;
    %jmp/1 T_28.22, 6;
    %dup/vec4;
    %pushi/vec4 104, 0, 32;
    %cmp/u;
    %jmp/1 T_28.23, 6;
    %dup/vec4;
    %pushi/vec4 108, 0, 32;
    %cmp/u;
    %jmp/1 T_28.24, 6;
    %dup/vec4;
    %pushi/vec4 112, 0, 32;
    %cmp/u;
    %jmp/1 T_28.25, 6;
    %dup/vec4;
    %pushi/vec4 116, 0, 32;
    %cmp/u;
    %jmp/1 T_28.26, 6;
    %dup/vec4;
    %pushi/vec4 120, 0, 32;
    %cmp/u;
    %jmp/1 T_28.27, 6;
    %dup/vec4;
    %pushi/vec4 124, 0, 32;
    %cmp/u;
    %jmp/1 T_28.28, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 32;
    %cmp/u;
    %jmp/1 T_28.29, 6;
    %dup/vec4;
    %pushi/vec4 144, 0, 32;
    %cmp/u;
    %jmp/1 T_28.30, 6;
    %dup/vec4;
    %pushi/vec4 156, 0, 32;
    %cmp/u;
    %jmp/1 T_28.31, 6;
    %dup/vec4;
    %pushi/vec4 172, 0, 32;
    %cmp/u;
    %jmp/1 T_28.32, 6;
    %dup/vec4;
    %pushi/vec4 184, 0, 32;
    %cmp/u;
    %jmp/1 T_28.33, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 32;
    %cmp/u;
    %jmp/1 T_28.34, 6;
    %dup/vec4;
    %pushi/vec4 212, 0, 32;
    %cmp/u;
    %jmp/1 T_28.35, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 32;
    %cmp/u;
    %jmp/1 T_28.36, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 32;
    %cmp/u;
    %jmp/1 T_28.37, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_28.38, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_28.39, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_28.40, 6;
    %dup/vec4;
    %pushi/vec4 296, 0, 32;
    %cmp/u;
    %jmp/1 T_28.41, 6;
    %dup/vec4;
    %pushi/vec4 308, 0, 32;
    %cmp/u;
    %jmp/1 T_28.42, 6;
    %dup/vec4;
    %pushi/vec4 312, 0, 32;
    %cmp/u;
    %jmp/1 T_28.43, 6;
    %jmp T_28.44;
T_28.0 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 4294967293, 0, 32;
    %jmp/0xz  T_28.45, 6;
    %vpi_call 5 113 "$display", "1. addi implementation is correct for x0 " {0 0 0};
    %jmp T_28.46;
T_28.45 ;
    %vpi_call 5 115 "$display", "1. addi implementation for x0 is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.46 ;
    %jmp T_28.44;
T_28.1 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_28.47, 6;
    %vpi_call 5 122 "$display", "2. addi implementation is correct " {0 0 0};
    %jmp T_28.48;
T_28.47 ;
    %vpi_call 5 124 "$display", "2. addi implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.48 ;
    %jmp T_28.44;
T_28.2 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_28.49, 6;
    %vpi_call 5 131 "$display", "3. slli implementation is correct " {0 0 0};
    %jmp T_28.50;
T_28.49 ;
    %vpi_call 5 133 "$display", "3. slli implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.50 ;
    %jmp T_28.44;
T_28.3 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.51, 6;
    %vpi_call 5 140 "$display", "4. slti implementation is correct " {0 0 0};
    %jmp T_28.52;
T_28.51 ;
    %vpi_call 5 142 "$display", "4. slti implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.52 ;
    %jmp T_28.44;
T_28.4 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.53, 6;
    %vpi_call 5 149 "$display", "5. sltiu implementation is correct " {0 0 0};
    %jmp T_28.54;
T_28.53 ;
    %vpi_call 5 151 "$display", "5. sltiu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.54 ;
    %jmp T_28.44;
T_28.5 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_28.55, 6;
    %vpi_call 5 158 "$display", "6. xori implementation is correct " {0 0 0};
    %jmp T_28.56;
T_28.55 ;
    %vpi_call 5 160 "$display", "6. xori implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.56 ;
    %jmp T_28.44;
T_28.6 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 536870911, 0, 32;
    %jmp/0xz  T_28.57, 6;
    %vpi_call 5 167 "$display", "7. srli implementation is correct " {0 0 0};
    %jmp T_28.58;
T_28.57 ;
    %vpi_call 5 169 "$display", "7. srli implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.58 ;
    %jmp T_28.44;
T_28.7 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_28.59, 6;
    %vpi_call 5 176 "$display", "8. srai implementation is correct " {0 0 0};
    %jmp T_28.60;
T_28.59 ;
    %vpi_call 5 178 "$display", "8. srai implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.60 ;
    %jmp T_28.44;
T_28.8 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_28.61, 6;
    %vpi_call 5 185 "$display", "9. ori implementation is correct " {0 0 0};
    %jmp T_28.62;
T_28.61 ;
    %vpi_call 5 187 "$display", "9. ori implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.62 ;
    %jmp T_28.44;
T_28.9 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.63, 6;
    %vpi_call 5 194 "$display", "10. andi implementation is correct" {0 0 0};
    %jmp T_28.64;
T_28.63 ;
    %vpi_call 5 196 "$display", "10. andi implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.64 ;
    %jmp T_28.44;
T_28.10 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.65, 6;
    %vpi_call 5 203 "$display", "11. add implementation is correct " {0 0 0};
    %jmp T_28.66;
T_28.65 ;
    %vpi_call 5 205 "$display", "11. add implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.66 ;
    %jmp T_28.44;
T_28.11 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_28.67, 6;
    %vpi_call 5 212 "$display", "12. sub implementation is correct " {0 0 0};
    %jmp T_28.68;
T_28.67 ;
    %vpi_call 5 214 "$display", "12. sub implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.68 ;
    %jmp T_28.44;
T_28.12 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_28.69, 6;
    %vpi_call 5 222 "$display", "13. sll implementation is correct " {0 0 0};
    %jmp T_28.70;
T_28.69 ;
    %vpi_call 5 224 "$display", "13. sll implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.70 ;
    %jmp T_28.44;
T_28.13 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.71, 6;
    %vpi_call 5 231 "$display", "14. slt implementation is correct " {0 0 0};
    %jmp T_28.72;
T_28.71 ;
    %vpi_call 5 233 "$display", "14. slt implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.72 ;
    %jmp T_28.44;
T_28.14 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.73, 6;
    %vpi_call 5 240 "$display", "15. sltu implementation is correct " {0 0 0};
    %jmp T_28.74;
T_28.73 ;
    %vpi_call 5 242 "$display", "15. sltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.74 ;
    %jmp T_28.44;
T_28.15 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.75, 6;
    %vpi_call 5 249 "$display", "16. xor implementation is correct " {0 0 0};
    %jmp T_28.76;
T_28.75 ;
    %vpi_call 5 251 "$display", "16. xor implementation is incorrect" {0 0 0};
T_28.76 ;
    %jmp T_28.44;
T_28.16 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_28.77, 6;
    %vpi_call 5 257 "$display", "17. srl implementation is correct " {0 0 0};
    %jmp T_28.78;
T_28.77 ;
    %vpi_call 5 259 "$display", "17. srl implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.78 ;
    %jmp T_28.44;
T_28.17 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_28.79, 6;
    %vpi_call 5 266 "$display", "18. sra implementation is correct " {0 0 0};
    %jmp T_28.80;
T_28.79 ;
    %vpi_call 5 268 "$display", "18. sra implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.80 ;
    %jmp T_28.44;
T_28.18 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_28.81, 6;
    %vpi_call 5 275 "$display", "19. or implementation is correct " {0 0 0};
    %jmp T_28.82;
T_28.81 ;
    %vpi_call 5 277 "$display", "19. or implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.82 ;
    %jmp T_28.44;
T_28.19 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.83, 6;
    %vpi_call 5 284 "$display", "20. and implementation is correct " {0 0 0};
    %jmp T_28.84;
T_28.83 ;
    %vpi_call 5 286 "$display", "20. and implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.84 ;
    %jmp T_28.44;
T_28.20 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 33554432, 0, 32;
    %jmp/0xz  T_28.85, 6;
    %vpi_call 5 293 "$display", "21. lui implementation is correct " {0 0 0};
    %jmp T_28.86;
T_28.85 ;
    %vpi_call 5 295 "$display", "21. lui implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.86 ;
    %jmp T_28.44;
T_28.21 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 33554528, 0, 32;
    %jmp/0xz  T_28.87, 6;
    %vpi_call 5 302 "$display", "22. auipc implementation is correct " {0 0 0};
    %jmp T_28.88;
T_28.87 ;
    %vpi_call 5 304 "$display", "22. auipc implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.88 ;
    %jmp T_28.44;
T_28.22 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30a7e0_0;
    %load/vec4 v0x631dda30c730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.89, 8;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30bee0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.91, 8;
    %vpi_call 5 313 "$display", "23. sb implementation is correct" {0 0 0};
    %jmp T_28.92;
T_28.91 ;
    %vpi_call 5 315 "$display", "23. sb implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.92 ;
T_28.89 ;
    %jmp T_28.44;
T_28.23 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30a7e0_0;
    %load/vec4 v0x631dda30c730_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.93, 8;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30bee0_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.95, 8;
    %vpi_call 5 325 "$display", "24. sh implementation is correct" {0 0 0};
    %jmp T_28.96;
T_28.95 ;
    %vpi_call 5 327 "$display", "24. sh implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.96 ;
T_28.93 ;
    %jmp T_28.44;
T_28.24 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30bee0_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.97, 8;
    %vpi_call 5 336 "$display", "25. sw implementation is correct" {0 0 0};
    %jmp T_28.98;
T_28.97 ;
    %vpi_call 5 338 "$display", "25. sw implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.98 ;
    %jmp T_28.44;
T_28.25 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda309f80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.99, 8;
    %vpi_call 5 345 "$display", "26. lb implementation is correct" {0 0 0};
    %jmp T_28.100;
T_28.99 ;
    %vpi_call 5 347 "$display", "26. lb implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.100 ;
    %jmp T_28.44;
T_28.26 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda309f80_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 4294967293, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.101, 8;
    %vpi_call 5 354 "$display", "27. lh implementation is correct" {0 0 0};
    %jmp T_28.102;
T_28.101 ;
    %vpi_call 5 356 "$display", "27. lh implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.102 ;
    %jmp T_28.44;
T_28.27 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda309f80_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.103, 8;
    %vpi_call 5 363 "$display", "28. lw implementation is correct" {0 0 0};
    %jmp T_28.104;
T_28.103 ;
    %vpi_call 5 365 "$display", "28. lw implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.104 ;
    %jmp T_28.44;
T_28.28 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda309f80_0;
    %pushi/vec4 33, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.105, 8;
    %vpi_call 5 372 "$display", "29. lbu implementation is correct" {0 0 0};
    %jmp T_28.106;
T_28.105 ;
    %vpi_call 5 374 "$display", "29. lbu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.106 ;
    %jmp T_28.44;
T_28.29 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda309f80_0;
    %pushi/vec4 38, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x631dda30b570_0;
    %pushi/vec4 65533, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.107, 8;
    %vpi_call 5 381 "$display", "30. lhu implementation is correct" {0 0 0};
    %jmp T_28.108;
T_28.107 ;
    %vpi_call 5 383 "$display", "30. lhu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.108 ;
    %jmp T_28.44;
T_28.30 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.109, 5;
    %vpi_call 5 389 "$display", "31. blt is executing" {0 0 0};
    %jmp T_28.110;
T_28.109 ;
    %vpi_call 5 391 "$display", "blt struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %vpi_call 5 393 "$finish" {0 0 0};
T_28.110 ;
    %jmp T_28.44;
T_28.31 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.111, 6;
    %vpi_call 5 399 "$display", "31. blt implementation is correct " {0 0 0};
    %jmp T_28.112;
T_28.111 ;
    %vpi_call 5 401 "$display", "31. blt implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.112 ;
    %jmp T_28.44;
T_28.32 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 11, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.113, 5;
    %vpi_call 5 407 "$display", "32. bge is executing" {0 0 0};
    %jmp T_28.114;
T_28.113 ;
    %vpi_call 5 409 "$display", "bge struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %vpi_call 5 411 "$finish" {0 0 0};
T_28.114 ;
    %jmp T_28.44;
T_28.33 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 4294967290, 0, 32;
    %jmp/0xz  T_28.115, 6;
    %vpi_call 5 417 "$display", "32. bge implementation is correct" {0 0 0};
    %jmp T_28.116;
T_28.115 ;
    %vpi_call 5 419 "$display", "32. bge implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.116 ;
    %jmp T_28.44;
T_28.34 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.117, 5;
    %vpi_call 5 425 "$display", "33. bltu is executing" {0 0 0};
    %jmp T_28.118;
T_28.117 ;
    %vpi_call 5 427 "$display", "bltu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %vpi_call 5 429 "$finish" {0 0 0};
T_28.118 ;
    %jmp T_28.44;
T_28.35 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.119, 6;
    %vpi_call 5 435 "$display", "33. bltu implementation is correct " {0 0 0};
    %jmp T_28.120;
T_28.119 ;
    %vpi_call 5 437 "$display", "33. bltu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.120 ;
    %jmp T_28.44;
T_28.36 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.121, 5;
    %vpi_call 5 443 "$display", "34. bgeu is executing" {0 0 0};
    %jmp T_28.122;
T_28.121 ;
    %vpi_call 5 445 "$display", "bgeu struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %vpi_call 5 447 "$finish" {0 0 0};
T_28.122 ;
    %jmp T_28.44;
T_28.37 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.123, 6;
    %vpi_call 5 453 "$display", "34. bgeu implementation is correct " {0 0 0};
    %jmp T_28.124;
T_28.123 ;
    %vpi_call 5 455 "$display", "34. bgeu implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.124 ;
    %jmp T_28.44;
T_28.38 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.125, 5;
    %vpi_call 5 461 "$display", "35. bne is executing" {0 0 0};
    %jmp T_28.126;
T_28.125 ;
    %vpi_call 5 463 "$display", "bne struck in loop" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x631dda30c250_0, 0, 32;
    %vpi_call 5 465 "$finish" {0 0 0};
T_28.126 ;
    %jmp T_28.44;
T_28.39 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_28.127, 6;
    %vpi_call 5 471 "$display", "35. bne implementation is correct " {0 0 0};
    %jmp T_28.128;
T_28.127 ;
    %vpi_call 5 473 "$display", "35. bne implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.128 ;
    %jmp T_28.44;
T_28.40 ;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.129, 5;
    %vpi_call 5 479 "$display", "36. beq is executing" {0 0 0};
    %jmp T_28.130;
T_28.129 ;
    %vpi_call 5 481 "$display", "beq struck in loop" {0 0 0};
    %vpi_call 5 482 "$finish" {0 0 0};
T_28.130 ;
    %jmp T_28.44;
T_28.41 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_28.131, 6;
    %vpi_call 5 488 "$display", "36. beq implementation is correct " {0 0 0};
    %jmp T_28.132;
T_28.131 ;
    %vpi_call 5 490 "$display", "36. beq implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.132 ;
    %jmp T_28.44;
T_28.42 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 304, 0, 32;
    %jmp/0xz  T_28.133, 6;
    %vpi_call 5 497 "$display", "37. jalr implementation is correct " {0 0 0};
    %jmp T_28.134;
T_28.133 ;
    %vpi_call 5 499 "$display", "37. jalr implementation is incorrect" {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c170_0, 0, 32;
T_28.134 ;
    %jmp T_28.44;
T_28.43 ;
    %load/vec4 v0x631dda30c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631dda30c410_0, 0, 32;
    %load/vec4 v0x631dda30b570_0;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_28.135, 6;
    %vpi_call 5 506 "$display", "38. jal implementation is correct " {0 0 0};
    %jmp T_28.136;
T_28.135 ;
    %vpi_call 5 508 "$display", "38. jal implementation is incorrect" {0 0 0};
T_28.136 ;
    %jmp T_28.44;
T_28.44 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x631dda278cb0;
T_29 ;
    %wait E_0x631dda17eef0;
    %load/vec4 v0x631dda30c410_0;
    %cmpi/s 38, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0x631dda30c250_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_29.0, 4;
    %vpi_call 5 517 "$display", "Faulty Instructions => %d", v0x631dda30c170_0 {0 0 0};
    %load/vec4 v0x631dda30c170_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.2, 6;
    %vpi_func 5 519 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x631dda30c330_0, 0, 32;
    %vpi_call 5 520 "$fdisplay", v0x631dda30c330_0, "%02h", "Errors" {0 0 0};
    %vpi_call 5 521 "$display", "Error(s) encountered, please check your design!" {0 0 0};
    %vpi_call 5 522 "$fclose", v0x631dda30c330_0 {0 0 0};
    %jmp T_29.3;
T_29.2 ;
    %vpi_func 5 525 "$fopen" 32, "results.txt", "w" {0 0 0};
    %store/vec4 v0x631dda30c330_0, 0, 32;
    %vpi_call 5 526 "$fdisplay", v0x631dda30c330_0, "%02h", "No Errors" {0 0 0};
    %vpi_call 5 527 "$display", "No errors encountered, congratulations!" {0 0 0};
    %vpi_call 5 528 "$fclose", v0x631dda30c330_0 {0 0 0};
T_29.3 ;
    %vpi_call 5 530 "$finish" {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x631dda278cb0;
T_30 ;
    %wait E_0x631dda17eef0;
    %delay 3000, 0;
    %vpi_call 5 536 "$display", "Worst Case simulation time reached, Problem with the design :(" {0 0 0};
    %vpi_call 5 537 "$finish" {0 0 0};
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "/home/abhay/RISC-V/code/components/subtractor.v";
    "/home/abhay/RISC-V/code/components/load_instr.v";
    "/home/abhay/RISC-V/code/components/mux3.v";
    "tb.v";
    "/home/abhay/RISC-V/code/pl_riscv_cpu.v";
    "/home/abhay/RISC-V/code/data_mem.v";
    "/home/abhay/RISC-V/code/instr_mem.v";
    "/home/abhay/RISC-V/code/riscv_cpu.v";
    "/home/abhay/RISC-V/code/components/controller.v";
    "/home/abhay/RISC-V/code/components/alu_decoder.v";
    "/home/abhay/RISC-V/code/components/main_decoder.v";
    "/home/abhay/RISC-V/code/components/datapath.v";
    "/home/abhay/RISC-V/code/components/alu.v";
    "/home/abhay/RISC-V/code/components/adder.v";
    "/home/abhay/RISC-V/code/components/branching_unit.v";
    "/home/abhay/RISC-V/code/components/imm_extend.v";
    "/home/abhay/RISC-V/code/components/hazard_control.v";
    "/home/abhay/RISC-V/code/components/mux2.v";
    "/home/abhay/RISC-V/code/reset_ff.v";
    "/home/abhay/RISC-V/code/components/pl_reg_de.v";
    "/home/abhay/RISC-V/code/components/pl_reg_em.v";
    "/home/abhay/RISC-V/code/components/pl_reg_fd.v";
    "/home/abhay/RISC-V/code/components/pl_reg_mw.v";
    "/home/abhay/RISC-V/code/components/mux4.v";
    "/home/abhay/RISC-V/code/reg_file.v";
