# Simple-State-Machine
A verilog implementation of a simple state machine.
