###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Mon Sep 26 17:13:37 2016
#  Design:            DLX
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin cu_inst/MEM/DFF_7/data_reg/CK 
Endpoint:   cu_inst/MEM/DFF_7/data_reg/D (^) checked with  leading edge of 'DLX_
CLK'
Beginpoint: cu_inst/EX/DFF_7/data_reg/QN (^) triggered by  leading edge of 'DLX_
CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.246
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                              |       |                 |           |       |  Time   |   Time   | 
     |------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                      |   ^   | DLX_CLK         |           |       |   0.000 |   -0.059 | 
     | DLX_CLK__L1_I0/A             |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.057 | 
     | DLX_CLK__L1_I0/Z             |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.019 | 
     | DLX_CLK__L2_I2/A             |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.016 | 
     | DLX_CLK__L2_I2/Z             |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.048 | 
     | DLX_CLK__L3_I31/A            |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.051 | 
     | DLX_CLK__L3_I31/Z            |   ^   | DLX_CLK__L3_N31 | CLKBUF_X3 | 0.060 |   0.170 |    0.111 | 
     | cu_inst/EX/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N31 | DFFR_X1   | 0.002 |   0.171 |    0.113 | 
     | cu_inst/EX/DFF_7/data_reg/QN |   ^   | n1600           | DFFR_X1   | 0.074 |   0.246 |    0.187 | 
     | cu_inst/MEM/DFF_7/data_reg/D |   ^   | n1600           | DFFS_X2   | 0.000 |   0.246 |    0.187 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                               |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                       |   ^   | DLX_CLK         |           |       |   0.000 |    0.059 | 
     | DLX_CLK__L1_I0/A              |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.060 | 
     | DLX_CLK__L1_I0/Z              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.098 | 
     | DLX_CLK__L2_I2/A              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.101 | 
     | DLX_CLK__L2_I2/Z              |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.166 | 
     | DLX_CLK__L3_I33/A             |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.168 | 
     | DLX_CLK__L3_I33/Z             |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.229 | 
     | cu_inst/MEM/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFS_X2   | 0.001 |   0.172 |    0.230 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin core_inst/MEMWB_IR/DFF_18/data_reg/CK 
Endpoint:   core_inst/MEMWB_IR/DFF_18/data_reg/D  (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_18/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.187
  Arrival Time                  0.246
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |   -0.059 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.058 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.019 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.016 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.048 | 
     | DLX_CLK__L3_I36/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.050 | 
     | DLX_CLK__L3_I36/Z                     |   ^   | DLX_CLK__L3_N36 | CLKBUF_X3 | 0.062 |   0.171 |    0.112 | 
     | core_inst/EXMEM_IR/DFF_18/data_reg/CK |   ^   | DLX_CLK__L3_N36 | DFFR_X1   | 0.001 |   0.172 |    0.113 | 
     | core_inst/EXMEM_IR/DFF_18/data_reg/QN |   ^   | n1649           | DFFR_X1   | 0.074 |   0.246 |    0.187 | 
     | core_inst/MEMWB_IR/DFF_18/data_reg/D  |   ^   | n1649           | DFFS_X1   | 0.000 |   0.246 |    0.187 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.059 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.060 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.098 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.101 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.166 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.169 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.230 | 
     | core_inst/MEMWB_IR/DFF_18/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFS_X1   | 0.002 |   0.172 |    0.231 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin core_inst/MEMWB_IR/DFF_28/data_reg/CK 
Endpoint:   core_inst/MEMWB_IR/DFF_28/data_reg/D  (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_28/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.255
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |   -0.068 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.066 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.028 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.025 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.039 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.042 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.103 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFS_X1   | 0.001 |   0.171 |    0.104 | 
     | core_inst/EXMEM_IR/DFF_28/data_reg/QN |   ^   | n25581          | DFFS_X1   | 0.084 |   0.255 |    0.188 | 
     | core_inst/MEMWB_IR/DFF_28/data_reg/D  |   ^   | n25581          | DFFR_X1   | 0.000 |   0.255 |    0.188 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.068 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.069 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.107 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.110 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.175 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.178 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.238 | 
     | core_inst/MEMWB_IR/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFR_X1   | 0.001 |   0.172 |    0.240 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin core_inst/EXMEM_NPC/DFF_23/data_reg/CK 
Endpoint:   core_inst/EXMEM_NPC/DFF_23/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_NPC/DFF_23/data_reg/Q  (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.253
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                               |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                       |           |       |   0.000 |   -0.068 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |   -0.067 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |   -0.029 | 
     | DLX_CLK__L2_I3/A                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.001 |   0.041 |   -0.027 | 
     | DLX_CLK__L2_I3/Z                      |   ^   | DLX_CLK__L2_N3                | CLKBUF_X3 | 0.063 |   0.104 |    0.036 | 
     | DLX_CLK__L3_I46/A                     |   ^   | DLX_CLK__L2_N3                | CLKBUF_X3 | 0.004 |   0.107 |    0.039 | 
     | DLX_CLK__L3_I46/Z                     |   ^   | DLX_CLK__L3_N46               | CLKBUF_X3 | 0.062 |   0.169 |    0.101 | 
     | core_inst/IDEX_NPC/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N46               | SDFFR_X1  | 0.002 |   0.171 |    0.103 | 
     | core_inst/IDEX_NPC/DFF_23/data_reg/Q  |   ^   | core_inst/EXMEM_NPC/DFF_23/N3 | SDFFR_X1  | 0.082 |   0.253 |    0.185 | 
     | core_inst/EXMEM_NPC/DFF_23/data_reg/D |   ^   | core_inst/EXMEM_NPC/DFF_23/N3 | DFFR_X1   | 0.000 |   0.253 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK         |           |       |   0.000 |    0.068 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.069 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.108 | 
     | DLX_CLK__L2_I3/A                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.109 | 
     | DLX_CLK__L2_I3/Z                       |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.172 | 
     | DLX_CLK__L3_I46/A                      |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.004 |   0.107 |    0.175 | 
     | DLX_CLK__L3_I46/Z                      |   ^   | DLX_CLK__L3_N46 | CLKBUF_X3 | 0.062 |   0.169 |    0.237 | 
     | core_inst/EXMEM_NPC/DFF_23/data_reg/CK |   ^   | DLX_CLK__L3_N46 | DFFR_X1   | 0.002 |   0.171 |    0.239 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_7/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_7/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_7/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.264
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |   -0.074 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |   -0.072 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |   -0.034 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |   -0.031 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.033 | 
     | DLX_CLK__L3_I41/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.002 |   0.109 |    0.035 | 
     | DLX_CLK__L3_I41/Z                       |   ^   | DLX_CLK__L3_N41                 | CLKBUF_X3 | 0.061 |   0.170 |    0.096 | 
     | core_inst/IDEX_RF_IN2/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N41                 | DFFR_X1   | 0.001 |   0.171 |    0.098 | 
     | core_inst/IDEX_RF_IN2/DFF_7/data_reg/QN |   ^   | n5618                           | DFFR_X1   | 0.082 |   0.253 |    0.180 | 
     | U17175/A2                               |   ^   | n5618                           | NOR2_X1   | 0.000 |   0.253 |    0.180 | 
     | U17175/ZN                               |   v   | core_inst/EXMEM_DATAIN/DFF_7/N3 | NOR2_X1   | 0.010 |   0.264 |    0.190 | 
     | core_inst/EXMEM_DATAIN/DFF_7/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_7/N3 | DFFR_X1   | 0.000 |   0.264 |    0.190 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.074 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.075 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.113 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.116 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.180 | 
     | DLX_CLK__L3_I35/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.183 | 
     | DLX_CLK__L3_I35/Z                        |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.252 | 
     | core_inst/EXMEM_DATAIN/DFF_7/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin core_inst/IDEX_NPC/DFF_2/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_2/data_reg/D  (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/IFID_NPC/DFF_2/data_reg/QN (^) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.255
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                             |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK                     |           |       |   0.000 |   -0.075 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.074 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.038 |   0.039 |   -0.036 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.003 |   0.042 |   -0.033 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.064 |   0.107 |    0.032 | 
     | DLX_CLK__L3_I31/A                    |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.003 |   0.110 |    0.034 | 
     | DLX_CLK__L3_I31/Z                    |   ^   | DLX_CLK__L3_N31             | CLKBUF_X3 | 0.060 |   0.169 |    0.094 | 
     | core_inst/IFID_NPC/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N31             | DFFR_X1   | 0.000 |   0.170 |    0.095 | 
     | core_inst/IFID_NPC/DFF_2/data_reg/QN |   ^   | n6475                       | DFFR_X1   | 0.075 |   0.245 |    0.170 | 
     | U20862/A2                            |   ^   | n6475                       | NOR2_X1   | 0.000 |   0.245 |    0.170 | 
     | U20862/ZN                            |   v   | core_inst/IDEX_NPC/DFF_2/N3 | NOR2_X1   | 0.010 |   0.255 |    0.180 | 
     | core_inst/IDEX_NPC/DFF_2/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_2/N3 | DFFR_X1   | 0.000 |   0.255 |    0.180 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.075 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.076 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.115 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.118 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.182 | 
     | DLX_CLK__L3_I31/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.185 | 
     | DLX_CLK__L3_I31/Z                    |   ^   | DLX_CLK__L3_N31 | CLKBUF_X3 | 0.060 |   0.170 |    0.245 | 
     | core_inst/IDEX_NPC/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N31 | DFFR_X1   | 0.002 |   0.171 |    0.246 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin core_inst/MEMWB_RF_ADDR_DEST/DFF_3/data_reg/CK 
Endpoint:   core_inst/MEMWB_RF_ADDR_DEST/DFF_3/data_reg/D (^) checked with  
leading edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_RF_ADDR_DEST/DFF_3/data_reg/Q (^) triggered by  
leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                 0.185
  Arrival Time                  0.260
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                                       |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                        |   ^   | DLX_CLK                               |           |       |   0.000 |   -0.075 | 
     | DLX_CLK__L1_I0/A                               |   ^   | DLX_CLK                               | CLKBUF_X3 | 0.001 |   0.001 |   -0.074 | 
     | DLX_CLK__L1_I0/Z                               |   ^   | DLX_CLK__L1_N0                        | CLKBUF_X3 | 0.038 |   0.040 |   -0.036 | 
     | DLX_CLK__L2_I2/A                               |   ^   | DLX_CLK__L1_N0                        | CLKBUF_X3 | 0.003 |   0.043 |   -0.033 | 
     | DLX_CLK__L2_I2/Z                               |   ^   | DLX_CLK__L2_N2                        | CLKBUF_X3 | 0.064 |   0.107 |    0.032 | 
     | DLX_CLK__L3_I44/A                              |   ^   | DLX_CLK__L2_N2                        | CLKBUF_X3 | 0.001 |   0.108 |    0.033 | 
     | DLX_CLK__L3_I44/Z                              |   ^   | DLX_CLK__L3_N44                       | CLKBUF_X3 | 0.063 |   0.171 |    0.096 | 
     | core_inst/EXMEM_RF_ADDR_DEST/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N44                       | DFFRS_X1  | 0.001 |   0.172 |    0.097 | 
     | core_inst/EXMEM_RF_ADDR_DEST/DFF_3/data_reg/Q  |   ^   | core_inst/MEMWB_RF_ADDR_DEST/DFF_3/N3 | DFFRS_X1  | 0.088 |   0.260 |    0.185 | 
     | core_inst/MEMWB_RF_ADDR_DEST/DFF_3/data_reg/D  |   ^   | core_inst/MEMWB_RF_ADDR_DEST/DFF_3/N3 | DFFR_X1   | 0.000 |   0.260 |    0.185 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                        |   ^   | DLX_CLK         |           |       |   0.000 |    0.075 | 
     | DLX_CLK__L1_I0/A                               |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.076 | 
     | DLX_CLK__L1_I0/Z                               |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.115 | 
     | DLX_CLK__L2_I2/A                               |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.118 | 
     | DLX_CLK__L2_I2/Z                               |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.182 | 
     | DLX_CLK__L3_I44/A                              |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.183 | 
     | DLX_CLK__L3_I44/Z                              |   ^   | DLX_CLK__L3_N44 | CLKBUF_X3 | 0.063 |   0.171 |    0.246 | 
     | core_inst/MEMWB_RF_ADDR_DEST/DFF_3/data_reg/CK |   ^   | DLX_CLK__L3_N44 | DFFR_X1   | 0.001 |   0.172 |    0.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_31/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_31/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_31/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.264
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |   -0.075 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |   -0.074 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.040 |   -0.036 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.001 |   0.041 |   -0.035 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.063 |   0.104 |    0.028 | 
     | DLX_CLK__L3_I50/A                        |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X2 | 0.002 |   0.106 |    0.031 | 
     | DLX_CLK__L3_I50/Z                        |   ^   | DLX_CLK__L3_N50                  | CLKBUF_X2 | 0.071 |   0.177 |    0.101 | 
     | core_inst/IDEX_RF_IN2/DFF_31/data_reg/CK |   ^   | DLX_CLK__L3_N50                  | DFFR_X1   | 0.001 |   0.178 |    0.102 | 
     | core_inst/IDEX_RF_IN2/DFF_31/data_reg/QN |   ^   | n22739                           | DFFR_X1   | 0.077 |   0.255 |    0.179 | 
     | U16480/A2                                |   ^   | n22739                           | NOR2_X1   | 0.000 |   0.255 |    0.179 | 
     | U16480/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_31/N3 | NOR2_X1   | 0.009 |   0.264 |    0.189 | 
     | core_inst/EXMEM_DATAIN/DFF_31/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_31/N3 | DFFRS_X1  | 0.000 |   0.264 |    0.189 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.075 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.077 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.115 | 
     | DLX_CLK__L2_I3/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.116 | 
     | DLX_CLK__L2_I3/Z                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.179 | 
     | DLX_CLK__L3_I50/A                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X2 | 0.002 |   0.106 |    0.181 | 
     | DLX_CLK__L3_I50/Z                         |   ^   | DLX_CLK__L3_N50 | CLKBUF_X2 | 0.071 |   0.177 |    0.252 | 
     | core_inst/EXMEM_DATAIN/DFF_31/data_reg/CK |   ^   | DLX_CLK__L3_N50 | DFFRS_X1  | 0.001 |   0.178 |    0.253 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_6/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_6/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_6/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.256
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |   -0.076 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |   -0.075 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |   -0.036 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |   -0.033 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.031 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.002 |   0.109 |    0.033 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40                 | CLKBUF_X3 | 0.061 |   0.170 |    0.094 | 
     | core_inst/IDEX_RF_IN2/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N40                 | DFFR_X1   | 0.001 |   0.170 |    0.094 | 
     | core_inst/IDEX_RF_IN2/DFF_6/data_reg/QN |   ^   | n22699                          | DFFR_X1   | 0.076 |   0.246 |    0.170 | 
     | U16401/A2                               |   ^   | n22699                          | NOR2_X1   | 0.000 |   0.246 |    0.170 | 
     | U16401/ZN                               |   v   | core_inst/EXMEM_DATAIN/DFF_6/N3 | NOR2_X1   | 0.010 |   0.256 |    0.180 | 
     | core_inst/EXMEM_DATAIN/DFF_6/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_6/N3 | DFFR_X1   | 0.000 |   0.256 |    0.180 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.076 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.077 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.115 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.118 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.183 | 
     | DLX_CLK__L3_I37/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.185 | 
     | DLX_CLK__L3_I37/Z                        |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.245 | 
     | core_inst/EXMEM_DATAIN/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.002 |   0.171 |    0.247 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin core_inst/IDEX_NPC/DFF_9/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_9/data_reg/D  (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/IFID_NPC/DFF_9/data_reg/QN (^) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.259
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                             |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK                     |           |       |   0.000 |   -0.076 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.075 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.038 |   0.040 |   -0.037 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.003 |   0.043 |   -0.034 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.064 |   0.107 |    0.031 | 
     | DLX_CLK__L3_I38/A                    |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.002 |   0.108 |    0.032 | 
     | DLX_CLK__L3_I38/Z                    |   ^   | DLX_CLK__L3_N38             | CLKBUF_X3 | 0.064 |   0.172 |    0.096 | 
     | core_inst/IFID_NPC/DFF_9/data_reg/CK |   ^   | DLX_CLK__L3_N38             | DFFR_X1   | 0.001 |   0.174 |    0.098 | 
     | core_inst/IFID_NPC/DFF_9/data_reg/QN |   ^   | n6555                       | DFFR_X1   | 0.075 |   0.249 |    0.173 | 
     | U20855/A2                            |   ^   | n6555                       | NOR2_X1   | 0.000 |   0.249 |    0.173 | 
     | U20855/ZN                            |   v   | core_inst/IDEX_NPC/DFF_9/N3 | NOR2_X1   | 0.009 |   0.259 |    0.183 | 
     | core_inst/IDEX_NPC/DFF_9/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_9/N3 | DFFR_X1   | 0.000 |   0.259 |    0.183 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.076 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.077 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.116 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.119 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.183 | 
     | DLX_CLK__L3_I38/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.108 |    0.185 | 
     | DLX_CLK__L3_I38/Z                    |   ^   | DLX_CLK__L3_N38 | CLKBUF_X3 | 0.064 |   0.172 |    0.249 | 
     | core_inst/IDEX_NPC/DFF_9/data_reg/CK |   ^   | DLX_CLK__L3_N38 | DFFR_X1   | 0.001 |   0.174 |    0.250 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_28/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_28/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_28/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.266
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |   -0.077 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.040 |   -0.037 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.001 |   0.041 |   -0.036 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.063 |   0.104 |    0.027 | 
     | DLX_CLK__L3_I50/A                        |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X2 | 0.002 |   0.106 |    0.029 | 
     | DLX_CLK__L3_I50/Z                        |   ^   | DLX_CLK__L3_N50                  | CLKBUF_X2 | 0.071 |   0.177 |    0.100 | 
     | core_inst/IDEX_RF_IN2/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N50                  | DFFR_X1   | 0.002 |   0.178 |    0.101 | 
     | core_inst/IDEX_RF_IN2/DFF_28/data_reg/QN |   ^   | n5602                            | DFFR_X1   | 0.078 |   0.256 |    0.179 | 
     | U20864/A2                                |   ^   | n5602                            | NOR2_X1   | 0.000 |   0.256 |    0.179 | 
     | U20864/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_28/N3 | NOR2_X1   | 0.009 |   0.266 |    0.189 | 
     | core_inst/EXMEM_DATAIN/DFF_28/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_28/N3 | DFFR_X1   | 0.000 |   0.266 |    0.189 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.077 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.078 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.116 | 
     | DLX_CLK__L2_I3/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.117 | 
     | DLX_CLK__L2_I3/Z                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.181 | 
     | DLX_CLK__L3_I50/A                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X2 | 0.002 |   0.106 |    0.183 | 
     | DLX_CLK__L3_I50/Z                         |   ^   | DLX_CLK__L3_N50 | CLKBUF_X2 | 0.071 |   0.177 |    0.253 | 
     | core_inst/EXMEM_DATAIN/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N50 | DFFR_X1   | 0.002 |   0.178 |    0.255 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin core_inst/MEMWB_IR/DFF_31/data_reg/CK 
Endpoint:   core_inst/MEMWB_IR/DFF_31/data_reg/D  (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_31/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.191
  Arrival Time                  0.268
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |   -0.077 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.037 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.034 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.030 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.033 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.094 | 
     | core_inst/EXMEM_IR/DFF_31/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFS_X1   | 0.001 |   0.171 |    0.094 | 
     | core_inst/EXMEM_IR/DFF_31/data_reg/QN |   ^   | net89524        | DFFS_X1   | 0.097 |   0.268 |    0.191 | 
     | core_inst/MEMWB_IR/DFF_31/data_reg/D  |   ^   | net89524        | DFFR_X1   | 0.000 |   0.268 |    0.191 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.077 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.078 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.116 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.119 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.184 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.187 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.248 | 
     | core_inst/MEMWB_IR/DFF_31/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFR_X1   | 0.001 |   0.172 |    0.249 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin core_inst/IDEX_NPC/DFF_4/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_4/data_reg/D  (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/IFID_NPC/DFF_4/data_reg/QN (^) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.256
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |             Net             |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                             |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK                     |           |       |   0.000 |   -0.077 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.038 |   0.040 |   -0.038 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0              | CLKBUF_X3 | 0.003 |   0.043 |   -0.035 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.064 |   0.107 |    0.030 | 
     | DLX_CLK__L3_I31/A                    |   ^   | DLX_CLK__L2_N2              | CLKBUF_X3 | 0.003 |   0.110 |    0.032 | 
     | DLX_CLK__L3_I31/Z                    |   ^   | DLX_CLK__L3_N31             | CLKBUF_X3 | 0.060 |   0.170 |    0.092 | 
     | core_inst/IFID_NPC/DFF_4/data_reg/CK |   ^   | DLX_CLK__L3_N31             | DFFR_X1   | 0.001 |   0.170 |    0.093 | 
     | core_inst/IFID_NPC/DFF_4/data_reg/QN |   ^   | n22698                      | DFFR_X1   | 0.076 |   0.246 |    0.169 | 
     | U16399/A2                            |   ^   | n22698                      | NOR2_X1   | 0.000 |   0.246 |    0.169 | 
     | U16399/ZN                            |   v   | core_inst/IDEX_NPC/DFF_4/N3 | NOR2_X1   | 0.010 |   0.256 |    0.179 | 
     | core_inst/IDEX_NPC/DFF_4/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_4/N3 | DFFR_X1   | 0.000 |   0.256 |    0.179 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                 |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK         |           |       |   0.000 |    0.077 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.078 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.117 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.120 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.184 | 
     | DLX_CLK__L3_I31/A                    |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.187 | 
     | DLX_CLK__L3_I31/Z                    |   ^   | DLX_CLK__L3_N31 | CLKBUF_X3 | 0.060 |   0.170 |    0.247 | 
     | core_inst/IDEX_NPC/DFF_4/data_reg/CK |   ^   | DLX_CLK__L3_N31 | DFFR_X1   | 0.001 |   0.171 |    0.248 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin core_inst/MEMWB_NPC/DFF_14/data_reg/CK 
Endpoint:   core_inst/MEMWB_NPC/DFF_14/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_NPC/DFF_14/data_reg/Q (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.267
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                               |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK                       |           |       |   0.000 |   -0.077 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |   -0.038 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.043 |   -0.035 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.030 | 
     | DLX_CLK__L3_I39/A                      |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.002 |   0.108 |    0.031 | 
     | DLX_CLK__L3_I39/Z                      |   ^   | DLX_CLK__L3_N39               | CLKBUF_X3 | 0.062 |   0.170 |    0.093 | 
     | core_inst/EXMEM_NPC/DFF_14/data_reg/CK |   ^   | DLX_CLK__L3_N39               | DFFR_X1   | 0.002 |   0.172 |    0.095 | 
     | core_inst/EXMEM_NPC/DFF_14/data_reg/Q  |   v   | core_inst/MEMWB_NPC/DFF_14/N3 | DFFR_X1   | 0.095 |   0.267 |    0.190 | 
     | core_inst/MEMWB_NPC/DFF_14/data_reg/D  |   v   | core_inst/MEMWB_NPC/DFF_14/N3 | DFFR_X1   | 0.000 |   0.267 |    0.190 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK         |           |       |   0.000 |    0.077 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.078 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.117 | 
     | DLX_CLK__L2_I3/A                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.118 | 
     | DLX_CLK__L2_I3/Z                       |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.181 | 
     | DLX_CLK__L3_I57/A                      |   ^   | DLX_CLK__L2_N3  | CLKBUF_X2 | 0.001 |   0.104 |    0.182 | 
     | DLX_CLK__L3_I57/Z                      |   ^   | DLX_CLK__L3_N57 | CLKBUF_X2 | 0.073 |   0.177 |    0.254 | 
     | core_inst/MEMWB_NPC/DFF_14/data_reg/CK |   ^   | DLX_CLK__L3_N57 | DFFR_X1   | 0.002 |   0.179 |    0.256 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_9/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_9/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_9/data_reg/QN (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.188
  Arrival Time                  0.265
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK         |           |       |   0.000 |   -0.077 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |   -0.038 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |   -0.035 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.030 | 
     | DLX_CLK__L3_I39/A                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.108 |    0.031 | 
     | DLX_CLK__L3_I39/Z                       |   ^   | DLX_CLK__L3_N39 | CLKBUF_X3 | 0.062 |   0.170 |    0.093 | 
     | core_inst/IDEX_RF_IN2/DFF_9/data_reg/CK |   ^   | DLX_CLK__L3_N39 | DFFS_X1   | 0.002 |   0.172 |    0.095 | 
     | core_inst/IDEX_RF_IN2/DFF_9/data_reg/QN |   v   | n22816          | DFFS_X1   | 0.076 |   0.248 |    0.171 | 
     | U16735/A2                               |   v   | n22816          | NAND2_X1  | 0.000 |   0.248 |    0.171 | 
     | U16735/ZN                               |   ^   | n23946          | NAND2_X1  | 0.017 |   0.265 |    0.188 | 
     | core_inst/EXMEM_DATAIN/DFF_9/data_reg/D |   ^   | n23946          | DFFS_X1   | 0.000 |   0.265 |    0.188 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.077 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.078 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.117 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.120 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.184 | 
     | DLX_CLK__L3_I39/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.108 |    0.186 | 
     | DLX_CLK__L3_I39/Z                        |   ^   | DLX_CLK__L3_N39 | CLKBUF_X3 | 0.062 |   0.170 |    0.248 | 
     | core_inst/EXMEM_DATAIN/DFF_9/data_reg/CK |   ^   | DLX_CLK__L3_N39 | DFFS_X1   | 0.002 |   0.173 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_24/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_24/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_24/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.266
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |   -0.078 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |   -0.076 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.040 |   -0.038 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.001 |   0.041 |   -0.037 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.063 |   0.104 |    0.026 | 
     | DLX_CLK__L3_I51/A                        |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.002 |   0.106 |    0.028 | 
     | DLX_CLK__L3_I51/Z                        |   ^   | DLX_CLK__L3_N51                  | CLKBUF_X3 | 0.065 |   0.171 |    0.094 | 
     | core_inst/IDEX_RF_IN2/DFF_24/data_reg/CK |   ^   | DLX_CLK__L3_N51                  | DFFR_X1   | 0.001 |   0.172 |    0.095 | 
     | core_inst/IDEX_RF_IN2/DFF_24/data_reg/QN |   ^   | n5595                            | DFFR_X1   | 0.083 |   0.256 |    0.178 | 
     | U17174/A2                                |   ^   | n5595                            | NOR2_X1   | 0.000 |   0.256 |    0.178 | 
     | U17174/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_24/N3 | NOR2_X1   | 0.011 |   0.266 |    0.189 | 
     | core_inst/EXMEM_DATAIN/DFF_24/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_24/N3 | DFFR_X1   | 0.000 |   0.266 |    0.189 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.078 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.079 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.117 | 
     | DLX_CLK__L2_I3/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.118 | 
     | DLX_CLK__L2_I3/Z                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.181 | 
     | DLX_CLK__L3_I50/A                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X2 | 0.002 |   0.106 |    0.184 | 
     | DLX_CLK__L3_I50/Z                         |   ^   | DLX_CLK__L3_N50 | CLKBUF_X2 | 0.071 |   0.177 |    0.254 | 
     | core_inst/EXMEM_DATAIN/DFF_24/data_reg/CK |   ^   | DLX_CLK__L3_N50 | DFFR_X1   | 0.002 |   0.178 |    0.256 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_0/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_0/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_0/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.257
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |   -0.078 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |   -0.077 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.040 |   -0.039 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.043 |   -0.036 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.029 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.002 |   0.109 |    0.030 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40                 | CLKBUF_X3 | 0.061 |   0.170 |    0.091 | 
     | core_inst/IDEX_RF_IN2/DFF_0/data_reg/CK |   ^   | DLX_CLK__L3_N40                 | DFFR_X1   | 0.001 |   0.171 |    0.093 | 
     | core_inst/IDEX_RF_IN2/DFF_0/data_reg/QN |   ^   | n1539                           | DFFR_X1   | 0.076 |   0.247 |    0.169 | 
     | U20861/A2                               |   ^   | n1539                           | NOR2_X1   | 0.000 |   0.247 |    0.169 | 
     | U20861/ZN                               |   v   | core_inst/EXMEM_DATAIN/DFF_0/N3 | NOR2_X1   | 0.010 |   0.257 |    0.179 | 
     | core_inst/EXMEM_DATAIN/DFF_0/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_0/N3 | DFFR_X1   | 0.000 |   0.257 |    0.179 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.078 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.079 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.118 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.121 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.185 | 
     | DLX_CLK__L3_I40/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.187 | 
     | DLX_CLK__L3_I40/Z                        |   ^   | DLX_CLK__L3_N40 | CLKBUF_X3 | 0.061 |   0.170 |    0.248 | 
     | core_inst/EXMEM_DATAIN/DFF_0/data_reg/CK |   ^   | DLX_CLK__L3_N40 | DFFR_X1   | 0.001 |   0.171 |    0.249 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin core_inst/EXMEM_IR/DFF_13/data_reg/CK 
Endpoint:   core_inst/EXMEM_IR/DFF_13/data_reg/D (v) checked with  leading edge 
of 'DLX_CLK'
Beginpoint: core_inst/IDEX_IR/DFF_13/data_reg/QN (^) triggered by  leading edge 
of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.259
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                              |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                              |   ^   | DLX_CLK                      |           |       |   0.000 |   -0.078 | 
     | DLX_CLK__L1_I0/A                     |   ^   | DLX_CLK                      | CLKBUF_X3 | 0.001 |   0.001 |   -0.077 | 
     | DLX_CLK__L1_I0/Z                     |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.038 |   0.040 |   -0.039 | 
     | DLX_CLK__L2_I2/A                     |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.003 |   0.043 |   -0.036 | 
     | DLX_CLK__L2_I2/Z                     |   ^   | DLX_CLK__L2_N2               | CLKBUF_X3 | 0.064 |   0.107 |    0.029 | 
     | DLX_CLK__L3_I37/A                    |   ^   | DLX_CLK__L2_N2               | CLKBUF_X3 | 0.002 |   0.109 |    0.031 | 
     | DLX_CLK__L3_I37/Z                    |   ^   | DLX_CLK__L3_N37              | CLKBUF_X3 | 0.060 |   0.169 |    0.091 | 
     | core_inst/IDEX_IR/DFF_13/data_reg/CK |   ^   | DLX_CLK__L3_N37              | DFFR_X1   | 0.003 |   0.172 |    0.094 | 
     | core_inst/IDEX_IR/DFF_13/data_reg/QN |   ^   | n1660                        | DFFR_X1   | 0.076 |   0.248 |    0.169 | 
     | U20335/A2                            |   ^   | n1660                        | NOR2_X1   | 0.000 |   0.248 |    0.169 | 
     | U20335/ZN                            |   v   | core_inst/EXMEM_IR/DFF_13/N3 | NOR2_X1   | 0.011 |   0.259 |    0.181 | 
     | core_inst/EXMEM_IR/DFF_13/data_reg/D |   v   | core_inst/EXMEM_IR/DFF_13/N3 | DFFR_X1   | 0.000 |   0.259 |    0.181 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.078 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.080 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.118 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.121 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.185 | 
     | DLX_CLK__L3_I37/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.188 | 
     | DLX_CLK__L3_I37/Z                     |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.248 | 
     | core_inst/EXMEM_IR/DFF_13/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.250 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin core_inst/IDEX_NPC/DFF_10/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_10/data_reg/D  (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IFID_NPC/DFF_10/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.259
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                              |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                      |           |       |   0.000 |   -0.080 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                      | CLKBUF_X3 | 0.001 |   0.001 |   -0.079 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.038 |   0.040 |   -0.041 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.003 |   0.043 |   -0.038 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2               | CLKBUF_X3 | 0.064 |   0.107 |    0.027 | 
     | DLX_CLK__L3_I38/A                     |   ^   | DLX_CLK__L2_N2               | CLKBUF_X3 | 0.002 |   0.108 |    0.028 | 
     | DLX_CLK__L3_I38/Z                     |   ^   | DLX_CLK__L3_N38              | CLKBUF_X3 | 0.064 |   0.172 |    0.092 | 
     | core_inst/IFID_NPC/DFF_10/data_reg/CK |   ^   | DLX_CLK__L3_N38              | DFFR_X1   | 0.001 |   0.174 |    0.093 | 
     | core_inst/IFID_NPC/DFF_10/data_reg/QN |   ^   | n1222                        | DFFR_X1   | 0.076 |   0.249 |    0.169 | 
     | U20865/A2                             |   ^   | n1222                        | NOR2_X1   | 0.000 |   0.249 |    0.169 | 
     | U20865/ZN                             |   v   | core_inst/IDEX_NPC/DFF_10/N3 | NOR2_X1   | 0.010 |   0.259 |    0.179 | 
     | core_inst/IDEX_NPC/DFF_10/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_10/N3 | DFFR_X1   | 0.000 |   0.259 |    0.179 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.080 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.082 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.120 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.123 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.187 | 
     | DLX_CLK__L3_I42/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.188 | 
     | DLX_CLK__L3_I42/Z                     |   ^   | DLX_CLK__L3_N42 | CLKBUF_X3 | 0.061 |   0.169 |    0.249 | 
     | core_inst/IDEX_NPC/DFF_10/data_reg/CK |   ^   | DLX_CLK__L3_N42 | DFFR_X1   | 0.001 |   0.170 |    0.251 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_2/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_2/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_2/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.262
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |               Net               |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                                 |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+---------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                 |   ^   | DLX_CLK                         |           |       |   0.000 |   -0.081 | 
     | DLX_CLK__L1_I0/A                        |   ^   | DLX_CLK                         | CLKBUF_X3 | 0.001 |   0.001 |   -0.080 | 
     | DLX_CLK__L1_I0/Z                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.038 |   0.039 |   -0.041 | 
     | DLX_CLK__L2_I2/A                        |   ^   | DLX_CLK__L1_N0                  | CLKBUF_X3 | 0.003 |   0.042 |   -0.038 | 
     | DLX_CLK__L2_I2/Z                        |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.064 |   0.107 |    0.026 | 
     | DLX_CLK__L3_I40/A                       |   ^   | DLX_CLK__L2_N2                  | CLKBUF_X3 | 0.002 |   0.109 |    0.028 | 
     | DLX_CLK__L3_I40/Z                       |   ^   | DLX_CLK__L3_N40                 | CLKBUF_X3 | 0.061 |   0.169 |    0.089 | 
     | core_inst/IDEX_RF_IN2/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N40                 | DFFR_X1   | 0.001 |   0.170 |    0.090 | 
     | core_inst/IDEX_RF_IN2/DFF_2/data_reg/QN |   ^   | n5601                           | DFFR_X1   | 0.080 |   0.251 |    0.170 | 
     | U16065/A2                               |   ^   | n5601                           | NOR2_X1   | 0.000 |   0.251 |    0.170 | 
     | U16065/ZN                               |   v   | core_inst/EXMEM_DATAIN/DFF_2/N3 | NOR2_X1   | 0.011 |   0.262 |    0.181 | 
     | core_inst/EXMEM_DATAIN/DFF_2/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_2/N3 | DFFR_X1   | 0.000 |   0.262 |    0.181 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.081 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.082 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.120 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.123 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.188 | 
     | DLX_CLK__L3_I37/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.190 | 
     | DLX_CLK__L3_I37/Z                        |   ^   | DLX_CLK__L3_N37 | CLKBUF_X3 | 0.060 |   0.169 |    0.250 | 
     | core_inst/EXMEM_DATAIN/DFF_2/data_reg/CK |   ^   | DLX_CLK__L3_N37 | DFFR_X1   | 0.003 |   0.172 |    0.253 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin core_inst/EXMEM_NPC/DFF_12/data_reg/CK 
Endpoint:   core_inst/EXMEM_NPC/DFF_12/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_NPC/DFF_12/data_reg/Q  (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.180
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.190
  Arrival Time                  0.272
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                               |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                       |           |       |   0.000 |   -0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |   -0.042 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.003 |   0.043 |   -0.039 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.064 |   0.107 |    0.025 | 
     | DLX_CLK__L3_I38/A                     |   ^   | DLX_CLK__L2_N2                | CLKBUF_X3 | 0.002 |   0.108 |    0.027 | 
     | DLX_CLK__L3_I38/Z                     |   ^   | DLX_CLK__L3_N38               | CLKBUF_X3 | 0.064 |   0.172 |    0.091 | 
     | core_inst/IDEX_NPC/DFF_12/data_reg/CK |   ^   | DLX_CLK__L3_N38               | DFFR_X1   | 0.001 |   0.174 |    0.092 | 
     | core_inst/IDEX_NPC/DFF_12/data_reg/Q  |   v   | core_inst/EXMEM_NPC/DFF_12/N3 | DFFR_X1   | 0.098 |   0.272 |    0.190 | 
     | core_inst/EXMEM_NPC/DFF_12/data_reg/D |   v   | core_inst/EXMEM_NPC/DFF_12/N3 | DFFR_X1   | 0.000 |   0.272 |    0.190 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK         |           |       |   0.000 |    0.082 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.083 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.121 | 
     | DLX_CLK__L2_I2/A                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.124 | 
     | DLX_CLK__L2_I2/Z                       |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.189 | 
     | DLX_CLK__L3_I35/A                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.191 | 
     | DLX_CLK__L3_I35/Z                      |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.261 | 
     | core_inst/EXMEM_NPC/DFF_12/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.180 |    0.262 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin core_inst/IDEX_NPC/DFF_28/data_reg/CK 
Endpoint:   core_inst/IDEX_NPC/DFF_28/data_reg/D  (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IFID_NPC/DFF_28/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                              |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                      |           |       |   0.000 |   -0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                      | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I3/A                      |   ^   | DLX_CLK__L1_N0               | CLKBUF_X3 | 0.001 |   0.041 |   -0.041 | 
     | DLX_CLK__L2_I3/Z                      |   ^   | DLX_CLK__L2_N3               | CLKBUF_X3 | 0.063 |   0.104 |    0.022 | 
     | DLX_CLK__L3_I45/A                     |   ^   | DLX_CLK__L2_N3               | CLKBUF_X3 | 0.004 |   0.107 |    0.025 | 
     | DLX_CLK__L3_I45/Z                     |   ^   | DLX_CLK__L3_N45              | CLKBUF_X3 | 0.067 |   0.174 |    0.092 | 
     | core_inst/IFID_NPC/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N45              | DFFR_X1   | 0.002 |   0.176 |    0.094 | 
     | core_inst/IFID_NPC/DFF_28/data_reg/QN |   ^   | n22701                       | DFFR_X1   | 0.076 |   0.252 |    0.170 | 
     | U16404/A2                             |   ^   | n22701                       | NOR2_X1   | 0.000 |   0.252 |    0.170 | 
     | U16404/ZN                             |   v   | core_inst/IDEX_NPC/DFF_28/N3 | NOR2_X1   | 0.010 |   0.262 |    0.179 | 
     | core_inst/IDEX_NPC/DFF_28/data_reg/D  |   v   | core_inst/IDEX_NPC/DFF_28/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.083 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.122 | 
     | DLX_CLK__L2_I3/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.123 | 
     | DLX_CLK__L2_I3/Z                      |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.186 | 
     | DLX_CLK__L3_I46/A                     |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.004 |   0.107 |    0.189 | 
     | DLX_CLK__L3_I46/Z                     |   ^   | DLX_CLK__L3_N46 | CLKBUF_X3 | 0.062 |   0.169 |    0.251 | 
     | core_inst/IDEX_NPC/DFF_28/data_reg/CK |   ^   | DLX_CLK__L3_N46 | DFFR_X1   | 0.002 |   0.171 |    0.253 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin core_inst/MEMWB_IR/DFF_29/data_reg/CK 
Endpoint:   core_inst/MEMWB_IR/DFF_29/data_reg/D  (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_IR/DFF_29/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.263
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |   -0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.040 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.025 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.028 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.088 | 
     | core_inst/EXMEM_IR/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFR_X1   | 0.001 |   0.172 |    0.090 | 
     | core_inst/EXMEM_IR/DFF_29/data_reg/QN |   ^   | net742046       | DFFR_X1   | 0.076 |   0.248 |    0.165 | 
     | U20026/A                              |   ^   | net742046       | INV_X1    | 0.000 |   0.248 |    0.165 | 
     | U20026/ZN                             |   v   | net742047       | INV_X1    | 0.015 |   0.263 |    0.181 | 
     | core_inst/MEMWB_IR/DFF_29/data_reg/D  |   v   | net742047       | DFFR_X1   | 0.000 |   0.263 |    0.181 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                 |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK         |           |       |   0.000 |    0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.083 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.122 | 
     | DLX_CLK__L2_I2/A                      |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.125 | 
     | DLX_CLK__L2_I2/Z                      |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.189 | 
     | DLX_CLK__L3_I33/A                     |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.192 | 
     | DLX_CLK__L3_I33/Z                     |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.253 | 
     | core_inst/MEMWB_IR/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFR_X1   | 0.002 |   0.172 |    0.254 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin core_inst/EXMEM_NPC/DFF_30/data_reg/CK 
Endpoint:   core_inst/EXMEM_NPC/DFF_30/data_reg/D (^) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_NPC/DFF_30/data_reg/Q  (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.199
  Arrival Time                  0.282
  Slack Time                    0.082
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |              Net              |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                               |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                               |   ^   | DLX_CLK                       |           |       |   0.000 |   -0.082 | 
     | DLX_CLK__L1_I0/A                      |   ^   | DLX_CLK                       | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I3/A                      |   ^   | DLX_CLK__L1_N0                | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I3/Z                      |   ^   | DLX_CLK__L2_N3                | CLKBUF_X3 | 0.063 |   0.104 |    0.021 | 
     | DLX_CLK__L3_I45/A                     |   ^   | DLX_CLK__L2_N3                | CLKBUF_X3 | 0.004 |   0.107 |    0.025 | 
     | DLX_CLK__L3_I45/Z                     |   ^   | DLX_CLK__L3_N45               | CLKBUF_X3 | 0.067 |   0.174 |    0.092 | 
     | core_inst/IDEX_NPC/DFF_30/data_reg/CK |   ^   | DLX_CLK__L3_N45               | DFFRS_X1  | 0.001 |   0.175 |    0.092 | 
     | core_inst/IDEX_NPC/DFF_30/data_reg/Q  |   ^   | core_inst/EXMEM_NPC/DFF_30/N3 | DFFRS_X1  | 0.106 |   0.281 |    0.198 | 
     | core_inst/EXMEM_NPC/DFF_30/data_reg/D |   ^   | core_inst/EXMEM_NPC/DFF_30/N3 | DFFR_X1   | 0.001 |   0.282 |    0.199 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                        |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                |   ^   | DLX_CLK         |           |       |   0.000 |    0.082 | 
     | DLX_CLK__L1_I0/A                       |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.122 | 
     | DLX_CLK__L2_I3/A                       |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.123 | 
     | DLX_CLK__L2_I3/Z                       |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.186 | 
     | DLX_CLK__L3_I50/A                      |   ^   | DLX_CLK__L2_N3  | CLKBUF_X2 | 0.002 |   0.106 |    0.188 | 
     | DLX_CLK__L3_I50/Z                      |   ^   | DLX_CLK__L3_N50 | CLKBUF_X2 | 0.071 |   0.177 |    0.259 | 
     | core_inst/EXMEM_NPC/DFF_30/data_reg/CK |   ^   | DLX_CLK__L3_N50 | DFFR_X1   | 0.002 |   0.178 |    0.260 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin cu_inst/MEM/DFF_0/data_reg/CK 
Endpoint:   cu_inst/MEM/DFF_0/data_reg/D (v) checked with  leading edge of 'DLX_
CLK'
Beginpoint: cu_inst/EX/DFF_0/data_reg/Q  (v) triggered by  leading edge of 'DLX_
CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.266
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                              |       |                      |           |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+-----------+-------+---------+----------| 
     | DLX_CLK                      |   ^   | DLX_CLK              |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A             |   ^   | DLX_CLK              | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z             |   ^   | DLX_CLK__L1_N0       | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I2/A             |   ^   | DLX_CLK__L1_N0       | CLKBUF_X3 | 0.003 |   0.043 |   -0.040 | 
     | DLX_CLK__L2_I2/Z             |   ^   | DLX_CLK__L2_N2       | CLKBUF_X3 | 0.064 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I44/A            |   ^   | DLX_CLK__L2_N2       | CLKBUF_X3 | 0.001 |   0.108 |    0.026 | 
     | DLX_CLK__L3_I44/Z            |   ^   | DLX_CLK__L3_N44      | CLKBUF_X3 | 0.063 |   0.171 |    0.088 | 
     | cu_inst/EX/DFF_0/data_reg/CK |   ^   | DLX_CLK__L3_N44      | DFFR_X1   | 0.001 |   0.172 |    0.089 | 
     | cu_inst/EX/DFF_0/data_reg/Q  |   v   | cu_inst/MEM/DFF_0/N3 | DFFR_X1   | 0.094 |   0.266 |    0.184 | 
     | cu_inst/MEM/DFF_0/data_reg/D |   v   | cu_inst/MEM/DFF_0/N3 | DFFR_X1   | 0.000 |   0.266 |    0.184 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                               |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                       |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A              |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.122 | 
     | DLX_CLK__L2_I0/A              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.125 | 
     | DLX_CLK__L2_I0/Z              |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.065 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I13/A             |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.004 |   0.111 |    0.194 | 
     | DLX_CLK__L3_I13/Z             |   ^   | DLX_CLK__L3_N13 | CLKBUF_X3 | 0.063 |   0.174 |    0.257 | 
     | cu_inst/MEM/DFF_0/data_reg/CK |   ^   | DLX_CLK__L3_N13 | DFFR_X1   | 0.001 |   0.175 |    0.258 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_29/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_29/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_29/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.263
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |   -0.081 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.063 |   0.104 |    0.021 | 
     | DLX_CLK__L3_I51/A                        |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.002 |   0.106 |    0.023 | 
     | DLX_CLK__L3_I51/Z                        |   ^   | DLX_CLK__L3_N51                  | CLKBUF_X3 | 0.065 |   0.171 |    0.089 | 
     | core_inst/IDEX_RF_IN2/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N51                  | DFFR_X1   | 0.001 |   0.172 |    0.089 | 
     | core_inst/IDEX_RF_IN2/DFF_29/data_reg/QN |   ^   | n5596                            | DFFR_X1   | 0.081 |   0.253 |    0.170 | 
     | U20837/A2                                |   ^   | n5596                            | NOR2_X1   | 0.000 |   0.253 |    0.170 | 
     | U20837/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_29/N3 | NOR2_X1   | 0.010 |   0.263 |    0.181 | 
     | core_inst/EXMEM_DATAIN/DFF_29/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_29/N3 | DFFR_X1   | 0.000 |   0.263 |    0.181 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.122 | 
     | DLX_CLK__L2_I3/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.123 | 
     | DLX_CLK__L2_I3/Z                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.186 | 
     | DLX_CLK__L3_I52/A                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.106 |    0.189 | 
     | DLX_CLK__L3_I52/Z                         |   ^   | DLX_CLK__L3_N52 | CLKBUF_X3 | 0.063 |   0.169 |    0.252 | 
     | core_inst/EXMEM_DATAIN/DFF_29/data_reg/CK |   ^   | DLX_CLK__L3_N52 | DFFR_X1   | 0.002 |   0.172 |    0.255 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin cu_inst/MEM/DFF_6/data_reg/CK 
Endpoint:   cu_inst/MEM/DFF_6/data_reg/D (v) checked with  leading edge of 'DLX_
CLK'
Beginpoint: cu_inst/EX/DFF_6/data_reg/Q  (v) triggered by  leading edge of 'DLX_
CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.263
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |   Cell    | Delay | Arrival | Required | 
     |                              |       |                      |           |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+-----------+-------+---------+----------| 
     | DLX_CLK                      |   ^   | DLX_CLK              |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A             |   ^   | DLX_CLK              | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z             |   ^   | DLX_CLK__L1_N0       | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I2/A             |   ^   | DLX_CLK__L1_N0       | CLKBUF_X3 | 0.003 |   0.043 |   -0.040 | 
     | DLX_CLK__L2_I2/Z             |   ^   | DLX_CLK__L2_N2       | CLKBUF_X3 | 0.064 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I32/A            |   ^   | DLX_CLK__L2_N2       | CLKBUF_X3 | 0.003 |   0.110 |    0.027 | 
     | DLX_CLK__L3_I32/Z            |   ^   | DLX_CLK__L3_N32      | CLKBUF_X3 | 0.058 |   0.168 |    0.085 | 
     | cu_inst/EX/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N32      | DFFR_X1   | 0.000 |   0.168 |    0.085 | 
     | cu_inst/EX/DFF_6/data_reg/Q  |   v   | cu_inst/MEM/DFF_6/N3 | DFFR_X1   | 0.094 |   0.263 |    0.180 | 
     | cu_inst/MEM/DFF_6/data_reg/D |   v   | cu_inst/MEM/DFF_6/N3 | DFFR_X1   | 0.000 |   0.263 |    0.180 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                               |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                       |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A              |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.122 | 
     | DLX_CLK__L2_I2/A              |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.125 | 
     | DLX_CLK__L2_I2/Z              |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I33/A             |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.003 |   0.110 |    0.193 | 
     | DLX_CLK__L3_I33/Z             |   ^   | DLX_CLK__L3_N33 | CLKBUF_X3 | 0.061 |   0.171 |    0.253 | 
     | cu_inst/MEM/DFF_6/data_reg/CK |   ^   | DLX_CLK__L3_N33 | DFFR_X1   | 0.001 |   0.171 |    0.254 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.064 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29                            | CLKBUF_X3 | 0.060 |   0.170 |    0.087 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/C |   ^   | DLX_CLK__L3_N29                            | DFFR_X1   | 0.002 |   0.171 |    0.088 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/Q |   ^   | n25300                                     | DFFR_X1   | 0.075 |   0.246 |    0.163 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U13843/B1                                          |   ^   | n25300                                     | AOI22_X1  | 0.000 |   0.246 |    0.163 | 
     | U13843/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/N3 | AOI22_X1  | 0.016 |   0.262 |    0.179 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29 | CLKBUF_X3 | 0.060 |   0.170 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_28/data_reg/C |   ^   | DLX_CLK__L3_N29 | DFFR_X1   | 0.002 |   0.171 |    0.254 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin core_inst/MEMWB_ALUOUT/DFF_5/data_reg/CK 
Endpoint:   core_inst/MEMWB_ALUOUT/DFF_5/data_reg/D  (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/EXMEM_ALU_OUT/DFF_5/data_reg/Q (v) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.189
  Arrival Time                  0.272
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |   -0.043 | 
     | DLX_CLK__L2_I2/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |   -0.041 | 
     | DLX_CLK__L2_I2/Z                          |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I34/A                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.002 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I34/Z                         |   ^   | DLX_CLK__L3_N34 | CLKBUF_X3 | 0.059 |   0.168 |    0.085 | 
     | core_inst/EXMEM_ALU_OUT/DFF_5/data_reg/CK |   ^   | DLX_CLK__L3_N34 | DFFR_X1   | 0.001 |   0.169 |    0.086 | 
     | core_inst/EXMEM_ALU_OUT/DFF_5/data_reg/Q  |   v   | DRAM_ADDRESS[5] | DFFR_X1   | 0.102 |   0.272 |    0.189 | 
     | core_inst/MEMWB_ALUOUT/DFF_5/data_reg/D   |   v   | DRAM_ADDRESS[5] | DFFR_X1   | 0.000 |   0.272 |    0.189 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                 |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I2/A                         |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.126 | 
     | DLX_CLK__L2_I2/Z                         |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I35/A                        |   ^   | DLX_CLK__L2_N2  | CLKBUF_X2 | 0.002 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I35/Z                        |   ^   | DLX_CLK__L3_N35 | CLKBUF_X2 | 0.069 |   0.179 |    0.262 | 
     | core_inst/MEMWB_ALUOUT/DFF_5/data_reg/CK |   ^   | DLX_CLK__L3_N35 | DFFR_X1   | 0.001 |   0.179 |    0.262 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin core_inst/EXMEM_DATAIN/DFF_25/data_reg/CK 
Endpoint:   core_inst/EXMEM_DATAIN/DFF_25/data_reg/D (v) checked with  leading 
edge of 'DLX_CLK'
Beginpoint: core_inst/IDEX_RF_IN2/DFF_25/data_reg/QN (^) triggered by  leading 
edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.266
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                  |   ^   | DLX_CLK                          |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                         |   ^   | DLX_CLK                          | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.038 |   0.039 |   -0.044 | 
     | DLX_CLK__L2_I3/A                         |   ^   | DLX_CLK__L1_N0                   | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I3/Z                         |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.063 |   0.104 |    0.021 | 
     | DLX_CLK__L3_I51/A                        |   ^   | DLX_CLK__L2_N3                   | CLKBUF_X3 | 0.002 |   0.106 |    0.023 | 
     | DLX_CLK__L3_I51/Z                        |   ^   | DLX_CLK__L3_N51                  | CLKBUF_X3 | 0.065 |   0.171 |    0.088 | 
     | core_inst/IDEX_RF_IN2/DFF_25/data_reg/CK |   ^   | DLX_CLK__L3_N51                  | DFFR_X1   | 0.001 |   0.172 |    0.089 | 
     | core_inst/IDEX_RF_IN2/DFF_25/data_reg/QN |   ^   | n371                             | DFFR_X1   | 0.081 |   0.253 |    0.170 | 
     | U20838/A2                                |   ^   | n371                             | NOR2_X1   | 0.000 |   0.253 |    0.170 | 
     | U20838/ZN                                |   v   | core_inst/EXMEM_DATAIN/DFF_25/N3 | NOR2_X1   | 0.013 |   0.266 |    0.183 | 
     | core_inst/EXMEM_DATAIN/DFF_25/data_reg/D |   v   | core_inst/EXMEM_DATAIN/DFF_25/N3 | DFFR_X1   | 0.000 |   0.266 |    0.183 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                 |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                   |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                          |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I3/A                          |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I3/Z                          |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.187 | 
     | DLX_CLK__L3_I48/A                         |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.003 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I48/Z                         |   ^   | DLX_CLK__L3_N48 | CLKBUF_X3 | 0.065 |   0.172 |    0.255 | 
     | core_inst/EXMEM_DATAIN/DFF_25/data_reg/CK |   ^   | DLX_CLK__L3_N48 | DFFR_X1   | 0.002 |   0.174 |    0.257 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29                             | CLKBUF_X3 | 0.060 |   0.170 |    0.087 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/ |   ^   | DLX_CLK__L3_N29                             | DFFR_X1   | 0.001 |   0.171 |    0.088 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/ |   ^   | n25142                                      | DFFR_X1   | 0.075 |   0.246 |    0.163 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13177/B1                                          |   ^   | n25142                                      | AOI22_X1  | 0.000 |   0.246 |    0.163 | 
     | U13177/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/N3 | AOI22_X1  | 0.016 |   0.262 |    0.179 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29 | CLKBUF_X3 | 0.060 |   0.170 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_30/data_reg/ |   ^   | DLX_CLK__L3_N29 | DFFR_X1   | 0.001 |   0.171 |    0.254 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.039 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29                             | CLKBUF_X3 | 0.060 |   0.170 |    0.087 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/ |   ^   | DLX_CLK__L3_N29                             | DFFR_X1   | 0.001 |   0.171 |    0.088 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/ |   ^   | n25134                                      | DFFR_X1   | 0.075 |   0.246 |    0.163 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13196/B1                                          |   ^   | n25134                                      | AOI22_X1  | 0.000 |   0.246 |    0.163 | 
     | U13196/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/N3 | AOI22_X1  | 0.016 |   0.262 |    0.179 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I29/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I29/Z                                  |   ^   | DLX_CLK__L3_N29 | CLKBUF_X3 | 0.060 |   0.170 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_21/data_reg/ |   ^   | DLX_CLK__L3_N29 | DFFR_X1   | 0.001 |   0.171 |    0.254 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.266
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.005 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28                             | CLKBUF_X3 | 0.063 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/ |   ^   | DLX_CLK__L3_N28                             | DFFR_X1   | 0.002 |   0.174 |    0.091 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/ |   ^   | n25213                                      | DFFR_X1   | 0.075 |   0.250 |    0.167 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U12567/B1                                          |   ^   | n25213                                      | AOI22_X1  | 0.000 |   0.250 |    0.167 | 
     | U12567/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/N3 | AOI22_X1  | 0.016 |   0.266 |    0.183 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/N3 | DFFR_X1   | 0.000 |   0.266 |    0.183 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.005 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28 | CLKBUF_X3 | 0.063 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_23/data_reg/ |   ^   | DLX_CLK__L3_N28 | DFFR_X1   | 0.002 |   0.174 |    0.257 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.266
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.005 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28                             | CLKBUF_X3 | 0.063 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N28                             | DFFR_X1   | 0.003 |   0.175 |    0.092 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/ |   ^   | n25219                                      | DFFR_X1   | 0.075 |   0.250 |    0.167 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U12555/B1                                          |   ^   | n25219                                      | AOI22_X1  | 0.000 |   0.250 |    0.167 | 
     | U12555/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/N3 | AOI22_X1  | 0.016 |   0.266 |    0.183 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/N3 | DFFR_X1   | 0.000 |   0.266 |    0.183 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.005 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28 | CLKBUF_X3 | 0.063 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_31/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N28 | DFFR_X1   | 0.003 |   0.175 |    0.258 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.170
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.261
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.003 |   0.043 |   -0.041 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2                              | CLKBUF_X3 | 0.064 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I42/A                                  |   ^   | DLX_CLK__L2_N2                              | CLKBUF_X3 | 0.001 |   0.108 |    0.025 | 
     | DLX_CLK__L3_I42/Z                                  |   ^   | DLX_CLK__L3_N42                             | CLKBUF_X3 | 0.061 |   0.169 |    0.086 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/ |   ^   | DLX_CLK__L3_N42                             | DFFR_X1   | 0.001 |   0.170 |    0.087 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/ |   ^   | n2874                                       | DFFR_X1   | 0.075 |   0.245 |    0.162 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13313/B1                                          |   ^   | n2874                                       | AOI22_X1  | 0.000 |   0.245 |    0.162 | 
     | U13313/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/N3 | AOI22_X1  | 0.016 |   0.261 |    0.178 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/N3 | DFFR_X1   | 0.000 |   0.261 |    0.178 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I2/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.043 |    0.126 | 
     | DLX_CLK__L2_I2/Z                                   |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.064 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I42/A                                  |   ^   | DLX_CLK__L2_N2  | CLKBUF_X3 | 0.001 |   0.108 |    0.191 | 
     | DLX_CLK__L3_I42/Z                                  |   ^   | DLX_CLK__L3_N42 | CLKBUF_X3 | 0.061 |   0.169 |    0.252 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_15/data_reg/ |   ^   | DLX_CLK__L3_N42 | DFFR_X1   | 0.001 |   0.170 |    0.253 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.265
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.003 |   0.042 |   -0.041 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.065 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I3/A                                   |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.004 |   0.111 |    0.028 | 
     | DLX_CLK__L3_I3/Z                                   |   ^   | DLX_CLK__L3_N3                             | CLKBUF_X3 | 0.060 |   0.171 |    0.088 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/C |   ^   | DLX_CLK__L3_N3                             | DFFR_X1   | 0.002 |   0.173 |    0.090 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/Q |   ^   | n24846                                     | DFFR_X1   | 0.075 |   0.249 |    0.165 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U13659/B1                                          |   ^   | n24846                                     | AOI22_X1  | 0.000 |   0.249 |    0.165 | 
     | U13659/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/N3 | AOI22_X1  | 0.016 |   0.265 |    0.182 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/N3 | DFFR_X1   | 0.000 |   0.265 |    0.182 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK        |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |    0.125 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0 | CLKBUF_X3 | 0.065 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I3/A                                   |   ^   | DLX_CLK__L2_N0 | CLKBUF_X3 | 0.004 |   0.111 |    0.194 | 
     | DLX_CLK__L3_I3/Z                                   |   ^   | DLX_CLK__L3_N3 | CLKBUF_X3 | 0.060 |   0.171 |    0.254 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_8/data_reg/C |   ^   | DLX_CLK__L3_N3 | DFFR_X1   | 0.002 |   0.173 |    0.257 | 
     | K                                                  |       |                |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.265
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.003 |   0.042 |   -0.041 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.065 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I10/A                                  |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.004 |   0.111 |    0.028 | 
     | DLX_CLK__L3_I10/Z                                  |   ^   | DLX_CLK__L3_N10                            | CLKBUF_X3 | 0.061 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/C |   ^   | DLX_CLK__L3_N10                            | DFFR_X1   | 0.002 |   0.174 |    0.091 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/Q |   ^   | n25313                                     | DFFR_X1   | 0.075 |   0.249 |    0.166 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U13683/B1                                          |   ^   | n25313                                     | AOI22_X1  | 0.000 |   0.249 |    0.166 | 
     | U13683/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/N3 | AOI22_X1  | 0.016 |   0.265 |    0.182 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/N3 | DFFR_X1   | 0.000 |   0.265 |    0.182 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.125 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.065 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I10/A                                  |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.004 |   0.111 |    0.194 | 
     | DLX_CLK__L3_I10/Z                                  |   ^   | DLX_CLK__L3_N10 | CLKBUF_X3 | 0.061 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_2/data_reg/C |   ^   | DLX_CLK__L3_N10 | DFFR_X1   | 0.002 |   0.174 |    0.257 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.265
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.003 |   0.042 |   -0.041 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.065 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I10/A                                  |   ^   | DLX_CLK__L2_N0                             | CLKBUF_X3 | 0.004 |   0.111 |    0.028 | 
     | DLX_CLK__L3_I10/Z                                  |   ^   | DLX_CLK__L3_N10                            | CLKBUF_X3 | 0.061 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/C |   ^   | DLX_CLK__L3_N10                            | DFFR_X1   | 0.001 |   0.173 |    0.090 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/Q |   ^   | n25306                                     | DFFR_X1   | 0.075 |   0.248 |    0.165 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U13530/B1                                          |   ^   | n25306                                     | AOI22_X1  | 0.000 |   0.248 |    0.165 | 
     | U13530/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/N3 | AOI22_X1  | 0.016 |   0.265 |    0.182 | 
     | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/N3 | DFFR_X1   | 0.000 |   0.265 |    0.182 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.003 |   0.042 |    0.125 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.065 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I10/A                                  |   ^   | DLX_CLK__L2_N0  | CLKBUF_X3 | 0.004 |   0.111 |    0.194 | 
     | DLX_CLK__L3_I10/Z                                  |   ^   | DLX_CLK__L3_N10 | CLKBUF_X3 | 0.061 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_15/DFF_2/data_reg/C |   ^   | DLX_CLK__L3_N10 | DFFR_X1   | 0.001 |   0.173 |    0.257 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.264
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19                            | CLKBUF_X3 | 0.062 |   0.171 |    0.088 | 
     | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/C |   ^   | DLX_CLK__L3_N19                            | DFFR_X1   | 0.002 |   0.173 |    0.090 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/Q |   ^   | n24989                                     | DFFR_X1   | 0.075 |   0.248 |    0.165 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U12678/B1                                          |   ^   | n24989                                     | AOI22_X1  | 0.000 |   0.248 |    0.165 | 
     | U12678/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/N3 | AOI22_X1  | 0.016 |   0.264 |    0.181 | 
     | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/N3 | DFFR_X1   | 0.000 |   0.264 |    0.181 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19 | CLKBUF_X3 | 0.062 |   0.171 |    0.254 | 
     | core_inst/ID/REGISTER_FILE/REG_3/DFF_23/data_reg/C |   ^   | DLX_CLK__L3_N19 | DFFR_X1   | 0.002 |   0.173 |    0.256 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.183
  Arrival Time                  0.266
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.005 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28                             | CLKBUF_X3 | 0.063 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N28                             | DFFR_X1   | 0.002 |   0.174 |    0.091 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/ |   ^   | n427                                        | DFFR_X1   | 0.075 |   0.250 |    0.166 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13673/B1                                          |   ^   | n427                                        | AOI22_X1  | 0.000 |   0.250 |    0.166 | 
     | U13673/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/N3 | AOI22_X1  | 0.016 |   0.266 |    0.183 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/N3 | DFFR_X1   | 0.000 |   0.266 |    0.183 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I28/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.005 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I28/Z                                  |   ^   | DLX_CLK__L3_N28 | CLKBUF_X3 | 0.063 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_12/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N28 | DFFR_X1   | 0.002 |   0.174 |    0.257 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.167
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.259
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.039 |   -0.044 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3                             | CLKBUF_X3 | 0.063 |   0.104 |    0.020 | 
     | DLX_CLK__L3_I56/A                                  |   ^   | DLX_CLK__L2_N3                             | CLKBUF_X3 | 0.002 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I56/Z                                  |   ^   | DLX_CLK__L3_N56                            | CLKBUF_X3 | 0.061 |   0.166 |    0.083 | 
     | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/C |   ^   | DLX_CLK__L3_N56                            | DFFR_X1   | 0.001 |   0.167 |    0.084 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/Q |   ^   | n25231                                     | DFFR_X1   | 0.076 |   0.243 |    0.160 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U12503/B1                                          |   ^   | n25231                                     | AOI22_X1  | 0.000 |   0.243 |    0.160 | 
     | U12503/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/N3 | AOI22_X1  | 0.016 |   0.259 |    0.176 | 
     | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/N3 | DFFR_X1   | 0.000 |   0.259 |    0.176 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.187 | 
     | DLX_CLK__L3_I56/A                                  |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I56/Z                                  |   ^   | DLX_CLK__L3_N56 | CLKBUF_X3 | 0.061 |   0.166 |    0.249 | 
     | core_inst/ID/REGISTER_FILE/REG_4/DFF_27/data_reg/C |   ^   | DLX_CLK__L3_N56 | DFFR_X1   | 0.001 |   0.167 |    0.251 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.039 |   -0.044 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3                              | CLKBUF_X3 | 0.063 |   0.104 |    0.020 | 
     | DLX_CLK__L3_I55/A                                  |   ^   | DLX_CLK__L2_N3                              | CLKBUF_X3 | 0.002 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I55/Z                                  |   ^   | DLX_CLK__L3_N55                             | CLKBUF_X3 | 0.064 |   0.169 |    0.086 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/ |   ^   | DLX_CLK__L3_N55                             | DFFR_X1   | 0.002 |   0.171 |    0.087 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/ |   ^   | net740989                                   | DFFR_X1   | 0.076 |   0.246 |    0.163 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13298/B1                                          |   ^   | net740989                                   | AOI22_X1  | 0.000 |   0.246 |    0.163 | 
     | U13298/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/N3 | AOI22_X1  | 0.016 |   0.262 |    0.179 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.187 | 
     | DLX_CLK__L3_I55/A                                  |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I55/Z                                  |   ^   | DLX_CLK__L3_N55 | CLKBUF_X3 | 0.064 |   0.169 |    0.252 | 
     | core_inst/ID/REGISTER_FILE/REG_19/DFF_22/data_reg/ |   ^   | DLX_CLK__L3_N55 | DFFR_X1   | 0.002 |   0.171 |    0.254 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.168
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.260
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3                             | CLKBUF_X3 | 0.063 |   0.104 |    0.021 | 
     | DLX_CLK__L3_I59/A                                  |   ^   | DLX_CLK__L2_N3                             | CLKBUF_X3 | 0.002 |   0.105 |    0.022 | 
     | DLX_CLK__L3_I59/Z                                  |   ^   | DLX_CLK__L3_N59                            | CLKBUF_X3 | 0.061 |   0.166 |    0.083 | 
     | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/C |   ^   | DLX_CLK__L3_N59                            | DFFR_X1   | 0.002 |   0.168 |    0.085 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/Q |   ^   | net741056                                  | DFFR_X1   | 0.075 |   0.244 |    0.161 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U12305/B1                                          |   ^   | net741056                                  | AOI22_X1  | 0.000 |   0.244 |    0.161 | 
     | U12305/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/N3 | AOI22_X1  | 0.016 |   0.260 |    0.177 | 
     | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/N3 | DFFR_X1   | 0.000 |   0.260 |    0.177 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I3/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I3/Z                                   |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.063 |   0.104 |    0.187 | 
     | DLX_CLK__L3_I59/A                                  |   ^   | DLX_CLK__L2_N3  | CLKBUF_X3 | 0.002 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I59/Z                                  |   ^   | DLX_CLK__L3_N59 | CLKBUF_X3 | 0.061 |   0.166 |    0.249 | 
     | core_inst/ID/REGISTER_FILE/REG_8/DFF_20/data_reg/C |   ^   | DLX_CLK__L3_N59 | DFFR_X1   | 0.002 |   0.168 |    0.252 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.264
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.042 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19                             | CLKBUF_X3 | 0.062 |   0.171 |    0.088 | 
     | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/ |   ^   | DLX_CLK__L3_N19                             | DFFR_X1   | 0.001 |   0.172 |    0.089 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/ |   ^   | n25189                                      | DFFR_X1   | 0.075 |   0.247 |    0.164 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U12636/B1                                          |   ^   | n25189                                      | AOI22_X1  | 0.000 |   0.247 |    0.164 | 
     | U12636/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/N3 | AOI22_X1  | 0.016 |   0.264 |    0.180 | 
     | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/N3 | DFFR_X1   | 0.000 |   0.264 |    0.180 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19 | CLKBUF_X3 | 0.062 |   0.171 |    0.254 | 
     | core_inst/ID/REGISTER_FILE/REG_30/DFF_19/data_reg/ |   ^   | DLX_CLK__L3_N19 | DFFR_X1   | 0.001 |   0.172 |    0.255 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.264
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.003 |   0.042 |   -0.041 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0                              | CLKBUF_X3 | 0.065 |   0.107 |    0.024 | 
     | DLX_CLK__L3_I2/A                                   |   ^   | DLX_CLK__L2_N0                              | CLKBUF_X3 | 0.001 |   0.108 |    0.025 | 
     | DLX_CLK__L3_I2/Z                                   |   ^   | DLX_CLK__L3_N2                              | CLKBUF_X3 | 0.063 |   0.172 |    0.089 | 
     | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/ |   ^   | DLX_CLK__L3_N2                              | DFFR_X1   | 0.001 |   0.173 |    0.089 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/ |   ^   | n24855                                      | DFFR_X1   | 0.075 |   0.248 |    0.165 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13741/B1                                          |   ^   | n24855                                      | AOI22_X1  | 0.000 |   0.248 |    0.165 | 
     | U13741/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/N3 | AOI22_X1  | 0.016 |   0.264 |    0.181 | 
     | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/N3 | DFFR_X1   | 0.000 |   0.264 |    0.181 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK        |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK        | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0 | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I0/A                                   |   ^   | DLX_CLK__L1_N0 | CLKBUF_X3 | 0.003 |   0.042 |    0.125 | 
     | DLX_CLK__L2_I0/Z                                   |   ^   | DLX_CLK__L2_N0 | CLKBUF_X3 | 0.065 |   0.107 |    0.190 | 
     | DLX_CLK__L3_I2/A                                   |   ^   | DLX_CLK__L2_N0 | CLKBUF_X3 | 0.001 |   0.108 |    0.192 | 
     | DLX_CLK__L3_I2/Z                                   |   ^   | DLX_CLK__L3_N2 | CLKBUF_X3 | 0.063 |   0.172 |    0.255 | 
     | core_inst/ID/REGISTER_FILE/REG_11/DFF_14/data_reg/ |   ^   | DLX_CLK__L3_N2 | DFFR_X1   | 0.001 |   0.173 |    0.256 | 
     | CK                                                 |       |                |           |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.263
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I22/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I22/Z                                  |   ^   | DLX_CLK__L3_N22                             | CLKBUF_X3 | 0.061 |   0.170 |    0.087 | 
     | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N22                             | DFFR_X1   | 0.001 |   0.172 |    0.088 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/ |   ^   | n24871                                      | DFFR_X1   | 0.075 |   0.247 |    0.164 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13618/B1                                          |   ^   | n24871                                      | AOI22_X1  | 0.000 |   0.247 |    0.164 | 
     | U13618/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/N3 | AOI22_X1  | 0.016 |   0.263 |    0.180 | 
     | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/N3 | DFFR_X1   | 0.000 |   0.263 |    0.180 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I22/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I22/Z                                  |   ^   | DLX_CLK__L3_N22 | CLKBUF_X3 | 0.061 |   0.170 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_13/DFF_29/data_reg/ |   ^   | DLX_CLK__L3_N22 | DFFR_X1   | 0.001 |   0.172 |    0.255 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.264
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                    |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                    | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                             | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I24/A                                  |   ^   | DLX_CLK__L2_N1                             | CLKBUF_X3 | 0.004 |   0.109 |    0.025 | 
     | DLX_CLK__L3_I24/Z                                  |   ^   | DLX_CLK__L3_N24                            | CLKBUF_X3 | 0.061 |   0.170 |    0.087 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/C |   ^   | DLX_CLK__L3_N24                            | DFFR_X1   | 0.003 |   0.172 |    0.089 | 
     | K                                                  |       |                                            |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/Q |   ^   | n24848                                     | DFFR_X1   | 0.075 |   0.248 |    0.165 | 
     | N                                                  |       |                                            |           |       |         |          | 
     | U13828/B1                                          |   ^   | n24848                                     | AOI22_X1  | 0.000 |   0.248 |    0.165 | 
     | U13828/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/N3 | AOI22_X1  | 0.016 |   0.264 |    0.181 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/D |   v   | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/N3 | DFFR_X1   | 0.000 |   0.264 |    0.181 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I24/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I24/Z                                  |   ^   | DLX_CLK__L3_N24 | CLKBUF_X3 | 0.061 |   0.170 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_1/DFF_31/data_reg/C |   ^   | DLX_CLK__L3_N24 | DFFR_X1   | 0.003 |   0.172 |    0.256 | 
     | K                                                  |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.184
  Arrival Time                  0.267
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I17/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.025 | 
     | DLX_CLK__L3_I17/Z                                  |   ^   | DLX_CLK__L3_N17                             | CLKBUF_X3 | 0.065 |   0.174 |    0.091 | 
     | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/ |   ^   | DLX_CLK__L3_N17                             | DFFR_X1   | 0.001 |   0.175 |    0.092 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/ |   ^   | n470                                        | DFFR_X1   | 0.075 |   0.251 |    0.167 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U12863/B1                                          |   ^   | n470                                        | AOI22_X1  | 0.000 |   0.251 |    0.167 | 
     | U12863/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/N3 | AOI22_X1  | 0.016 |   0.267 |    0.184 | 
     | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/N3 | DFFR_X1   | 0.000 |   0.267 |    0.184 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I17/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I17/Z                                  |   ^   | DLX_CLK__L3_N17 | CLKBUF_X3 | 0.065 |   0.174 |    0.257 | 
     | core_inst/ID/REGISTER_FILE/REG_26/DFF_31/data_reg/ |   ^   | DLX_CLK__L3_N17 | DFFR_X1   | 0.001 |   0.175 |    0.258 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.262
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I25/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.003 |   0.108 |    0.024 | 
     | DLX_CLK__L3_I25/Z                                  |   ^   | DLX_CLK__L3_N25                             | CLKBUF_X3 | 0.062 |   0.169 |    0.086 | 
     | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/ |   ^   | DLX_CLK__L3_N25                             | DFFR_X1   | 0.001 |   0.171 |    0.087 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/ |   ^   | n25124                                      | DFFR_X1   | 0.075 |   0.246 |    0.162 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13344/B1                                          |   ^   | n25124                                      | AOI22_X1  | 0.000 |   0.246 |    0.162 | 
     | U13344/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/N3 | AOI22_X1  | 0.016 |   0.262 |    0.179 | 
     | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/N3 | DFFR_X1   | 0.000 |   0.262 |    0.179 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.040 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I25/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.003 |   0.108 |    0.191 | 
     | DLX_CLK__L3_I25/Z                                  |   ^   | DLX_CLK__L3_N25 | CLKBUF_X3 | 0.062 |   0.169 |    0.253 | 
     | core_inst/ID/REGISTER_FILE/REG_18/DFF_28/data_reg/ |   ^   | DLX_CLK__L3_N25 | DFFR_X1   | 0.001 |   0.171 |    0.254 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_
reg/CK 
Endpoint:   core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/D  (v) checked 
with  leading edge of 'DLX_CLK'
Beginpoint: core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/QN (^) triggered 
by  leading edge of 'DLX_CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.172
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.263
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK                                     |           |       |   0.000 |   -0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK                                     | CLKBUF_X3 | 0.001 |   0.001 |   -0.082 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.038 |   0.040 |   -0.044 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0                              | CLKBUF_X3 | 0.001 |   0.041 |   -0.043 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.064 |   0.105 |    0.021 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1                              | CLKBUF_X3 | 0.004 |   0.109 |    0.026 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19                             | CLKBUF_X3 | 0.062 |   0.171 |    0.088 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/ |   ^   | DLX_CLK__L3_N19                             | DFFR_X1   | 0.001 |   0.172 |    0.088 | 
     | CK                                                 |       |                                             |           |       |         |          | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/ |   ^   | n25133                                      | DFFR_X1   | 0.075 |   0.247 |    0.164 | 
     | QN                                                 |       |                                             |           |       |         |          | 
     | U13201/B1                                          |   ^   | n25133                                      | AOI22_X1  | 0.000 |   0.247 |    0.164 | 
     | U13201/ZN                                          |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/N3 | AOI22_X1  | 0.016 |   0.263 |    0.180 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/ |   v   | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/N3 | DFFR_X1   | 0.000 |   0.263 |    0.180 | 
     | D                                                  |       |                                             |           |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |       Net       |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                 |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------+-----------+-------+---------+----------| 
     | DLX_CLK                                            |   ^   | DLX_CLK         |           |       |   0.000 |    0.083 | 
     | DLX_CLK__L1_I0/A                                   |   ^   | DLX_CLK         | CLKBUF_X3 | 0.001 |   0.001 |    0.084 | 
     | DLX_CLK__L1_I0/Z                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.038 |   0.039 |    0.123 | 
     | DLX_CLK__L2_I1/A                                   |   ^   | DLX_CLK__L1_N0  | CLKBUF_X3 | 0.001 |   0.041 |    0.124 | 
     | DLX_CLK__L2_I1/Z                                   |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.064 |   0.105 |    0.188 | 
     | DLX_CLK__L3_I19/A                                  |   ^   | DLX_CLK__L2_N1  | CLKBUF_X3 | 0.004 |   0.109 |    0.192 | 
     | DLX_CLK__L3_I19/Z                                  |   ^   | DLX_CLK__L3_N19 | CLKBUF_X3 | 0.062 |   0.171 |    0.254 | 
     | core_inst/ID/REGISTER_FILE/REG_20/DFF_19/data_reg/ |   ^   | DLX_CLK__L3_N19 | DFFR_X1   | 0.001 |   0.172 |    0.255 | 
     | CK                                                 |       |                 |           |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

