$date
	Sun Oct 23 05:49:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#814458
b10000 &
b10000 %
1$
b10000 !
1"
#814459
0"
#814462
b1000 &
b1000 %
#814466
b100 &
b100 %
#814470
b10 &
b10 %
#814474
b1 &
b1 %
1#
#814478
b0 &
0#
b0 %
0$
#1767343
b10 !
1"
#1767346
b10 &
b10 %
1$
#1767347
0"
#1767350
b1 &
1#
b1 %
#1767354
b0 &
b0 %
0#
0$
#2802893
b11001 !
1"
#2802894
b11001 &
b11001 %
1$
#2802895
0"
#2802898
b1001100 &
b1001100 %
#2802902
b100110 &
b100110 %
#2802906
b10011 &
b10011 %
#2802910
b111010 &
b111010 %
#2802914
b11101 &
b11101 %
#2802918
b1011000 &
b1011000 %
#2802922
b101100 &
b101100 %
#2802926
b10110 &
b10110 %
#2802930
b1011 &
b1011 %
#2802934
b100010 &
b100010 %
#2802938
b10001 &
b10001 %
#2802942
b110100 &
b110100 %
#2802946
b11010 &
b11010 %
#2802950
b1101 &
b1101 %
#2802954
b101000 &
b101000 %
#2802958
b10100 &
b10100 %
#2802962
b1010 &
b1010 %
#2802966
b101 &
b101 %
#2802970
b10000 &
b10000 %
#2802974
b1000 &
b1000 %
#2802978
b100 &
b100 %
#2802982
b10 &
b10 %
#2802986
b1 &
b1 %
1#
#2802990
b0 &
0#
b0 %
0$
#4500012
