# LEVEL SENSITIVE RESET CIRCUIT FOR DIGITAL LOGIC.