
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09G-SP1-1-Beta1
Install: D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: DESKTOP

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 157R, Built Mar 12 2019 09:11:06

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
10       D:\proj\gw2a_proj\fifo_test\src\fifo\temp\FIFO\fifo_define.v (2019-05-30 10:40:55, 2019-05-30 10:42:14)
11       D:\proj\gw2a_proj\fifo_test\src\fifo\temp\FIFO\fifo_parameter.v (2019-05-30 10:40:55, 2019-05-30 10:42:14)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 8
FID:  path (timestamp)
0        D:\Gowin\Gowin_V1.9.0.02Beta\IDE\ipcore\FIFO\data\edc.v (2019-04-26 16:30:22)
1        D:\Gowin\Gowin_V1.9.0.02Beta\IDE\ipcore\FIFO\data\fifo.v (2019-04-26 16:30:22)
2        D:\Gowin\Gowin_V1.9.0.02Beta\IDE\ipcore\FIFO\data\fifo_top.v (2019-04-26 16:30:22)
3        D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro\lib\generic\gw2a.v (2019-03-13 01:35:10)
4        D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro\lib\vlog\hypermods.v (2019-03-13 00:06:40)
5        D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro\lib\vlog\scemi_objects.v (2019-03-13 00:06:40)
6        D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-03-13 00:06:40)
7        D:\Gowin\Gowin_V1.9.0.02Beta\SynplifyPro\lib\vlog\umr_capim.v (2019-03-13 00:06:40)

*******************************************************************
Unchanged modules: 3
MID:  lib.cell.view
15       work.\~edc.fifo_dma_write_32_256.verilog
16       work.\~fifo.fifo_dma_write_32_256.verilog
17       work.fifo_dma_write_32_256.verilog
