# Disable Memory Multiplexing Unit.
proc disable_mmu { } {
    arm mcr 15 0 1 0 0 [expr [arm mrc 15 0 1 0 0] & ~0xd]
}

# Configure JTAG.
adapter driver jlink
transport select jtag
adapter speed 5000
reset_config trst_and_srst
adapter srst delay 100
adapter srst pulse_width 100
jtag_ntrst_delay 100
jtag_ntrst_assert_width 100

# Create MT7629 cpu TAP based on JTAG probe and MT provided files.
jtag newtap mt76xx cpu -irlen 4 -expected-id 0x4BA00477
dap create mt76xx.dap -chain-position mt76xx.cpu
target create mt76xx.cpu0 cortex_a -dap mt76xx.dap -coreid 0 -dbgbase 0x80810000
target create mt76xx.cpu1 cortex_a -dap mt76xx.dap -coreid 1 -dbgbase 0x80812000
target smp mt76xx.cpu0 mt76xx.cpu1
mt76xx.cpu1 configure -work-area-phys 0x00100000 -work-area-size 1024 -endian little
mt76xx.cpu0 configure -work-area-phys 0x00100000 -work-area-size 1024 -endian little

proc sx_init { } {
    # Mask all ISRs
    cortex_a maskisr off

    # MMU workaround
    cortex_a dacrfixup on

    # Powerdown fix
    cortex_a dbginit

    # Halt the CPU so we can start writing to memory
    targets mt76xx.cpu1
    halt
    disable_mmu
    targets mt76xx.cpu0
    halt
    disable_mmu

    #Config ARM-CortexA L2 cache (the openOCD way?)
    #L2 SRAM enable for SPL
    #cache_config l2x 0x102007f0 0x00000001
    mdw phys 0x102007f0 0x00000001

    # Disable WDT (watchdog timer, for debug -- causes us to freeze, may be due to 48MHz clock)
    mww phys 0x10212000 0x22000000
}


mt76xx.cpu0 configure -event reset-init {
    sx_init
}

# Begin commands for run stage
init
reset init
