import chisel3._
import bundles._


class Core extends Module {
  val io = IO(new Bundle {
    val ram = new RAMOp()

    // debug things below
    val idex = new ID_EX()
    val id_branch = Output(UInt(32.W))
    val ifinst = Output(UInt(32.W))
    val ifpc = Output(UInt(32.W))
    val idpc = Output(UInt(32.W))
    val idimm = Output(SInt(32.W))
    val log = Output(Vec(32, UInt(32.W)))
  })

  val iff = Module(new IF())
  val id  = Module(new ID())
  val ex  = Module(new EX())
  val mem = Module(new MEM())
  val wb  = Module(new WB())
  val reg = Module(new RegFile())
  val mmu = Module(new MMU())

  iff.io.ram   <> mmu.io.iff
  iff.io.id    <> id.io.iff
  iff.io.stall <> mmu.io.ifStall

  id.io.ex         <> ex.io.id
  id.io.reg        <> reg.io.id
  id.io.wrRegOp    <> ex.io.idWrRegOp
  id.io.exWrRegOp  <> ex.io.wrRegOp
  id.io.memWrRegOp <> mem.io.wrRegOp
  id.io.wbWrRegOp  <> wb.io.wrRegOp

  ex.io.mem     <> mem.io.ex
  ex.io.wrRegOp <> mem.io.exWrRegOp

  mem.io.mmu     <> mmu.io.mem
  mem.io.wrRegOp <> wb.io.memWrRegOp
  mem.io.wrRegOp <> reg.io.mem

  mmu.io.ram <> io.ram

  // all the fxxking debug things... fxxk chisel
  io.log       <> reg.io.log
  io.ifinst    <> iff.io.id.inst
  io.ifpc      <> iff.io.id.pc
  io.id_branch <> id.io.iff.branch_tar
  io.idpc      <> id.io.log_pc
  io.idimm     <> id.io.log_imm
  io.idex      <> id.io.ex
}
