<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/radeon_clocks.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - radeon_clocks.c<span style="font-size: 80%;"> (source / <a href="radeon_clocks.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">452</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #if defined(__macppc__) || defined(__sparc64__)
<span class="lineNum">      35 </span>            : #include &lt;dev/ofw/openfirm.h&gt;
<span class="lineNum">      36 </span>            : #endif
<a name="37"><span class="lineNum">      37 </span>            : </a>
<span class="lineNum">      38 </span>            : /* 10 khz */
<span class="lineNum">      39 </span><span class="lineNoCov">          0 : uint32_t radeon_legacy_get_engine_clock(struct radeon_device *rdev)</span>
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span><span class="lineNoCov">          0 :         struct radeon_pll *spll = &amp;rdev-&gt;clock.spll;</span>
<span class="lineNum">      42 </span>            :         uint32_t fb_div, ref_div, post_div, sclk;
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         fb_div = RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV);</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :         fb_div = (fb_div &gt;&gt; RADEON_SPLL_FB_DIV_SHIFT) &amp; RADEON_SPLL_FB_DIV_MASK;</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         fb_div &lt;&lt;= 1;</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         fb_div *= spll-&gt;reference_freq;</span>
<span class="lineNum">      48 </span>            : 
<span class="lineNum">      49 </span>            :         ref_div =
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :             RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp; RADEON_M_SPLL_REF_DIV_MASK;</span>
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :         if (ref_div == 0)</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         sclk = fb_div / ref_div;</span>
<span class="lineNum">      56 </span>            : 
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         post_div = RREG32_PLL(RADEON_SCLK_CNTL) &amp; RADEON_SCLK_SRC_SEL_MASK;</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :         if (post_div == 2)</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :                 sclk &gt;&gt;= 1;</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :         else if (post_div == 3)</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 sclk &gt;&gt;= 2;</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :         else if (post_div == 4)</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                 sclk &gt;&gt;= 3;</span>
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         return sclk;</span>
<span class="lineNum">      66 </span><span class="lineNoCov">          0 : }</span>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<span class="lineNum">      68 </span>            : /* 10 khz */
<span class="lineNum">      69 </span><span class="lineNoCov">          0 : uint32_t radeon_legacy_get_memory_clock(struct radeon_device *rdev)</span>
<span class="lineNum">      70 </span>            : {
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         struct radeon_pll *mpll = &amp;rdev-&gt;clock.mpll;</span>
<span class="lineNum">      72 </span>            :         uint32_t fb_div, ref_div, post_div, mclk;
<span class="lineNum">      73 </span>            : 
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         fb_div = RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV);</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :         fb_div = (fb_div &gt;&gt; RADEON_MPLL_FB_DIV_SHIFT) &amp; RADEON_MPLL_FB_DIV_MASK;</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         fb_div &lt;&lt;= 1;</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         fb_div *= mpll-&gt;reference_freq;</span>
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span>            :         ref_div =
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :             RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp; RADEON_M_SPLL_REF_DIV_MASK;</span>
<span class="lineNum">      81 </span>            : 
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         if (ref_div == 0)</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         mclk = fb_div / ref_div;</span>
<span class="lineNum">      86 </span>            : 
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         post_div = RREG32_PLL(RADEON_MCLK_CNTL) &amp; 0x7;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :         if (post_div == 2)</span>
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :                 mclk &gt;&gt;= 1;</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         else if (post_div == 3)</span>
<span class="lineNum">      91 </span><span class="lineNoCov">          0 :                 mclk &gt;&gt;= 2;</span>
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :         else if (post_div == 4)</span>
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :                 mclk &gt;&gt;= 3;</span>
<span class="lineNum">      94 </span>            : 
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         return mclk;</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : #ifdef __linux__
<span class="lineNum">      99 </span>            : 
<span class="lineNum">     100 </span>            : #ifdef CONFIG_OF
<span class="lineNum">     101 </span>            : /*
<span class="lineNum">     102 </span>            :  * Read XTAL (ref clock), SCLK and MCLK from Open Firmware device
<span class="lineNum">     103 </span>            :  * tree. Hopefully, ATI OF driver is kind enough to fill these
<span class="lineNum">     104 </span>            :  */
<span class="lineNum">     105 </span>            : static bool radeon_read_clocks_OF(struct drm_device *dev)
<span class="lineNum">     106 </span>            : {
<span class="lineNum">     107 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     108 </span>            :         struct device_node *dp = rdev-&gt;pdev-&gt;dev.of_node;
<span class="lineNum">     109 </span>            :         const u32 *val;
<span class="lineNum">     110 </span>            :         struct radeon_pll *p1pll = &amp;rdev-&gt;clock.p1pll;
<span class="lineNum">     111 </span>            :         struct radeon_pll *p2pll = &amp;rdev-&gt;clock.p2pll;
<span class="lineNum">     112 </span>            :         struct radeon_pll *spll = &amp;rdev-&gt;clock.spll;
<span class="lineNum">     113 </span>            :         struct radeon_pll *mpll = &amp;rdev-&gt;clock.mpll;
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span>            :         if (dp == NULL)
<span class="lineNum">     116 </span>            :                 return false;
<span class="lineNum">     117 </span>            :         val = of_get_property(dp, &quot;ATY,RefCLK&quot;, NULL);
<span class="lineNum">     118 </span>            :         if (!val || !*val) {
<span class="lineNum">     119 </span>            :                 printk(KERN_WARNING &quot;radeonfb: No ATY,RefCLK property !\n&quot;);
<span class="lineNum">     120 </span>            :                 return false;
<span class="lineNum">     121 </span>            :         }
<span class="lineNum">     122 </span>            :         p1pll-&gt;reference_freq = p2pll-&gt;reference_freq = (*val) / 10;
<span class="lineNum">     123 </span>            :         p1pll-&gt;reference_div = RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; 0x3ff;
<span class="lineNum">     124 </span>            :         if (p1pll-&gt;reference_div &lt; 2)
<span class="lineNum">     125 </span>            :                 p1pll-&gt;reference_div = 12;
<span class="lineNum">     126 </span>            :         p2pll-&gt;reference_div = p1pll-&gt;reference_div;
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span>            :         /* These aren't in the device-tree */
<span class="lineNum">     129 </span>            :         if (rdev-&gt;family &gt;= CHIP_R420) {
<span class="lineNum">     130 </span>            :                 p1pll-&gt;pll_in_min = 100;
<span class="lineNum">     131 </span>            :                 p1pll-&gt;pll_in_max = 1350;
<span class="lineNum">     132 </span>            :                 p1pll-&gt;pll_out_min = 20000;
<span class="lineNum">     133 </span>            :                 p1pll-&gt;pll_out_max = 50000;
<span class="lineNum">     134 </span>            :                 p2pll-&gt;pll_in_min = 100;
<span class="lineNum">     135 </span>            :                 p2pll-&gt;pll_in_max = 1350;
<span class="lineNum">     136 </span>            :                 p2pll-&gt;pll_out_min = 20000;
<span class="lineNum">     137 </span>            :                 p2pll-&gt;pll_out_max = 50000;
<span class="lineNum">     138 </span>            :         } else {
<span class="lineNum">     139 </span>            :                 p1pll-&gt;pll_in_min = 40;
<span class="lineNum">     140 </span>            :                 p1pll-&gt;pll_in_max = 500;
<span class="lineNum">     141 </span>            :                 p1pll-&gt;pll_out_min = 12500;
<span class="lineNum">     142 </span>            :                 p1pll-&gt;pll_out_max = 35000;
<span class="lineNum">     143 </span>            :                 p2pll-&gt;pll_in_min = 40;
<span class="lineNum">     144 </span>            :                 p2pll-&gt;pll_in_max = 500;
<span class="lineNum">     145 </span>            :                 p2pll-&gt;pll_out_min = 12500;
<span class="lineNum">     146 </span>            :                 p2pll-&gt;pll_out_max = 35000;
<span class="lineNum">     147 </span>            :         }
<span class="lineNum">     148 </span>            :         /* not sure what the max should be in all cases */
<span class="lineNum">     149 </span>            :         rdev-&gt;clock.max_pixel_clock = 35000;
<span class="lineNum">     150 </span>            : 
<span class="lineNum">     151 </span>            :         spll-&gt;reference_freq = mpll-&gt;reference_freq = p1pll-&gt;reference_freq;
<span class="lineNum">     152 </span>            :         spll-&gt;reference_div = mpll-&gt;reference_div =
<span class="lineNum">     153 </span>            :                 RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp;
<span class="lineNum">     154 </span>            :                             RADEON_M_SPLL_REF_DIV_MASK;
<span class="lineNum">     155 </span>            : 
<span class="lineNum">     156 </span>            :         val = of_get_property(dp, &quot;ATY,SCLK&quot;, NULL);
<span class="lineNum">     157 </span>            :         if (val &amp;&amp; *val)
<span class="lineNum">     158 </span>            :                 rdev-&gt;clock.default_sclk = (*val) / 10;
<span class="lineNum">     159 </span>            :         else
<span class="lineNum">     160 </span>            :                 rdev-&gt;clock.default_sclk =
<span class="lineNum">     161 </span>            :                         radeon_legacy_get_engine_clock(rdev);
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span>            :         val = of_get_property(dp, &quot;ATY,MCLK&quot;, NULL);
<span class="lineNum">     164 </span>            :         if (val &amp;&amp; *val)
<span class="lineNum">     165 </span>            :                 rdev-&gt;clock.default_mclk = (*val) / 10;
<span class="lineNum">     166 </span>            :         else
<span class="lineNum">     167 </span>            :                 rdev-&gt;clock.default_mclk =
<span class="lineNum">     168 </span>            :                         radeon_legacy_get_memory_clock(rdev);
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :         DRM_INFO(&quot;Using device-tree clock info\n&quot;);
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            :         return true;
<span class="lineNum">     173 </span>            : }
<span class="lineNum">     174 </span>            : #else
<span class="lineNum">     175 </span>            : static bool radeon_read_clocks_OF(struct drm_device *dev)
<span class="lineNum">     176 </span>            : {
<span class="lineNum">     177 </span>            :         return false;
<span class="lineNum">     178 </span>            : }
<span class="lineNum">     179 </span>            : #endif /* CONFIG_OF */
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span>            : #else
<span class="lineNum">     182 </span>            : 
<span class="lineNum">     183 </span>            : #if defined(__macppc__) || defined(__sparc64__)
<span class="lineNum">     184 </span>            : /*
<span class="lineNum">     185 </span>            :  * Read XTAL (ref clock), SCLK and MCLK from Open Firmware device
<span class="lineNum">     186 </span>            :  * tree. Hopefully, ATI OF driver is kind enough to fill these
<span class="lineNum">     187 </span>            :  */
<span class="lineNum">     188 </span>            : static bool radeon_read_clocks_OF(struct drm_device *dev)
<span class="lineNum">     189 </span>            : {
<span class="lineNum">     190 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">     191 </span>            :         int node = PCITAG_NODE(rdev-&gt;pa_tag);
<span class="lineNum">     192 </span>            :         uint32_t val;
<span class="lineNum">     193 </span>            :         struct radeon_pll *p1pll = &amp;rdev-&gt;clock.p1pll;
<span class="lineNum">     194 </span>            :         struct radeon_pll *p2pll = &amp;rdev-&gt;clock.p2pll;
<span class="lineNum">     195 </span>            :         struct radeon_pll *spll = &amp;rdev-&gt;clock.spll;
<span class="lineNum">     196 </span>            :         struct radeon_pll *mpll = &amp;rdev-&gt;clock.mpll;
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            :         if (OF_getprop(node, &quot;ATY,RefCLK&quot;, &amp;val, sizeof(val)) != sizeof(val) || !val)
<span class="lineNum">     199 </span>            :                 return false;
<span class="lineNum">     200 </span>            :         p1pll-&gt;reference_freq = p2pll-&gt;reference_freq = (val) / 10;
<span class="lineNum">     201 </span>            :         p1pll-&gt;reference_div = RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; 0x3ff;
<span class="lineNum">     202 </span>            :         if (p1pll-&gt;reference_div &lt; 2)
<span class="lineNum">     203 </span>            :                 p1pll-&gt;reference_div = 12;
<span class="lineNum">     204 </span>            :         p2pll-&gt;reference_div = p1pll-&gt;reference_div;
<span class="lineNum">     205 </span>            : 
<span class="lineNum">     206 </span>            :         /* These aren't in the device-tree */
<span class="lineNum">     207 </span>            :         if (rdev-&gt;family &gt;= CHIP_R420) {
<span class="lineNum">     208 </span>            :                 p1pll-&gt;pll_in_min = 100;
<span class="lineNum">     209 </span>            :                 p1pll-&gt;pll_in_max = 1350;
<span class="lineNum">     210 </span>            :                 p1pll-&gt;pll_out_min = 20000;
<span class="lineNum">     211 </span>            :                 p1pll-&gt;pll_out_max = 50000;
<span class="lineNum">     212 </span>            :                 p2pll-&gt;pll_in_min = 100;
<span class="lineNum">     213 </span>            :                 p2pll-&gt;pll_in_max = 1350;
<span class="lineNum">     214 </span>            :                 p2pll-&gt;pll_out_min = 20000;
<span class="lineNum">     215 </span>            :                 p2pll-&gt;pll_out_max = 50000;
<span class="lineNum">     216 </span>            :         } else {
<span class="lineNum">     217 </span>            :                 p1pll-&gt;pll_in_min = 40;
<span class="lineNum">     218 </span>            :                 p1pll-&gt;pll_in_max = 500;
<span class="lineNum">     219 </span>            :                 p1pll-&gt;pll_out_min = 12500;
<span class="lineNum">     220 </span>            :                 p1pll-&gt;pll_out_max = 35000;
<span class="lineNum">     221 </span>            :                 p2pll-&gt;pll_in_min = 40;
<span class="lineNum">     222 </span>            :                 p2pll-&gt;pll_in_max = 500;
<span class="lineNum">     223 </span>            :                 p2pll-&gt;pll_out_min = 12500;
<span class="lineNum">     224 </span>            :                 p2pll-&gt;pll_out_max = 35000;
<span class="lineNum">     225 </span>            :         }
<span class="lineNum">     226 </span>            :         /* not sure what the max should be in all cases */
<span class="lineNum">     227 </span>            :         rdev-&gt;clock.max_pixel_clock = 35000;
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span>            :         spll-&gt;reference_freq = mpll-&gt;reference_freq = p1pll-&gt;reference_freq;
<span class="lineNum">     230 </span>            :         spll-&gt;reference_div = mpll-&gt;reference_div =
<span class="lineNum">     231 </span>            :                 RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp;
<span class="lineNum">     232 </span>            :                             RADEON_M_SPLL_REF_DIV_MASK;
<span class="lineNum">     233 </span>            : 
<span class="lineNum">     234 </span>            :         if (OF_getprop(node, &quot;ATY,SCLK&quot;, &amp;val, sizeof(val)) == sizeof(val) &amp;&amp; val)
<span class="lineNum">     235 </span>            :                 rdev-&gt;clock.default_sclk = (val) / 10;
<span class="lineNum">     236 </span>            :         else
<span class="lineNum">     237 </span>            :                 rdev-&gt;clock.default_sclk =
<span class="lineNum">     238 </span>            :                         radeon_legacy_get_engine_clock(rdev);
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            :         if (OF_getprop(node, &quot;ATY,MCLK&quot;, &amp;val, sizeof(val)) == sizeof(val) &amp;&amp; val)
<span class="lineNum">     241 </span>            :                 rdev-&gt;clock.default_mclk = (val) / 10;
<span class="lineNum">     242 </span>            :         else
<span class="lineNum">     243 </span>            :                 rdev-&gt;clock.default_mclk =
<span class="lineNum">     244 </span>            :                         radeon_legacy_get_memory_clock(rdev);
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span>            :         DRM_INFO(&quot;Using device-tree clock info\n&quot;);
<span class="lineNum">     247 </span>            : 
<span class="lineNum">     248 </span>            :         return true;
<a name="249"><span class="lineNum">     249 </span>            : }</a>
<span class="lineNum">     250 </span>            : #else
<span class="lineNum">     251 </span><span class="lineNoCov">          0 : static bool radeon_read_clocks_OF(struct drm_device *dev)</span>
<span class="lineNum">     252 </span>            : {
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         return false;</span>
<span class="lineNum">     254 </span>            : }
<span class="lineNum">     255 </span>            : #endif /* CONFIG_OF */
<span class="lineNum">     256 </span>            : 
<a name="257"><span class="lineNum">     257 </span>            : #endif</a>
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 : void radeon_get_clock_info(struct drm_device *dev)</span>
<span class="lineNum">     260 </span>            : {
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         struct radeon_pll *p1pll = &amp;rdev-&gt;clock.p1pll;</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         struct radeon_pll *p2pll = &amp;rdev-&gt;clock.p2pll;</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         struct radeon_pll *dcpll = &amp;rdev-&gt;clock.dcpll;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         struct radeon_pll *spll = &amp;rdev-&gt;clock.spll;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         struct radeon_pll *mpll = &amp;rdev-&gt;clock.mpll;</span>
<span class="lineNum">     267 </span>            :         int ret;
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (rdev-&gt;is_atom_bios)</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_info(dev);</span>
<span class="lineNum">     271 </span>            :         else
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 ret = radeon_combios_get_clock_info(dev);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         if (!ret)</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 ret = radeon_read_clocks_OF(dev);</span>
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 if (p1pll-&gt;reference_div &lt; 2) {</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :                         if (!ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                                 u32 tmp = RREG32_PLL(RADEON_PPLL_REF_DIV);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                                 if (ASIC_IS_R300(rdev))</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                                         p1pll-&gt;reference_div =</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                                                 (tmp &amp; R300_PPLL_REF_DIV_ACC_MASK) &gt;&gt; R300_PPLL_REF_DIV_ACC_SHIFT;</span>
<span class="lineNum">     283 </span>            :                                 else
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                                         p1pll-&gt;reference_div = tmp &amp; RADEON_PPLL_REF_DIV_MASK;</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                                 if (p1pll-&gt;reference_div &lt; 2)</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                                         p1pll-&gt;reference_div = 12;</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                         } else</span>
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;reference_div = 12;</span>
<span class="lineNum">     289 </span>            :                 }
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 if (p2pll-&gt;reference_div &lt; 2)</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                         p2pll-&gt;reference_div = 12;</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &lt; CHIP_RS600) {</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                         if (spll-&gt;reference_div &lt; 2)</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                                 spll-&gt;reference_div =</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                                         RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp;</span>
<span class="lineNum">     296 </span>            :                                         RADEON_M_SPLL_REF_DIV_MASK;
<span class="lineNum">     297 </span>            :                 }
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 if (mpll-&gt;reference_div &lt; 2)</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                         mpll-&gt;reference_div = spll-&gt;reference_div;</span>
<span class="lineNum">     300 </span>            :         } else {
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     302 </span>            :                         /* TODO FALLBACK */
<span class="lineNum">     303 </span>            :                 } else {
<span class="lineNum">     304 </span>            :                         DRM_INFO(&quot;Using generic clock info\n&quot;);
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span>            :                         /* may need to be per card */
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                         rdev-&gt;clock.max_pixel_clock = 35000;</span>
<span class="lineNum">     308 </span>            : 
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;reference_freq = 1432;</span>
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;reference_freq = 1432;</span>
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                                 spll-&gt;reference_freq = 1432;</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                                 mpll-&gt;reference_freq = 1432;</span>
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;reference_freq = 2700;</span>
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;reference_freq = 2700;</span>
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                                 spll-&gt;reference_freq = 2700;</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                                 mpll-&gt;reference_freq = 2700;</span>
<span class="lineNum">     319 </span>            :                         }
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                         p1pll-&gt;reference_div =</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :                             RREG32_PLL(RADEON_PPLL_REF_DIV) &amp; 0x3ff;</span>
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                         if (p1pll-&gt;reference_div &lt; 2)</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;reference_div = 12;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                         p2pll-&gt;reference_div = p1pll-&gt;reference_div;</span>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;family &gt;= CHIP_R420) {</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_in_min = 100;</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_in_max = 1350;</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_out_min = 20000;</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_out_max = 50000;</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_in_min = 100;</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_in_max = 1350;</span>
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_out_min = 20000;</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_out_max = 50000;</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_in_min = 40;</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_in_max = 500;</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_out_min = 12500;</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                                 p1pll-&gt;pll_out_max = 35000;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_in_min = 40;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_in_max = 500;</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_out_min = 12500;</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                                 p2pll-&gt;pll_out_max = 35000;</span>
<span class="lineNum">     344 </span>            :                         }
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         spll-&gt;reference_div =</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                             RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp;</span>
<span class="lineNum">     348 </span>            :                             RADEON_M_SPLL_REF_DIV_MASK;
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :                         mpll-&gt;reference_div = spll-&gt;reference_div;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :                         rdev-&gt;clock.default_sclk =</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                             radeon_legacy_get_engine_clock(rdev);</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                         rdev-&gt;clock.default_mclk =</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                             radeon_legacy_get_memory_clock(rdev);</span>
<span class="lineNum">     354 </span>            :                 }
<span class="lineNum">     355 </span>            :         }
<span class="lineNum">     356 </span>            : 
<span class="lineNum">     357 </span>            :         /* pixel clocks */
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         if (ASIC_IS_AVIVO(rdev)) {</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 p1pll-&gt;min_post_div = 2;</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :                 p1pll-&gt;max_post_div = 0x7f;</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 p1pll-&gt;min_frac_feedback_div = 0;</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 p1pll-&gt;max_frac_feedback_div = 9;</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 p2pll-&gt;min_post_div = 2;</span>
<span class="lineNum">     364 </span><span class="lineNoCov">          0 :                 p2pll-&gt;max_post_div = 0x7f;</span>
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 p2pll-&gt;min_frac_feedback_div = 0;</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 p2pll-&gt;max_frac_feedback_div = 9;</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 p1pll-&gt;min_post_div = 1;</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 p1pll-&gt;max_post_div = 16;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                 p1pll-&gt;min_frac_feedback_div = 0;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 p1pll-&gt;max_frac_feedback_div = 0;</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 p2pll-&gt;min_post_div = 1;</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 p2pll-&gt;max_post_div = 12;</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 p2pll-&gt;min_frac_feedback_div = 0;</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 p2pll-&gt;max_frac_feedback_div = 0;</span>
<span class="lineNum">     376 </span>            :         }
<span class="lineNum">     377 </span>            : 
<span class="lineNum">     378 </span>            :         /* dcpll is DCE4 only */
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         dcpll-&gt;min_post_div = 2;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         dcpll-&gt;max_post_div = 0x7f;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         dcpll-&gt;min_frac_feedback_div = 0;</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         dcpll-&gt;max_frac_feedback_div = 9;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         dcpll-&gt;min_ref_div = 2;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         dcpll-&gt;max_ref_div = 0x3ff;</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         dcpll-&gt;min_feedback_div = 4;</span>
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :         dcpll-&gt;max_feedback_div = 0xfff;</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         dcpll-&gt;best_vco = 0;</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         p1pll-&gt;min_ref_div = 2;</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         p1pll-&gt;max_ref_div = 0x3ff;</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         p1pll-&gt;min_feedback_div = 4;</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :         p1pll-&gt;max_feedback_div = 0x7ff;</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         p1pll-&gt;best_vco = 0;</span>
<span class="lineNum">     394 </span>            : 
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         p2pll-&gt;min_ref_div = 2;</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         p2pll-&gt;max_ref_div = 0x3ff;</span>
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :         p2pll-&gt;min_feedback_div = 4;</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         p2pll-&gt;max_feedback_div = 0x7ff;</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         p2pll-&gt;best_vco = 0;</span>
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span>            :         /* system clock */
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         spll-&gt;min_post_div = 1;</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         spll-&gt;max_post_div = 1;</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         spll-&gt;min_ref_div = 2;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         spll-&gt;max_ref_div = 0xff;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         spll-&gt;min_feedback_div = 4;</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         spll-&gt;max_feedback_div = 0xff;</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         spll-&gt;best_vco = 0;</span>
<span class="lineNum">     409 </span>            : 
<span class="lineNum">     410 </span>            :         /* memory clock */
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         mpll-&gt;min_post_div = 1;</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         mpll-&gt;max_post_div = 1;</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         mpll-&gt;min_ref_div = 2;</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :         mpll-&gt;max_ref_div = 0xff;</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         mpll-&gt;min_feedback_div = 4;</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :         mpll-&gt;max_feedback_div = 0xff;</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         mpll-&gt;best_vco = 0;</span>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;clock.default_sclk)</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                 rdev-&gt;clock.default_sclk = radeon_get_engine_clock(rdev);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         if ((!rdev-&gt;clock.default_mclk) &amp;&amp; rdev-&gt;asic-&gt;pm.get_memory_clock)</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 rdev-&gt;clock.default_mclk = radeon_get_memory_clock(rdev);</span>
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.current_sclk = rdev-&gt;clock.default_sclk;</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.current_mclk = rdev-&gt;clock.default_mclk;</span>
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span><span class="lineNoCov">          0 : }</span>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<span class="lineNum">     429 </span>            : /* 10 khz */
<span class="lineNum">     430 </span><span class="lineNoCov">          0 : static uint32_t calc_eng_mem_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     431 </span>            :                                    uint32_t req_clock,
<span class="lineNum">     432 </span>            :                                    int *fb_div, int *post_div)
<span class="lineNum">     433 </span>            : {
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :         struct radeon_pll *spll = &amp;rdev-&gt;clock.spll;</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :         int ref_div = spll-&gt;reference_div;</span>
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         if (!ref_div)</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 ref_div =</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                     RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV) &amp;</span>
<span class="lineNum">     440 </span>            :                     RADEON_M_SPLL_REF_DIV_MASK;
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         if (req_clock &lt; 15000) {</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 *post_div = 8;</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 req_clock *= 8;</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :         } else if (req_clock &lt; 30000) {</span>
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 *post_div = 4;</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 req_clock *= 4;</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :         } else if (req_clock &lt; 60000) {</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 *post_div = 2;</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 req_clock *= 2;</span>
<span class="lineNum">     451 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 *post_div = 1;</span>
<span class="lineNum">     453 </span>            : 
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :         req_clock *= ref_div;</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :         req_clock += spll-&gt;reference_freq;</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :         req_clock /= (2 * spll-&gt;reference_freq);</span>
<span class="lineNum">     457 </span>            : 
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         *fb_div = req_clock &amp; 0xff;</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         req_clock = (req_clock &amp; 0xffff) &lt;&lt; 1;</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         req_clock *= spll-&gt;reference_freq;</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         req_clock /= ref_div;</span>
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :         req_clock /= *post_div;</span>
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         return req_clock;</span>
<span class="lineNum">     466 </span>            : }
<a name="467"><span class="lineNum">     467 </span>            : </a>
<span class="lineNum">     468 </span>            : /* 10 khz */
<span class="lineNum">     469 </span><span class="lineNoCov">          0 : void radeon_legacy_set_engine_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     470 </span>            :                                     uint32_t eng_clock)
<span class="lineNum">     471 </span>            : {
<span class="lineNum">     472 </span>            :         uint32_t tmp;
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :         int fb_div, post_div;</span>
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span>            :         /* XXX: wait for idle */
<span class="lineNum">     476 </span>            : 
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         eng_clock = calc_eng_mem_clock(rdev, eng_clock, &amp;fb_div, &amp;post_div);</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_CLK_PIN_CNTL);</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_DONT_USE_XTALIN;</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_CLK_PIN_CNTL, tmp);</span>
<span class="lineNum">     482 </span>            : 
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_SCLK_SRC_SEL_MASK;</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     486 </span>            : 
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<span class="lineNum">     488 </span>            : 
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SPLL_CNTL);</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :         tmp |= RADEON_SPLL_SLEEP;</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SPLL_CNTL, tmp);</span>
<span class="lineNum">     492 </span>            : 
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :         udelay(2);</span>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SPLL_CNTL);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         tmp |= RADEON_SPLL_RESET;</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SPLL_CNTL, tmp);</span>
<span class="lineNum">     498 </span>            : 
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_M_SPLL_REF_FB_DIV);</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         tmp &amp;= ~(RADEON_SPLL_FB_DIV_MASK &lt;&lt; RADEON_SPLL_FB_DIV_SHIFT);</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :         tmp |= (fb_div &amp; RADEON_SPLL_FB_DIV_MASK) &lt;&lt; RADEON_SPLL_FB_DIV_SHIFT;</span>
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_M_SPLL_REF_FB_DIV, tmp);</span>
<span class="lineNum">     505 </span>            : 
<span class="lineNum">     506 </span>            :         /* XXX: verify on different asics */
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SPLL_CNTL);</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_SPLL_PVG_MASK;</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         if ((eng_clock * post_div) &gt;= 90000)</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                 tmp |= (0x7 &lt;&lt; RADEON_SPLL_PVG_SHIFT);</span>
<span class="lineNum">     511 </span>            :         else
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 tmp |= (0x4 &lt;&lt; RADEON_SPLL_PVG_SHIFT);</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SPLL_CNTL, tmp);</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SPLL_CNTL);</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_SPLL_SLEEP;</span>
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SPLL_CNTL, tmp);</span>
<span class="lineNum">     518 </span>            : 
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :         udelay(2);</span>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SPLL_CNTL);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_SPLL_RESET;</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SPLL_CNTL, tmp);</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         udelay(200);</span>
<span class="lineNum">     526 </span>            : 
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         tmp &amp;= ~RADEON_SCLK_SRC_SEL_MASK;</span>
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :         switch (post_div) {</span>
<span class="lineNum">     530 </span>            :         case 1:
<span class="lineNum">     531 </span>            :         default:
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 tmp |= 1;</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     534 </span>            :         case 2:
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 tmp |= 2;</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     537 </span>            :         case 4:
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 tmp |= 3;</span>
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     540 </span>            :         case 8:
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 tmp |= 4;</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     543 </span>            :         }
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         udelay(20);</span>
<span class="lineNum">     547 </span>            : 
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         tmp = RREG32_PLL(RADEON_CLK_PIN_CNTL);</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         tmp |= RADEON_DONT_USE_XTALIN;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         WREG32_PLL(RADEON_CLK_PIN_CNTL, tmp);</span>
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :         udelay(10);</span>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     554 </span>            : 
<span class="lineNum">     555 </span><span class="lineNoCov">          0 : void radeon_legacy_set_clock_gating(struct radeon_device *rdev, int enable)</span>
<span class="lineNum">     556 </span>            : {
<span class="lineNum">     557 </span>            :         uint32_t tmp;
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         if (enable) {</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_SINGLE_CRTC) {</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                         if ((RREG32(RADEON_CONFIG_CNTL) &amp;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :                              RADEON_CFG_ATI_REV_ID_MASK) &gt;</span>
<span class="lineNum">     564 </span>            :                             RADEON_CFG_ATI_REV_A13) {
<span class="lineNum">     565 </span><span class="lineNoCov">          0 :                                 tmp &amp;=</span>
<span class="lineNum">     566 </span>            :                                     ~(RADEON_SCLK_FORCE_CP |
<span class="lineNum">     567 </span>            :                                       RADEON_SCLK_FORCE_RB);
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :                         tmp &amp;=</span>
<span class="lineNum">     570 </span>            :                             ~(RADEON_SCLK_FORCE_HDP | RADEON_SCLK_FORCE_DISP1 |
<span class="lineNum">     571 </span>            :                               RADEON_SCLK_FORCE_TOP | RADEON_SCLK_FORCE_SE |
<span class="lineNum">     572 </span>            :                               RADEON_SCLK_FORCE_IDCT | RADEON_SCLK_FORCE_RE |
<span class="lineNum">     573 </span>            :                               RADEON_SCLK_FORCE_PB | RADEON_SCLK_FORCE_TAM |
<span class="lineNum">     574 </span>            :                               RADEON_SCLK_FORCE_TDM);
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 } else if (ASIC_IS_R300(rdev)) {</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;family == CHIP_RS400) ||</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_RS480)) {</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                                 tmp &amp;=</span>
<span class="lineNum">     581 </span>            :                                     ~(RADEON_SCLK_FORCE_DISP2 |
<span class="lineNum">     582 </span>            :                                       RADEON_SCLK_FORCE_CP |
<span class="lineNum">     583 </span>            :                                       RADEON_SCLK_FORCE_HDP |
<span class="lineNum">     584 </span>            :                                       RADEON_SCLK_FORCE_DISP1 |
<span class="lineNum">     585 </span>            :                                       RADEON_SCLK_FORCE_TOP |
<span class="lineNum">     586 </span>            :                                       RADEON_SCLK_FORCE_E2 | R300_SCLK_FORCE_VAP
<span class="lineNum">     587 </span>            :                                       | RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     588 </span>            :                                       RADEON_SCLK_FORCE_VIP | R300_SCLK_FORCE_SR
<span class="lineNum">     589 </span>            :                                       | R300_SCLK_FORCE_PX | R300_SCLK_FORCE_TX
<span class="lineNum">     590 </span>            :                                       | R300_SCLK_FORCE_US |
<span class="lineNum">     591 </span>            :                                       RADEON_SCLK_FORCE_TV_SCLK |
<span class="lineNum">     592 </span>            :                                       R300_SCLK_FORCE_SU |
<span class="lineNum">     593 </span>            :                                       RADEON_SCLK_FORCE_OV0);
<span class="lineNum">     594 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_DYN_STOP_LAT_MASK;</span>
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                                 tmp |=</span>
<span class="lineNum">     596 </span>            :                                     RADEON_SCLK_FORCE_TOP |
<span class="lineNum">     597 </span>            :                                     RADEON_SCLK_FORCE_VIP;
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     599 </span>            : 
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_MORE_MAX_DYN_STOP_LAT;</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     607 </span>            :                                         RADEON_PIXCLK_DAC_ALWAYS_ONb);
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     609 </span>            : 
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     612 </span>            :                                         RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     613 </span>            :                                         RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb |
<span class="lineNum">     614 </span>            :                                         R300_DVOCLK_ALWAYS_ONb |
<span class="lineNum">     615 </span>            :                                         RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     616 </span>            :                                         RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     617 </span>            :                                         R300_PIXCLK_DVO_ALWAYS_ONb |
<span class="lineNum">     618 </span>            :                                         RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     619 </span>            :                                         RADEON_PIXCLK_TMDS_ALWAYS_ONb |
<span class="lineNum">     620 </span>            :                                         R300_PIXCLK_TRANS_ALWAYS_ONb |
<span class="lineNum">     621 </span>            :                                         R300_PIXCLK_TVO_ALWAYS_ONb |
<span class="lineNum">     622 </span>            :                                         R300_P2G2CLK_ALWAYS_ONb |
<span class="lineNum">     623 </span>            :                                         R300_P2G2CLK_DAC_ALWAYS_ONb);
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     625 </span><span class="lineNoCov">          0 :                         } else if (rdev-&gt;family &gt;= CHIP_RV350) {</span>
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(R300_SCLK_CNTL2);</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(R300_SCLK_FORCE_TCL |</span>
<span class="lineNum">     628 </span>            :                                          R300_SCLK_FORCE_GA |
<span class="lineNum">     629 </span>            :                                          R300_SCLK_FORCE_CBA);
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :                                 tmp |= (R300_SCLK_TCL_MAX_DYN_STOP_LAT |</span>
<span class="lineNum">     631 </span>            :                                         R300_SCLK_GA_MAX_DYN_STOP_LAT |
<span class="lineNum">     632 </span>            :                                         R300_SCLK_CBA_MAX_DYN_STOP_LAT);
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(R300_SCLK_CNTL2, tmp);</span>
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :                                 tmp &amp;=</span>
<span class="lineNum">     637 </span>            :                                     ~(RADEON_SCLK_FORCE_DISP2 |
<span class="lineNum">     638 </span>            :                                       RADEON_SCLK_FORCE_CP |
<span class="lineNum">     639 </span>            :                                       RADEON_SCLK_FORCE_HDP |
<span class="lineNum">     640 </span>            :                                       RADEON_SCLK_FORCE_DISP1 |
<span class="lineNum">     641 </span>            :                                       RADEON_SCLK_FORCE_TOP |
<span class="lineNum">     642 </span>            :                                       RADEON_SCLK_FORCE_E2 | R300_SCLK_FORCE_VAP
<span class="lineNum">     643 </span>            :                                       | RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     644 </span>            :                                       RADEON_SCLK_FORCE_VIP | R300_SCLK_FORCE_SR
<span class="lineNum">     645 </span>            :                                       | R300_SCLK_FORCE_PX | R300_SCLK_FORCE_TX
<span class="lineNum">     646 </span>            :                                       | R300_SCLK_FORCE_US |
<span class="lineNum">     647 </span>            :                                       RADEON_SCLK_FORCE_TV_SCLK |
<span class="lineNum">     648 </span>            :                                       R300_SCLK_FORCE_SU |
<span class="lineNum">     649 </span>            :                                       RADEON_SCLK_FORCE_OV0);
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_DYN_STOP_LAT_MASK;</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     652 </span>            : 
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_MORE_MAX_DYN_STOP_LAT;</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     657 </span>            : 
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     660 </span>            :                                         RADEON_PIXCLK_DAC_ALWAYS_ONb);
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     662 </span>            : 
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     665 </span>            :                                         RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     666 </span>            :                                         RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb |
<span class="lineNum">     667 </span>            :                                         R300_DVOCLK_ALWAYS_ONb |
<span class="lineNum">     668 </span>            :                                         RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     669 </span>            :                                         RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     670 </span>            :                                         R300_PIXCLK_DVO_ALWAYS_ONb |
<span class="lineNum">     671 </span>            :                                         RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     672 </span>            :                                         RADEON_PIXCLK_TMDS_ALWAYS_ONb |
<span class="lineNum">     673 </span>            :                                         R300_PIXCLK_TRANS_ALWAYS_ONb |
<span class="lineNum">     674 </span>            :                                         R300_PIXCLK_TVO_ALWAYS_ONb |
<span class="lineNum">     675 </span>            :                                         R300_P2G2CLK_ALWAYS_ONb |
<span class="lineNum">     676 </span>            :                                         R300_P2G2CLK_DAC_ALWAYS_ONb);
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_MCLK_MISC);</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_MC_MCLK_DYN_ENABLE |</span>
<span class="lineNum">     681 </span>            :                                         RADEON_IO_MCLK_DYN_ENABLE);
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_MCLK_MISC, tmp);</span>
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_MCLK_CNTL);</span>
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_FORCEON_MCLKA |</span>
<span class="lineNum">     686 </span>            :                                         RADEON_FORCEON_MCLKB);
<span class="lineNum">     687 </span>            : 
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(RADEON_FORCEON_YCLKA |</span>
<span class="lineNum">     689 </span>            :                                          RADEON_FORCEON_YCLKB |
<span class="lineNum">     690 </span>            :                                          RADEON_FORCEON_MC);
<span class="lineNum">     691 </span>            : 
<span class="lineNum">     692 </span>            :                                 /* Some releases of vbios have set DISABLE_MC_MCLKA
<span class="lineNum">     693 </span>            :                                    and DISABLE_MC_MCLKB bits in the vbios table.  Setting these
<span class="lineNum">     694 </span>            :                                    bits will cause H/W hang when reading video memory with dynamic clocking
<span class="lineNum">     695 </span>            :                                    enabled. */
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :                                 if ((tmp &amp; R300_DISABLE_MC_MCLKA) &amp;&amp;</span>
<span class="lineNum">     697 </span>            :                                     (tmp &amp; R300_DISABLE_MC_MCLKB)) {
<span class="lineNum">     698 </span>            :                                         /* If both bits are set, then check the active channels */
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                                         tmp = RREG32_PLL(RADEON_MCLK_CNTL);</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                                         if (rdev-&gt;mc.vram_width == 64) {</span>
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :                                                 if (RREG32(RADEON_MEM_CNTL) &amp;</span>
<span class="lineNum">     702 </span>            :                                                     R300_MEM_USE_CD_CH_ONLY)
<span class="lineNum">     703 </span>            :                                                         tmp &amp;=
<span class="lineNum">     704 </span>            :                                                             ~R300_DISABLE_MC_MCLKB;
<span class="lineNum">     705 </span>            :                                                 else
<span class="lineNum">     706 </span>            :                                                         tmp &amp;=
<span class="lineNum">     707 </span>            :                                                             ~R300_DISABLE_MC_MCLKA;
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                                         } else {</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                                                 tmp &amp;= ~(R300_DISABLE_MC_MCLKA |</span>
<span class="lineNum">     710 </span>            :                                                          R300_DISABLE_MC_MCLKB);
<span class="lineNum">     711 </span>            :                                         }
<span class="lineNum">     712 </span>            :                                 }
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_MCLK_CNTL, tmp);</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(R300_SCLK_FORCE_VAP);</span>
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_FORCE_CP;</span>
<span class="lineNum">     719 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     720 </span><span class="lineNoCov">          0 :                                 mdelay(15);</span>
<span class="lineNum">     721 </span>            : 
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(R300_SCLK_CNTL2);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(R300_SCLK_FORCE_TCL |</span>
<span class="lineNum">     724 </span>            :                                          R300_SCLK_FORCE_GA |
<span class="lineNum">     725 </span>            :                                          R300_SCLK_FORCE_CBA);
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(R300_SCLK_CNTL2, tmp);</span>
<span class="lineNum">     727 </span>            :                         }
<span class="lineNum">     728 </span>            :                 } else {
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_CLK_PWRMGT_CNTL);</span>
<span class="lineNum">     730 </span>            : 
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_ACTIVE_HILO_LAT_MASK |</span>
<span class="lineNum">     732 </span>            :                                  RADEON_DISP_DYN_STOP_LAT_MASK |
<span class="lineNum">     733 </span>            :                                  RADEON_DYN_STOP_MODE_MASK);
<span class="lineNum">     734 </span>            : 
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_ENGIN_DYNCLK_MODE |</span>
<span class="lineNum">     736 </span>            :                                 (0x01 &lt;&lt; RADEON_ACTIVE_HILO_LAT_SHIFT));
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_CLK_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         mdelay(15);</span>
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_CLK_PIN_CNTL);</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_SCLK_DYN_START_CNTL;</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_CLK_PIN_CNTL, tmp);</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                         mdelay(15);</span>
<span class="lineNum">     744 </span>            : 
<span class="lineNum">     745 </span>            :                         /* When DRI is enabled, setting DYN_STOP_LAT to zero can cause some R200
<span class="lineNum">     746 </span>            :                            to lockup randomly, leave them as set by BIOS.
<span class="lineNum">     747 </span>            :                          */
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     749 </span>            :                         /*tmp &amp;= RADEON_SCLK_SRC_SEL_MASK; */
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~RADEON_SCLK_FORCEON_MASK;</span>
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span>            :                         /*RAGE_6::A11 A12 A12N1 A13, RV250::A11 A12, R300 */
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                         if (((rdev-&gt;family == CHIP_RV250) &amp;&amp;</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                              ((RREG32(RADEON_CONFIG_CNTL) &amp;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                                RADEON_CFG_ATI_REV_ID_MASK) &lt;</span>
<span class="lineNum">     756 </span>            :                               RADEON_CFG_ATI_REV_A13))
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                             || ((rdev-&gt;family == CHIP_RV100)</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                                 &amp;&amp;</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                                 ((RREG32(RADEON_CONFIG_CNTL) &amp;</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                                   RADEON_CFG_ATI_REV_ID_MASK) &lt;=</span>
<span class="lineNum">     761 </span>            :                                  RADEON_CFG_ATI_REV_A13))) {
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_FORCE_CP;</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_FORCE_VIP;</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;family == CHIP_RV200) ||</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_RV250) ||</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_RV280)) {</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     773 </span>            : 
<span class="lineNum">     774 </span>            :                                 /* RV200::A11 A12 RV250::A11 A12 */
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                                 if (((rdev-&gt;family == CHIP_RV200) ||</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                                      (rdev-&gt;family == CHIP_RV250)) &amp;&amp;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                                     ((RREG32(RADEON_CONFIG_CNTL) &amp;</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                                       RADEON_CFG_ATI_REV_ID_MASK) &lt;</span>
<span class="lineNum">     779 </span>            :                                      RADEON_CFG_ATI_REV_A13)) {
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :                                         tmp |= RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                                 mdelay(15);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span>            :                         /* RV200::A11 A12, RV250::A11 A12 */
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :                         if (((rdev-&gt;family == CHIP_RV200) ||</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                              (rdev-&gt;family == CHIP_RV250)) &amp;&amp;</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :                             ((RREG32(RADEON_CONFIG_CNTL) &amp;</span>
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                               RADEON_CFG_ATI_REV_ID_MASK) &lt;</span>
<span class="lineNum">     791 </span>            :                              RADEON_CFG_ATI_REV_A13)) {
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_PLL_PWRMGT_CNTL);</span>
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_TCL_BYPASS_DISABLE;</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_PLL_PWRMGT_CNTL, tmp);</span>
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :                         mdelay(15);</span>
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span>            :                         /*enable dynamic mode for display clocks (PIXCLK and PIX2CLK) */
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     801 </span>            :                                 RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     802 </span>            :                                 RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     803 </span>            :                                 RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     804 </span>            :                                 RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb |
<span class="lineNum">     805 </span>            :                                 RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     806 </span>            :                                 RADEON_PIXCLK_TMDS_ALWAYS_ONb);
<span class="lineNum">     807 </span>            : 
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                         mdelay(15);</span>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     813 </span>            :                                 RADEON_PIXCLK_DAC_ALWAYS_ONb);
<span class="lineNum">     814 </span>            : 
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                         mdelay(15);</span>
<span class="lineNum">     817 </span>            :                 }
<span class="lineNum">     818 </span>            :         } else {
<span class="lineNum">     819 </span>            :                 /* Turn everything OFF (ForceON to everything) */
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_SINGLE_CRTC) {</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_SCLK_FORCE_CP | RADEON_SCLK_FORCE_HDP |</span>
<span class="lineNum">     823 </span>            :                                 RADEON_SCLK_FORCE_DISP1 | RADEON_SCLK_FORCE_TOP
<span class="lineNum">     824 </span>            :                                 | RADEON_SCLK_FORCE_E2 | RADEON_SCLK_FORCE_SE |
<span class="lineNum">     825 </span>            :                                 RADEON_SCLK_FORCE_IDCT | RADEON_SCLK_FORCE_VIP |
<span class="lineNum">     826 </span>            :                                 RADEON_SCLK_FORCE_RE | RADEON_SCLK_FORCE_PB |
<span class="lineNum">     827 </span>            :                                 RADEON_SCLK_FORCE_TAM | RADEON_SCLK_FORCE_TDM |
<span class="lineNum">     828 </span>            :                                 RADEON_SCLK_FORCE_RB);
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                 } else if ((rdev-&gt;family == CHIP_RS400) ||</span>
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                            (rdev-&gt;family == CHIP_RS480)) {</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_SCLK_FORCE_DISP2 | RADEON_SCLK_FORCE_CP |</span>
<span class="lineNum">     834 </span>            :                                 RADEON_SCLK_FORCE_HDP | RADEON_SCLK_FORCE_DISP1
<span class="lineNum">     835 </span>            :                                 | RADEON_SCLK_FORCE_TOP | RADEON_SCLK_FORCE_E2 |
<span class="lineNum">     836 </span>            :                                 R300_SCLK_FORCE_VAP | RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     837 </span>            :                                 RADEON_SCLK_FORCE_VIP | R300_SCLK_FORCE_SR |
<span class="lineNum">     838 </span>            :                                 R300_SCLK_FORCE_PX | R300_SCLK_FORCE_TX |
<span class="lineNum">     839 </span>            :                                 R300_SCLK_FORCE_US | RADEON_SCLK_FORCE_TV_SCLK |
<span class="lineNum">     840 </span>            :                                 R300_SCLK_FORCE_SU | RADEON_SCLK_FORCE_OV0);
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     842 </span>            : 
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     846 </span>            : 
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     849 </span>            :                                  RADEON_PIXCLK_DAC_ALWAYS_ONb |
<span class="lineNum">     850 </span>            :                                  R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF);
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     852 </span>            : 
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     855 </span>            :                                  RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     856 </span>            :                                  RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb |
<span class="lineNum">     857 </span>            :                                  R300_DVOCLK_ALWAYS_ONb |
<span class="lineNum">     858 </span>            :                                  RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     859 </span>            :                                  RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     860 </span>            :                                  R300_PIXCLK_DVO_ALWAYS_ONb |
<span class="lineNum">     861 </span>            :                                  RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     862 </span>            :                                  RADEON_PIXCLK_TMDS_ALWAYS_ONb |
<span class="lineNum">     863 </span>            :                                  R300_PIXCLK_TRANS_ALWAYS_ONb |
<span class="lineNum">     864 </span>            :                                  R300_PIXCLK_TVO_ALWAYS_ONb |
<span class="lineNum">     865 </span>            :                                  R300_P2G2CLK_ALWAYS_ONb |
<span class="lineNum">     866 </span>            :                                  R300_P2G2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     867 </span>            :                                  R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF);
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :                 } else if (rdev-&gt;family &gt;= CHIP_RV350) {</span>
<span class="lineNum">     870 </span>            :                         /* for RV350/M10, no delays are required. */
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(R300_SCLK_CNTL2);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                         tmp |= (R300_SCLK_FORCE_TCL |</span>
<span class="lineNum">     873 </span>            :                                 R300_SCLK_FORCE_GA | R300_SCLK_FORCE_CBA);
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         WREG32_PLL(R300_SCLK_CNTL2, tmp);</span>
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_SCLK_FORCE_DISP2 | RADEON_SCLK_FORCE_CP |</span>
<span class="lineNum">     878 </span>            :                                 RADEON_SCLK_FORCE_HDP | RADEON_SCLK_FORCE_DISP1
<span class="lineNum">     879 </span>            :                                 | RADEON_SCLK_FORCE_TOP | RADEON_SCLK_FORCE_E2 |
<span class="lineNum">     880 </span>            :                                 R300_SCLK_FORCE_VAP | RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     881 </span>            :                                 RADEON_SCLK_FORCE_VIP | R300_SCLK_FORCE_SR |
<span class="lineNum">     882 </span>            :                                 R300_SCLK_FORCE_PX | R300_SCLK_FORCE_TX |
<span class="lineNum">     883 </span>            :                                 R300_SCLK_FORCE_US | RADEON_SCLK_FORCE_TV_SCLK |
<span class="lineNum">     884 </span>            :                                 R300_SCLK_FORCE_SU | RADEON_SCLK_FORCE_OV0);
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     886 </span>            : 
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     890 </span>            : 
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_MCLK_CNTL);</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_FORCEON_MCLKA |</span>
<span class="lineNum">     893 </span>            :                                 RADEON_FORCEON_MCLKB |
<span class="lineNum">     894 </span>            :                                 RADEON_FORCEON_YCLKA |
<span class="lineNum">     895 </span>            :                                 RADEON_FORCEON_YCLKB | RADEON_FORCEON_MC);
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_MCLK_CNTL, tmp);</span>
<span class="lineNum">     897 </span>            : 
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     900 </span>            :                                  RADEON_PIXCLK_DAC_ALWAYS_ONb |
<span class="lineNum">     901 </span>            :                                  R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF);
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     903 </span>            : 
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     906 </span>            :                                  RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     907 </span>            :                                  RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb |
<span class="lineNum">     908 </span>            :                                  R300_DVOCLK_ALWAYS_ONb |
<span class="lineNum">     909 </span>            :                                  RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     910 </span>            :                                  RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     911 </span>            :                                  R300_PIXCLK_DVO_ALWAYS_ONb |
<span class="lineNum">     912 </span>            :                                  RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     913 </span>            :                                  RADEON_PIXCLK_TMDS_ALWAYS_ONb |
<span class="lineNum">     914 </span>            :                                  R300_PIXCLK_TRANS_ALWAYS_ONb |
<span class="lineNum">     915 </span>            :                                  R300_PIXCLK_TVO_ALWAYS_ONb |
<span class="lineNum">     916 </span>            :                                  R300_P2G2CLK_ALWAYS_ONb |
<span class="lineNum">     917 </span>            :                                  R300_P2G2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     918 </span>            :                                  R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF);
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_SCLK_CNTL);</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                         tmp |= (RADEON_SCLK_FORCE_CP | RADEON_SCLK_FORCE_E2);</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                         tmp |= RADEON_SCLK_FORCE_SE;</span>
<span class="lineNum">     924 </span>            : 
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;flags &amp; RADEON_SINGLE_CRTC) {</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_SCLK_FORCE_RB |</span>
<span class="lineNum">     927 </span>            :                                         RADEON_SCLK_FORCE_TDM |
<span class="lineNum">     928 </span>            :                                         RADEON_SCLK_FORCE_TAM |
<span class="lineNum">     929 </span>            :                                         RADEON_SCLK_FORCE_PB |
<span class="lineNum">     930 </span>            :                                         RADEON_SCLK_FORCE_RE |
<span class="lineNum">     931 </span>            :                                         RADEON_SCLK_FORCE_VIP |
<span class="lineNum">     932 </span>            :                                         RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     933 </span>            :                                         RADEON_SCLK_FORCE_TOP |
<span class="lineNum">     934 </span>            :                                         RADEON_SCLK_FORCE_DISP1 |
<span class="lineNum">     935 </span>            :                                         RADEON_SCLK_FORCE_DISP2 |
<span class="lineNum">     936 </span>            :                                         RADEON_SCLK_FORCE_HDP);
<span class="lineNum">     937 </span><span class="lineNoCov">          0 :                         } else if ((rdev-&gt;family == CHIP_R300) ||</span>
<span class="lineNum">     938 </span><span class="lineNoCov">          0 :                                    (rdev-&gt;family == CHIP_R350)) {</span>
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :                                 tmp |= (RADEON_SCLK_FORCE_HDP |</span>
<span class="lineNum">     940 </span>            :                                         RADEON_SCLK_FORCE_DISP1 |
<span class="lineNum">     941 </span>            :                                         RADEON_SCLK_FORCE_DISP2 |
<span class="lineNum">     942 </span>            :                                         RADEON_SCLK_FORCE_TOP |
<span class="lineNum">     943 </span>            :                                         RADEON_SCLK_FORCE_IDCT |
<span class="lineNum">     944 </span>            :                                         RADEON_SCLK_FORCE_VIP);
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_SCLK_CNTL, tmp);</span>
<span class="lineNum">     947 </span>            : 
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                         mdelay(16);</span>
<span class="lineNum">     949 </span>            : 
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;family == CHIP_R300) ||</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_R350)) {</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(R300_SCLK_CNTL2);</span>
<span class="lineNum">     953 </span><span class="lineNoCov">          0 :                                 tmp |= (R300_SCLK_FORCE_TCL |</span>
<span class="lineNum">     954 </span>            :                                         R300_SCLK_FORCE_GA |
<span class="lineNum">     955 </span>            :                                         R300_SCLK_FORCE_CBA);
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(R300_SCLK_CNTL2, tmp);</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                                 mdelay(16);</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     959 </span>            : 
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_MCLK_CNTL);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~(RADEON_FORCEON_MCLKA |</span>
<span class="lineNum">     963 </span>            :                                          RADEON_FORCEON_YCLKA);
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_MCLK_CNTL, tmp);</span>
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                                 mdelay(16);</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;family == CHIP_RV200) ||</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_RV250) ||</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :                             (rdev-&gt;family == CHIP_RV280)) {</span>
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                                 tmp = RREG32_PLL(RADEON_SCLK_MORE_CNTL);</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                                 tmp |= RADEON_SCLK_MORE_FORCEON;</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                                 WREG32_PLL(RADEON_SCLK_MORE_CNTL, tmp);</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                                 mdelay(16);</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     976 </span>            : 
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL);</span>
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIX2CLK_ALWAYS_ONb |</span>
<span class="lineNum">     979 </span>            :                                  RADEON_PIX2CLK_DAC_ALWAYS_ONb |
<span class="lineNum">     980 </span>            :                                  RADEON_PIXCLK_BLEND_ALWAYS_ONb |
<span class="lineNum">     981 </span>            :                                  RADEON_PIXCLK_GV_ALWAYS_ONb |
<span class="lineNum">     982 </span>            :                                  RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb |
<span class="lineNum">     983 </span>            :                                  RADEON_PIXCLK_LVDS_ALWAYS_ONb |
<span class="lineNum">     984 </span>            :                                  RADEON_PIXCLK_TMDS_ALWAYS_ONb);
<span class="lineNum">     985 </span>            : 
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp);</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                         mdelay(16);</span>
<span class="lineNum">     988 </span>            : 
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                         tmp = RREG32_PLL(RADEON_VCLK_ECP_CNTL);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~(RADEON_PIXCLK_ALWAYS_ONb |</span>
<span class="lineNum">     991 </span>            :                                  RADEON_PIXCLK_DAC_ALWAYS_ONb);
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                         WREG32_PLL(RADEON_VCLK_ECP_CNTL, tmp);</span>
<span class="lineNum">     993 </span>            :                 }
<span class="lineNum">     994 </span>            :         }
<span class="lineNum">     995 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     996 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
