{"vcs1":{"timestamp_begin":1737619134.091399830, "rt":0.22, "ut":0.07, "st":0.11}}
{"vcselab":{"timestamp_begin":1737619134.395114453, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737619134.638269057, "rt":0.20, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737619133.845062183}
{"VCS_COMP_START_TIME": 1737619133.845062183}
{"VCS_COMP_END_TIME": 1737619134.906201414}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261728}}
{"vcselab": {"peak_mem": 133948}}
