@W: MT530 :"g:\eda\w_zh6\hdl\w_zh6mealy.v":10:0:10:5|Found inferred clock Zdshj|Clk which controls 9 sequential elements including Mealy_0.current[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
