
encoder_reading.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086d8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  080087e8  080087e8  000097e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c44  08008c44  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008c44  08008c44  00009c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c4c  08008c4c  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c4c  08008c4c  00009c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c50  08008c50  00009c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008c54  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  200001d8  08008e2c  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08008e2c  0000a43c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc6b  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf5  00000000  00000000  00015e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c40  00000000  00000000  00017a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000994  00000000  00000000  000186a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018533  00000000  00000000  0001903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d002  00000000  00000000  0003156f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0a5  00000000  00000000  0003e571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca616  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004928  00000000  00000000  000ca65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000cef84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080087d0 	.word	0x080087d0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080087d0 	.word	0x080087d0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) &ch, 1, HAL_MAX_DELAY);
 8001098:	1d39      	adds	r1, r7, #4
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	2201      	movs	r2, #1
 80010a0:	4803      	ldr	r0, [pc, #12]	@ (80010b0 <__io_putchar+0x20>)
 80010a2:	f002 fe55 	bl	8003d50 <HAL_UART_Transmit>
	return ch;
 80010a6:	687b      	ldr	r3, [r7, #4]
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	20000284 	.word	0x20000284

080010b4 <HAL_TIM_IC_CaptureCallback>:


float frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	7f1b      	ldrb	r3, [r3, #28]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d14d      	bne.n	8001160 <HAL_TIM_IC_CaptureCallback+0xac>
	{
		if (Is_First_Captured==0) // if the first rising edge is not captured
 80010c4:	4b28      	ldr	r3, [pc, #160]	@ (8001168 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d10a      	bne.n	80010e2 <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80010cc:	2100      	movs	r1, #0
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f002 f958 	bl	8003384 <HAL_TIM_ReadCapturedValue>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4a25      	ldr	r2, [pc, #148]	@ (800116c <HAL_TIM_IC_CaptureCallback+0xb8>)
 80010d8:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80010da:	4b23      	ldr	r3, [pc, #140]	@ (8001168 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80010dc:	2201      	movs	r2, #1
 80010de:	601a      	str	r2, [r3, #0]

			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80010e0:	e03e      	b.n	8001160 <HAL_TIM_IC_CaptureCallback+0xac>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80010e2:	2100      	movs	r1, #0
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f002 f94d 	bl	8003384 <HAL_TIM_ReadCapturedValue>
 80010ea:	4603      	mov	r3, r0
 80010ec:	4a20      	ldr	r2, [pc, #128]	@ (8001170 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80010ee:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 80010f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	4b1d      	ldr	r3, [pc, #116]	@ (800116c <HAL_TIM_IC_CaptureCallback+0xb8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	d907      	bls.n	800110c <HAL_TIM_IC_CaptureCallback+0x58>
				Difference = IC_Val2-IC_Val1;
 80010fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	4a1b      	ldr	r2, [pc, #108]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	e00d      	b.n	8001128 <HAL_TIM_IC_CaptureCallback+0x74>
			else if (IC_Val1 > IC_Val2)
 800110c:	4b17      	ldr	r3, [pc, #92]	@ (800116c <HAL_TIM_IC_CaptureCallback+0xb8>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	429a      	cmp	r2, r3
 8001116:	d907      	bls.n	8001128 <HAL_TIM_IC_CaptureCallback+0x74>
				Difference = (0xffffffff - IC_Val1) + IC_Val2;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <HAL_TIM_IC_CaptureCallback+0xb8>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	3b01      	subs	r3, #1
 8001124:	4a13      	ldr	r2, [pc, #76]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001126:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800112a:	60fb      	str	r3, [r7, #12]
			frequency = (refClock/Difference)*2;
 800112c:	4b11      	ldr	r3, [pc, #68]	@ (8001174 <HAL_TIM_IC_CaptureCallback+0xc0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fdcf 	bl	8000cd4 <__aeabi_ui2f>
 8001136:	4603      	mov	r3, r0
 8001138:	4619      	mov	r1, r3
 800113a:	68f8      	ldr	r0, [r7, #12]
 800113c:	f7ff fed6 	bl	8000eec <__aeabi_fdiv>
 8001140:	4603      	mov	r3, r0
 8001142:	4619      	mov	r1, r3
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff fd15 	bl	8000b74 <__addsf3>
 800114a:	4603      	mov	r3, r0
 800114c:	461a      	mov	r2, r3
 800114e:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001150:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2200      	movs	r2, #0
 8001158:	625a      	str	r2, [r3, #36]	@ 0x24
			Is_First_Captured = 0; // set it back to false
 800115a:	4b03      	ldr	r3, [pc, #12]	@ (8001168 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	200002e0 	.word	0x200002e0
 800116c:	200002d4 	.word	0x200002d4
 8001170:	200002d8 	.word	0x200002d8
 8001174:	200002dc 	.word	0x200002dc
 8001178:	49742400 	.word	0x49742400
 800117c:	200002e4 	.word	0x200002e4

08001180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001186:	f000 fc03 	bl	8001990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118a:	f000 f841 	bl	8001210 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800118e:	f000 f977 	bl	8001480 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001192:	f000 f883 	bl	800129c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001196:	f000 f949 	bl	800142c <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800119a:	f000 f8ef 	bl	800137c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800119e:	2100      	movs	r1, #0
 80011a0:	4814      	ldr	r0, [pc, #80]	@ (80011f4 <main+0x74>)
 80011a2:	f001 fccd 	bl	8002b40 <HAL_TIM_IC_Start_IT>
	TIM3->CCR1 = 5;
 80011a6:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <main+0x78>)
 80011a8:	2205      	movs	r2, #5
 80011aa:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011ac:	2100      	movs	r1, #0
 80011ae:	4813      	ldr	r0, [pc, #76]	@ (80011fc <main+0x7c>)
 80011b0:	f001 fbcc 	bl	800294c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		uint32_t now = HAL_GetTick();
 80011b4:	f000 fc44 	bl	8001a40 <HAL_GetTick>
 80011b8:	6078      	str	r0, [r7, #4]
		if ((now - last_capture_time) > NO_PULSE_TIMEOUT_MS) {
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <main+0x80>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d906      	bls.n	80011d8 <main+0x58>
			rpm = 0.0f;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <main+0x84>)
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
			first_time = 1;     //  ln c xung mi li mi li mc o
 80011d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001208 <main+0x88>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
		}

		printf("RPM: %.2f\r\n", rpm);
 80011d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001204 <main+0x84>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f923 	bl	8000428 <__aeabi_f2d>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4809      	ldr	r0, [pc, #36]	@ (800120c <main+0x8c>)
 80011e8:	f003 feac 	bl	8004f44 <iprintf>
		HAL_Delay(200);
 80011ec:	20c8      	movs	r0, #200	@ 0xc8
 80011ee:	f000 fc31 	bl	8001a54 <HAL_Delay>
	while (1) {
 80011f2:	e7df      	b.n	80011b4 <main+0x34>
 80011f4:	200001f4 	.word	0x200001f4
 80011f8:	40000400 	.word	0x40000400
 80011fc:	2000023c 	.word	0x2000023c
 8001200:	200002d0 	.word	0x200002d0
 8001204:	200002cc 	.word	0x200002cc
 8001208:	20000000 	.word	0x20000000
 800120c:	080087e8 	.word	0x080087e8

08001210 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b090      	sub	sp, #64	@ 0x40
 8001214:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001216:	f107 0318 	add.w	r3, r7, #24
 800121a:	2228      	movs	r2, #40	@ 0x28
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f003 ff07 	bl	8005032 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001232:	2301      	movs	r3, #1
 8001234:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001236:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800123a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	2301      	movs	r3, #1
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001244:	2302      	movs	r3, #2
 8001246:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001248:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800124c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800124e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001252:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001254:	f107 0318 	add.w	r3, r7, #24
 8001258:	4618      	mov	r0, r3
 800125a:	f000 fec9 	bl	8001ff0 <HAL_RCC_OscConfig>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001264:	f000 f958 	bl	8001518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001268:	230f      	movs	r3, #15
 800126a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800126c:	2302      	movs	r3, #2
 800126e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001274:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001278:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800127a:	2300      	movs	r3, #0
 800127c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	2102      	movs	r1, #2
 8001282:	4618      	mov	r0, r3
 8001284:	f001 f936 	bl	80024f4 <HAL_RCC_ClockConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800128e:	f000 f943 	bl	8001518 <Error_Handler>
  }
}
 8001292:	bf00      	nop
 8001294:	3740      	adds	r7, #64	@ 0x40
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
	...

0800129c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	@ 0x28
 80012a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80012ba:	463b      	mov	r3, r7
 80012bc:	2200      	movs	r2, #0
 80012be:	601a      	str	r2, [r3, #0]
 80012c0:	605a      	str	r2, [r3, #4]
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012cc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80012ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012d0:	2247      	movs	r2, #71	@ 0x47
 80012d2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d4:	4b28      	ldr	r3, [pc, #160]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012da:	4b27      	ldr	r3, [pc, #156]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e2:	4b25      	ldr	r3, [pc, #148]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e8:	4b23      	ldr	r3, [pc, #140]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012ee:	4822      	ldr	r0, [pc, #136]	@ (8001378 <MX_TIM2_Init+0xdc>)
 80012f0:	f001 fa8e 	bl	8002810 <HAL_TIM_Base_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80012fa:	f000 f90d 	bl	8001518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001302:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001304:	f107 0318 	add.w	r3, r7, #24
 8001308:	4619      	mov	r1, r3
 800130a:	481b      	ldr	r0, [pc, #108]	@ (8001378 <MX_TIM2_Init+0xdc>)
 800130c:	f001 ff72 	bl	80031f4 <HAL_TIM_ConfigClockSource>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001316:	f000 f8ff 	bl	8001518 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800131a:	4817      	ldr	r0, [pc, #92]	@ (8001378 <MX_TIM2_Init+0xdc>)
 800131c:	f001 fbb8 	bl	8002a90 <HAL_TIM_IC_Init>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001326:	f000 f8f7 	bl	8001518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800132e:	2300      	movs	r3, #0
 8001330:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	4619      	mov	r1, r3
 8001338:	480f      	ldr	r0, [pc, #60]	@ (8001378 <MX_TIM2_Init+0xdc>)
 800133a:	f002 fc49 	bl	8003bd0 <HAL_TIMEx_MasterConfigSynchronization>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001344:	f000 f8e8 	bl	8001518 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001348:	2300      	movs	r3, #0
 800134a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800134c:	2301      	movs	r3, #1
 800134e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	4619      	mov	r1, r3
 800135e:	4806      	ldr	r0, [pc, #24]	@ (8001378 <MX_TIM2_Init+0xdc>)
 8001360:	f001 fdea 	bl	8002f38 <HAL_TIM_IC_ConfigChannel>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800136a:	f000 f8d5 	bl	8001518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	3728      	adds	r7, #40	@ 0x28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200001f4 	.word	0x200001f4

0800137c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b08a      	sub	sp, #40	@ 0x28
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001382:	f107 0320 	add.w	r3, r7, #32
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
 8001398:	611a      	str	r2, [r3, #16]
 800139a:	615a      	str	r2, [r3, #20]
 800139c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800139e:	4b21      	ldr	r3, [pc, #132]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013a0:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <MX_TIM3_Init+0xac>)
 80013a2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013a6:	2247      	movs	r2, #71	@ 0x47
 80013a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80013b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013b2:	2209      	movs	r2, #9
 80013b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013bc:	4b19      	ldr	r3, [pc, #100]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013c2:	4818      	ldr	r0, [pc, #96]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013c4:	f001 fa73 	bl	80028ae <HAL_TIM_PWM_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80013ce:	f000 f8a3 	bl	8001518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	4619      	mov	r1, r3
 80013e0:	4810      	ldr	r0, [pc, #64]	@ (8001424 <MX_TIM3_Init+0xa8>)
 80013e2:	f002 fbf5 	bl	8003bd0 <HAL_TIMEx_MasterConfigSynchronization>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80013ec:	f000 f894 	bl	8001518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f0:	2360      	movs	r3, #96	@ 0x60
 80013f2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001400:	1d3b      	adds	r3, r7, #4
 8001402:	2200      	movs	r2, #0
 8001404:	4619      	mov	r1, r3
 8001406:	4807      	ldr	r0, [pc, #28]	@ (8001424 <MX_TIM3_Init+0xa8>)
 8001408:	f001 fe32 	bl	8003070 <HAL_TIM_PWM_ConfigChannel>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001412:	f000 f881 	bl	8001518 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001416:	4803      	ldr	r0, [pc, #12]	@ (8001424 <MX_TIM3_Init+0xa8>)
 8001418:	f000 f918 	bl	800164c <HAL_TIM_MspPostInit>

}
 800141c:	bf00      	nop
 800141e:	3728      	adds	r7, #40	@ 0x28
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000023c 	.word	0x2000023c
 8001428:	40000400 	.word	0x40000400

0800142c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001430:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001432:	4a12      	ldr	r2, [pc, #72]	@ (800147c <MX_USART1_UART_Init+0x50>)
 8001434:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001436:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001438:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800143c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800144a:	4b0b      	ldr	r3, [pc, #44]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001450:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001452:	220c      	movs	r2, #12
 8001454:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001456:	4b08      	ldr	r3, [pc, #32]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800145c:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_USART1_UART_Init+0x4c>)
 8001464:	f002 fc24 	bl	8003cb0 <HAL_UART_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800146e:	f000 f853 	bl	8001518 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000284 	.word	0x20000284
 800147c:	40013800 	.word	0x40013800

08001480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	f107 0310 	add.w	r3, r7, #16
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001494:	4b1e      	ldr	r3, [pc, #120]	@ (8001510 <MX_GPIO_Init+0x90>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	4a1d      	ldr	r2, [pc, #116]	@ (8001510 <MX_GPIO_Init+0x90>)
 800149a:	f043 0320 	orr.w	r3, r3, #32
 800149e:	6193      	str	r3, [r2, #24]
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	f003 0320 	and.w	r3, r3, #32
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ac:	4b18      	ldr	r3, [pc, #96]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014b2:	f043 0304 	orr.w	r3, r3, #4
 80014b6:	6193      	str	r3, [r2, #24]
 80014b8:	4b15      	ldr	r3, [pc, #84]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c4:	4b12      	ldr	r3, [pc, #72]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a11      	ldr	r2, [pc, #68]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014ca:	f043 0308 	orr.w	r3, r3, #8
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001510 <MX_GPIO_Init+0x90>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0308 	and.w	r3, r3, #8
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80014dc:	2200      	movs	r2, #0
 80014de:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014e2:	480c      	ldr	r0, [pc, #48]	@ (8001514 <MX_GPIO_Init+0x94>)
 80014e4:	f000 fd6c 	bl	8001fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80014e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f6:	2302      	movs	r3, #2
 80014f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fa:	f107 0310 	add.w	r3, r7, #16
 80014fe:	4619      	mov	r1, r3
 8001500:	4804      	ldr	r0, [pc, #16]	@ (8001514 <MX_GPIO_Init+0x94>)
 8001502:	f000 fbd9 	bl	8001cb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001506:	bf00      	nop
 8001508:	3720      	adds	r7, #32
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40021000 	.word	0x40021000
 8001514:	40010c00 	.word	0x40010c00

08001518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800151c:	b672      	cpsid	i
}
 800151e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <Error_Handler+0x8>

08001524 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_MspInit+0x5c>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	4a14      	ldr	r2, [pc, #80]	@ (8001580 <HAL_MspInit+0x5c>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6193      	str	r3, [r2, #24]
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <HAL_MspInit+0x5c>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <HAL_MspInit+0x5c>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	4a0e      	ldr	r2, [pc, #56]	@ (8001580 <HAL_MspInit+0x5c>)
 8001548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154c:	61d3      	str	r3, [r2, #28]
 800154e:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <HAL_MspInit+0x5c>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800155a:	4b0a      	ldr	r3, [pc, #40]	@ (8001584 <HAL_MspInit+0x60>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	4a04      	ldr	r2, [pc, #16]	@ (8001584 <HAL_MspInit+0x60>)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001576:	bf00      	nop
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr
 8001580:	40021000 	.word	0x40021000
 8001584:	40010000 	.word	0x40010000

08001588 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015a6:	d12b      	bne.n	8001600 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015a8:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	4a16      	ldr	r2, [pc, #88]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	61d3      	str	r3, [r2, #28]
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c0:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	4a10      	ldr	r2, [pc, #64]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	6193      	str	r3, [r2, #24]
 80015cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001608 <HAL_TIM_Base_MspInit+0x80>)
 80015ce:	699b      	ldr	r3, [r3, #24]
 80015d0:	f003 0304 	and.w	r3, r3, #4
 80015d4:	60bb      	str	r3, [r7, #8]
 80015d6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015d8:	2301      	movs	r3, #1
 80015da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e4:	f107 0310 	add.w	r3, r7, #16
 80015e8:	4619      	mov	r1, r3
 80015ea:	4808      	ldr	r0, [pc, #32]	@ (800160c <HAL_TIM_Base_MspInit+0x84>)
 80015ec:	f000 fb64 	bl	8001cb8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2100      	movs	r1, #0
 80015f4:	201c      	movs	r0, #28
 80015f6:	f000 fb28 	bl	8001c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015fa:	201c      	movs	r0, #28
 80015fc:	f000 fb41 	bl	8001c82 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001600:	bf00      	nop
 8001602:	3720      	adds	r7, #32
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40021000 	.word	0x40021000
 800160c:	40010800 	.word	0x40010800

08001610 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a09      	ldr	r2, [pc, #36]	@ (8001644 <HAL_TIM_PWM_MspInit+0x34>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d10b      	bne.n	800163a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_TIM_PWM_MspInit+0x38>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_TIM_PWM_MspInit+0x38>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	61d3      	str	r3, [r2, #28]
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_TIM_PWM_MspInit+0x38>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	40000400 	.word	0x40000400
 8001648:	40021000 	.word	0x40021000

0800164c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b088      	sub	sp, #32
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a0f      	ldr	r2, [pc, #60]	@ (80016a4 <HAL_TIM_MspPostInit+0x58>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d117      	bne.n	800169c <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166c:	4b0e      	ldr	r3, [pc, #56]	@ (80016a8 <HAL_TIM_MspPostInit+0x5c>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	4a0d      	ldr	r2, [pc, #52]	@ (80016a8 <HAL_TIM_MspPostInit+0x5c>)
 8001672:	f043 0304 	orr.w	r3, r3, #4
 8001676:	6193      	str	r3, [r2, #24]
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <HAL_TIM_MspPostInit+0x5c>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001684:	2340      	movs	r3, #64	@ 0x40
 8001686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001688:	2302      	movs	r3, #2
 800168a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2302      	movs	r3, #2
 800168e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	4619      	mov	r1, r3
 8001696:	4805      	ldr	r0, [pc, #20]	@ (80016ac <HAL_TIM_MspPostInit+0x60>)
 8001698:	f000 fb0e 	bl	8001cb8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800169c:	bf00      	nop
 800169e:	3720      	adds	r7, #32
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40000400 	.word	0x40000400
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40010800 	.word	0x40010800

080016b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a1c      	ldr	r2, [pc, #112]	@ (800173c <HAL_UART_MspInit+0x8c>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d131      	bne.n	8001734 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	4a1a      	ldr	r2, [pc, #104]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016da:	6193      	str	r3, [r2, #24]
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4a14      	ldr	r2, [pc, #80]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016ee:	f043 0304 	orr.w	r3, r3, #4
 80016f2:	6193      	str	r3, [r2, #24]
 80016f4:	4b12      	ldr	r3, [pc, #72]	@ (8001740 <HAL_UART_MspInit+0x90>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001700:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001704:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001706:	2302      	movs	r3, #2
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800170a:	2303      	movs	r3, #3
 800170c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170e:	f107 0310 	add.w	r3, r7, #16
 8001712:	4619      	mov	r1, r3
 8001714:	480b      	ldr	r0, [pc, #44]	@ (8001744 <HAL_UART_MspInit+0x94>)
 8001716:	f000 facf 	bl	8001cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800171a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800171e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001728:	f107 0310 	add.w	r3, r7, #16
 800172c:	4619      	mov	r1, r3
 800172e:	4805      	ldr	r0, [pc, #20]	@ (8001744 <HAL_UART_MspInit+0x94>)
 8001730:	f000 fac2 	bl	8001cb8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001734:	bf00      	nop
 8001736:	3720      	adds	r7, #32
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40013800 	.word	0x40013800
 8001740:	40021000 	.word	0x40021000
 8001744:	40010800 	.word	0x40010800

08001748 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800174c:	bf00      	nop
 800174e:	e7fd      	b.n	800174c <NMI_Handler+0x4>

08001750 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001754:	bf00      	nop
 8001756:	e7fd      	b.n	8001754 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	bf00      	nop
 800175e:	e7fd      	b.n	800175c <MemManage_Handler+0x4>

08001760 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001764:	bf00      	nop
 8001766:	e7fd      	b.n	8001764 <BusFault_Handler+0x4>

08001768 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800176c:	bf00      	nop
 800176e:	e7fd      	b.n	800176c <UsageFault_Handler+0x4>

08001770 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr

0800177c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001798:	f000 f940 	bl	8001a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <TIM2_IRQHandler+0x10>)
 80017a6:	f001 fad7 	bl	8002d58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200001f4 	.word	0x200001f4

080017b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return 1;
 80017b8:	2301      	movs	r3, #1
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr

080017c2 <_kill>:

int _kill(int pid, int sig)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017cc:	f003 fc84 	bl	80050d8 <__errno>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2216      	movs	r2, #22
 80017d4:	601a      	str	r2, [r3, #0]
  return -1;
 80017d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <_exit>:

void _exit (int status)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017ea:	f04f 31ff 	mov.w	r1, #4294967295
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff ffe7 	bl	80017c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017f4:	bf00      	nop
 80017f6:	e7fd      	b.n	80017f4 <_exit+0x12>

080017f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	e00a      	b.n	8001820 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800180a:	f3af 8000 	nop.w
 800180e:	4601      	mov	r1, r0
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	1c5a      	adds	r2, r3, #1
 8001814:	60ba      	str	r2, [r7, #8]
 8001816:	b2ca      	uxtb	r2, r1
 8001818:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	3301      	adds	r3, #1
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697a      	ldr	r2, [r7, #20]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	429a      	cmp	r2, r3
 8001826:	dbf0      	blt.n	800180a <_read+0x12>
  }

  return len;
 8001828:	687b      	ldr	r3, [r7, #4]
}
 800182a:	4618      	mov	r0, r3
 800182c:	3718      	adds	r7, #24
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b086      	sub	sp, #24
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183e:	2300      	movs	r3, #0
 8001840:	617b      	str	r3, [r7, #20]
 8001842:	e009      	b.n	8001858 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	1c5a      	adds	r2, r3, #1
 8001848:	60ba      	str	r2, [r7, #8]
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fc1f 	bl	8001090 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	3301      	adds	r3, #1
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbf1      	blt.n	8001844 <_write+0x12>
  }
  return len;
 8001860:	687b      	ldr	r3, [r7, #4]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <_close>:

int _close(int file)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001872:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001890:	605a      	str	r2, [r3, #4]
  return 0;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	bc80      	pop	{r7}
 800189c:	4770      	bx	lr

0800189e <_isatty>:

int _isatty(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018a6:	2301      	movs	r3, #1
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b085      	sub	sp, #20
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	60f8      	str	r0, [r7, #12]
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr
	...

080018cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018d4:	4a14      	ldr	r2, [pc, #80]	@ (8001928 <_sbrk+0x5c>)
 80018d6:	4b15      	ldr	r3, [pc, #84]	@ (800192c <_sbrk+0x60>)
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018e0:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <_sbrk+0x64>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d102      	bne.n	80018ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <_sbrk+0x64>)
 80018ea:	4a12      	ldr	r2, [pc, #72]	@ (8001934 <_sbrk+0x68>)
 80018ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <_sbrk+0x64>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4413      	add	r3, r2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d207      	bcs.n	800190c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018fc:	f003 fbec 	bl	80050d8 <__errno>
 8001900:	4603      	mov	r3, r0
 8001902:	220c      	movs	r2, #12
 8001904:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	e009      	b.n	8001920 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800190c:	4b08      	ldr	r3, [pc, #32]	@ (8001930 <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001912:	4b07      	ldr	r3, [pc, #28]	@ (8001930 <_sbrk+0x64>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	4a05      	ldr	r2, [pc, #20]	@ (8001930 <_sbrk+0x64>)
 800191c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800191e:	68fb      	ldr	r3, [r7, #12]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20005000 	.word	0x20005000
 800192c:	00000400 	.word	0x00000400
 8001930:	200002e8 	.word	0x200002e8
 8001934:	20000440 	.word	0x20000440

08001938 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001944:	f7ff fff8 	bl	8001938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001948:	480b      	ldr	r0, [pc, #44]	@ (8001978 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800194a:	490c      	ldr	r1, [pc, #48]	@ (800197c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800194c:	4a0c      	ldr	r2, [pc, #48]	@ (8001980 <LoopFillZerobss+0x16>)
  movs r3, #0
 800194e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001950:	e002      	b.n	8001958 <LoopCopyDataInit>

08001952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001956:	3304      	adds	r3, #4

08001958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800195a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800195c:	d3f9      	bcc.n	8001952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195e:	4a09      	ldr	r2, [pc, #36]	@ (8001984 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001960:	4c09      	ldr	r4, [pc, #36]	@ (8001988 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001964:	e001      	b.n	800196a <LoopFillZerobss>

08001966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001968:	3204      	adds	r2, #4

0800196a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800196a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800196c:	d3fb      	bcc.n	8001966 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800196e:	f003 fbb9 	bl	80050e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001972:	f7ff fc05 	bl	8001180 <main>
  bx lr
 8001976:	4770      	bx	lr
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001980:	08008c54 	.word	0x08008c54
  ldr r2, =_sbss
 8001984:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001988:	2000043c 	.word	0x2000043c

0800198c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC1_2_IRQHandler>
	...

08001990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <HAL_Init+0x28>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a07      	ldr	r2, [pc, #28]	@ (80019b8 <HAL_Init+0x28>)
 800199a:	f043 0310 	orr.w	r3, r3, #16
 800199e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019a0:	2003      	movs	r0, #3
 80019a2:	f000 f947 	bl	8001c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019a6:	200f      	movs	r0, #15
 80019a8:	f000 f808 	bl	80019bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ac:	f7ff fdba 	bl	8001524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40022000 	.word	0x40022000

080019bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_InitTick+0x54>)
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_InitTick+0x58>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 f95f 	bl	8001c9e <HAL_SYSTICK_Config>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00e      	b.n	8001a08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b0f      	cmp	r3, #15
 80019ee:	d80a      	bhi.n	8001a06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019f0:	2200      	movs	r2, #0
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f000 f927 	bl	8001c4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019fc:	4a06      	ldr	r2, [pc, #24]	@ (8001a18 <HAL_InitTick+0x5c>)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e000      	b.n	8001a08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3708      	adds	r7, #8
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000004 	.word	0x20000004
 8001a14:	2000000c 	.word	0x2000000c
 8001a18:	20000008 	.word	0x20000008

08001a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a20:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <HAL_IncTick+0x1c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	4a03      	ldr	r2, [pc, #12]	@ (8001a3c <HAL_IncTick+0x20>)
 8001a2e:	6013      	str	r3, [r2, #0]
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	2000000c 	.word	0x2000000c
 8001a3c:	200002ec 	.word	0x200002ec

08001a40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return uwTick;
 8001a44:	4b02      	ldr	r3, [pc, #8]	@ (8001a50 <HAL_GetTick+0x10>)
 8001a46:	681b      	ldr	r3, [r3, #0]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr
 8001a50:	200002ec 	.word	0x200002ec

08001a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a5c:	f7ff fff0 	bl	8001a40 <HAL_GetTick>
 8001a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a6c:	d005      	beq.n	8001a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a98 <HAL_Delay+0x44>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	461a      	mov	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a7a:	bf00      	nop
 8001a7c:	f7ff ffe0 	bl	8001a40 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d8f7      	bhi.n	8001a7c <HAL_Delay+0x28>
  {
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000000c 	.word	0x2000000c

08001a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ace:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	60d3      	str	r3, [r2, #12]
}
 8001ad4:	bf00      	nop
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc80      	pop	{r7}
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	e000ed00 	.word	0xe000ed00

08001ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae8:	4b04      	ldr	r3, [pc, #16]	@ (8001afc <__NVIC_GetPriorityGrouping+0x18>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	0a1b      	lsrs	r3, r3, #8
 8001aee:	f003 0307 	and.w	r3, r3, #7
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	db0b      	blt.n	8001b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f003 021f 	and.w	r2, r3, #31
 8001b18:	4906      	ldr	r1, [pc, #24]	@ (8001b34 <__NVIC_EnableIRQ+0x34>)
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	2001      	movs	r0, #1
 8001b22:	fa00 f202 	lsl.w	r2, r0, r2
 8001b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	e000e100 	.word	0xe000e100

08001b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	6039      	str	r1, [r7, #0]
 8001b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	db0a      	blt.n	8001b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	b2da      	uxtb	r2, r3
 8001b50:	490c      	ldr	r1, [pc, #48]	@ (8001b84 <__NVIC_SetPriority+0x4c>)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	0112      	lsls	r2, r2, #4
 8001b58:	b2d2      	uxtb	r2, r2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b60:	e00a      	b.n	8001b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	4908      	ldr	r1, [pc, #32]	@ (8001b88 <__NVIC_SetPriority+0x50>)
 8001b68:	79fb      	ldrb	r3, [r7, #7]
 8001b6a:	f003 030f 	and.w	r3, r3, #15
 8001b6e:	3b04      	subs	r3, #4
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	440b      	add	r3, r1
 8001b76:	761a      	strb	r2, [r3, #24]
}
 8001b78:	bf00      	nop
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000e100 	.word	0xe000e100
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	@ 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f003 0307 	and.w	r3, r3, #7
 8001b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	f1c3 0307 	rsb	r3, r3, #7
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	bf28      	it	cs
 8001baa:	2304      	movcs	r3, #4
 8001bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	2b06      	cmp	r3, #6
 8001bb4:	d902      	bls.n	8001bbc <NVIC_EncodePriority+0x30>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3b03      	subs	r3, #3
 8001bba:	e000      	b.n	8001bbe <NVIC_EncodePriority+0x32>
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	401a      	ands	r2, r3
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fa01 f303 	lsl.w	r3, r1, r3
 8001bde:	43d9      	mvns	r1, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be4:	4313      	orrs	r3, r2
         );
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3724      	adds	r7, #36	@ 0x24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bc80      	pop	{r7}
 8001bee:	4770      	bx	lr

08001bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c00:	d301      	bcc.n	8001c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c02:	2301      	movs	r3, #1
 8001c04:	e00f      	b.n	8001c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c06:	4a0a      	ldr	r2, [pc, #40]	@ (8001c30 <SysTick_Config+0x40>)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0e:	210f      	movs	r1, #15
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295
 8001c14:	f7ff ff90 	bl	8001b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c18:	4b05      	ldr	r3, [pc, #20]	@ (8001c30 <SysTick_Config+0x40>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1e:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <SysTick_Config+0x40>)
 8001c20:	2207      	movs	r2, #7
 8001c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	e000e010 	.word	0xe000e010

08001c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f7ff ff2d 	bl	8001a9c <__NVIC_SetPriorityGrouping>
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b086      	sub	sp, #24
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	60b9      	str	r1, [r7, #8]
 8001c54:	607a      	str	r2, [r7, #4]
 8001c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c5c:	f7ff ff42 	bl	8001ae4 <__NVIC_GetPriorityGrouping>
 8001c60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	6978      	ldr	r0, [r7, #20]
 8001c68:	f7ff ff90 	bl	8001b8c <NVIC_EncodePriority>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c72:	4611      	mov	r1, r2
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff5f 	bl	8001b38 <__NVIC_SetPriority>
}
 8001c7a:	bf00      	nop
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	4603      	mov	r3, r0
 8001c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff35 	bl	8001b00 <__NVIC_EnableIRQ>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff ffa2 	bl	8001bf0 <SysTick_Config>
 8001cac:	4603      	mov	r3, r0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b08b      	sub	sp, #44	@ 0x2c
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cca:	e169      	b.n	8001fa0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ccc:	2201      	movs	r2, #1
 8001cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	69fa      	ldr	r2, [r7, #28]
 8001cdc:	4013      	ands	r3, r2
 8001cde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	f040 8158 	bne.w	8001f9a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	4a9a      	ldr	r2, [pc, #616]	@ (8001f58 <HAL_GPIO_Init+0x2a0>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d05e      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001cf4:	4a98      	ldr	r2, [pc, #608]	@ (8001f58 <HAL_GPIO_Init+0x2a0>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d875      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001cfa:	4a98      	ldr	r2, [pc, #608]	@ (8001f5c <HAL_GPIO_Init+0x2a4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d058      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d00:	4a96      	ldr	r2, [pc, #600]	@ (8001f5c <HAL_GPIO_Init+0x2a4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d86f      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d06:	4a96      	ldr	r2, [pc, #600]	@ (8001f60 <HAL_GPIO_Init+0x2a8>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d052      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d0c:	4a94      	ldr	r2, [pc, #592]	@ (8001f60 <HAL_GPIO_Init+0x2a8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d869      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d12:	4a94      	ldr	r2, [pc, #592]	@ (8001f64 <HAL_GPIO_Init+0x2ac>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d04c      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d18:	4a92      	ldr	r2, [pc, #584]	@ (8001f64 <HAL_GPIO_Init+0x2ac>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d863      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d1e:	4a92      	ldr	r2, [pc, #584]	@ (8001f68 <HAL_GPIO_Init+0x2b0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d046      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
 8001d24:	4a90      	ldr	r2, [pc, #576]	@ (8001f68 <HAL_GPIO_Init+0x2b0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d85d      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d2a:	2b12      	cmp	r3, #18
 8001d2c:	d82a      	bhi.n	8001d84 <HAL_GPIO_Init+0xcc>
 8001d2e:	2b12      	cmp	r3, #18
 8001d30:	d859      	bhi.n	8001de6 <HAL_GPIO_Init+0x12e>
 8001d32:	a201      	add	r2, pc, #4	@ (adr r2, 8001d38 <HAL_GPIO_Init+0x80>)
 8001d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d38:	08001db3 	.word	0x08001db3
 8001d3c:	08001d8d 	.word	0x08001d8d
 8001d40:	08001d9f 	.word	0x08001d9f
 8001d44:	08001de1 	.word	0x08001de1
 8001d48:	08001de7 	.word	0x08001de7
 8001d4c:	08001de7 	.word	0x08001de7
 8001d50:	08001de7 	.word	0x08001de7
 8001d54:	08001de7 	.word	0x08001de7
 8001d58:	08001de7 	.word	0x08001de7
 8001d5c:	08001de7 	.word	0x08001de7
 8001d60:	08001de7 	.word	0x08001de7
 8001d64:	08001de7 	.word	0x08001de7
 8001d68:	08001de7 	.word	0x08001de7
 8001d6c:	08001de7 	.word	0x08001de7
 8001d70:	08001de7 	.word	0x08001de7
 8001d74:	08001de7 	.word	0x08001de7
 8001d78:	08001de7 	.word	0x08001de7
 8001d7c:	08001d95 	.word	0x08001d95
 8001d80:	08001da9 	.word	0x08001da9
 8001d84:	4a79      	ldr	r2, [pc, #484]	@ (8001f6c <HAL_GPIO_Init+0x2b4>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d013      	beq.n	8001db2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d8a:	e02c      	b.n	8001de6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	623b      	str	r3, [r7, #32]
          break;
 8001d92:	e029      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	3304      	adds	r3, #4
 8001d9a:	623b      	str	r3, [r7, #32]
          break;
 8001d9c:	e024      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	3308      	adds	r3, #8
 8001da4:	623b      	str	r3, [r7, #32]
          break;
 8001da6:	e01f      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	330c      	adds	r3, #12
 8001dae:	623b      	str	r3, [r7, #32]
          break;
 8001db0:	e01a      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d102      	bne.n	8001dc0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dba:	2304      	movs	r3, #4
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e013      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d105      	bne.n	8001dd4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dc8:	2308      	movs	r3, #8
 8001dca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69fa      	ldr	r2, [r7, #28]
 8001dd0:	611a      	str	r2, [r3, #16]
          break;
 8001dd2:	e009      	b.n	8001de8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69fa      	ldr	r2, [r7, #28]
 8001ddc:	615a      	str	r2, [r3, #20]
          break;
 8001dde:	e003      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
          break;
 8001de4:	e000      	b.n	8001de8 <HAL_GPIO_Init+0x130>
          break;
 8001de6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	2bff      	cmp	r3, #255	@ 0xff
 8001dec:	d801      	bhi.n	8001df2 <HAL_GPIO_Init+0x13a>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	e001      	b.n	8001df6 <HAL_GPIO_Init+0x13e>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	3304      	adds	r3, #4
 8001df6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	2bff      	cmp	r3, #255	@ 0xff
 8001dfc:	d802      	bhi.n	8001e04 <HAL_GPIO_Init+0x14c>
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	e002      	b.n	8001e0a <HAL_GPIO_Init+0x152>
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	3b08      	subs	r3, #8
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	210f      	movs	r1, #15
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	fa01 f303 	lsl.w	r3, r1, r3
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	401a      	ands	r2, r3
 8001e1c:	6a39      	ldr	r1, [r7, #32]
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	431a      	orrs	r2, r3
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 80b1 	beq.w	8001f9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e38:	4b4d      	ldr	r3, [pc, #308]	@ (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a4c      	ldr	r2, [pc, #304]	@ (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b4a      	ldr	r3, [pc, #296]	@ (8001f70 <HAL_GPIO_Init+0x2b8>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e50:	4a48      	ldr	r2, [pc, #288]	@ (8001f74 <HAL_GPIO_Init+0x2bc>)
 8001e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e54:	089b      	lsrs	r3, r3, #2
 8001e56:	3302      	adds	r3, #2
 8001e58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	220f      	movs	r2, #15
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	4013      	ands	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a40      	ldr	r2, [pc, #256]	@ (8001f78 <HAL_GPIO_Init+0x2c0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d013      	beq.n	8001ea4 <HAL_GPIO_Init+0x1ec>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a3f      	ldr	r2, [pc, #252]	@ (8001f7c <HAL_GPIO_Init+0x2c4>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d00d      	beq.n	8001ea0 <HAL_GPIO_Init+0x1e8>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4a3e      	ldr	r2, [pc, #248]	@ (8001f80 <HAL_GPIO_Init+0x2c8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d007      	beq.n	8001e9c <HAL_GPIO_Init+0x1e4>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f84 <HAL_GPIO_Init+0x2cc>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d101      	bne.n	8001e98 <HAL_GPIO_Init+0x1e0>
 8001e94:	2303      	movs	r3, #3
 8001e96:	e006      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	e004      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	e002      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <HAL_GPIO_Init+0x1ee>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ea8:	f002 0203 	and.w	r2, r2, #3
 8001eac:	0092      	lsls	r2, r2, #2
 8001eae:	4093      	lsls	r3, r2
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eb6:	492f      	ldr	r1, [pc, #188]	@ (8001f74 <HAL_GPIO_Init+0x2bc>)
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eba:	089b      	lsrs	r3, r3, #2
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	492c      	ldr	r1, [pc, #176]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	608b      	str	r3, [r1, #8]
 8001edc:	e006      	b.n	8001eec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ede:	4b2a      	ldr	r3, [pc, #168]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	4928      	ldr	r1, [pc, #160]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d006      	beq.n	8001f06 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ef8:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001efa:	68da      	ldr	r2, [r3, #12]
 8001efc:	4922      	ldr	r1, [pc, #136]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60cb      	str	r3, [r1, #12]
 8001f04:	e006      	b.n	8001f14 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f06:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f08:	68da      	ldr	r2, [r3, #12]
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	491e      	ldr	r1, [pc, #120]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d006      	beq.n	8001f2e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f20:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	4918      	ldr	r1, [pc, #96]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	604b      	str	r3, [r1, #4]
 8001f2c:	e006      	b.n	8001f3c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f2e:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	43db      	mvns	r3, r3
 8001f36:	4914      	ldr	r1, [pc, #80]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f38:	4013      	ands	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d021      	beq.n	8001f8c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	490e      	ldr	r1, [pc, #56]	@ (8001f88 <HAL_GPIO_Init+0x2d0>)
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	600b      	str	r3, [r1, #0]
 8001f54:	e021      	b.n	8001f9a <HAL_GPIO_Init+0x2e2>
 8001f56:	bf00      	nop
 8001f58:	10320000 	.word	0x10320000
 8001f5c:	10310000 	.word	0x10310000
 8001f60:	10220000 	.word	0x10220000
 8001f64:	10210000 	.word	0x10210000
 8001f68:	10120000 	.word	0x10120000
 8001f6c:	10110000 	.word	0x10110000
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40010800 	.word	0x40010800
 8001f7c:	40010c00 	.word	0x40010c00
 8001f80:	40011000 	.word	0x40011000
 8001f84:	40011400 	.word	0x40011400
 8001f88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <HAL_GPIO_Init+0x304>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	4909      	ldr	r1, [pc, #36]	@ (8001fbc <HAL_GPIO_Init+0x304>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	3301      	adds	r3, #1
 8001f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f47f ae8e 	bne.w	8001ccc <HAL_GPIO_Init+0x14>
  }
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	372c      	adds	r7, #44	@ 0x2c
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	40010400 	.word	0x40010400

08001fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b083      	sub	sp, #12
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	460b      	mov	r3, r1
 8001fca:	807b      	strh	r3, [r7, #2]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fd0:	787b      	ldrb	r3, [r7, #1]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fd6:	887a      	ldrh	r2, [r7, #2]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fdc:	e003      	b.n	8001fe6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fde:	887b      	ldrh	r3, [r7, #2]
 8001fe0:	041a      	lsls	r2, r3, #16
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	611a      	str	r2, [r3, #16]
}
 8001fe6:	bf00      	nop
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bc80      	pop	{r7}
 8001fee:	4770      	bx	lr

08001ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b086      	sub	sp, #24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e272      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b00      	cmp	r3, #0
 800200c:	f000 8087 	beq.w	800211e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002010:	4b92      	ldr	r3, [pc, #584]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 030c 	and.w	r3, r3, #12
 8002018:	2b04      	cmp	r3, #4
 800201a:	d00c      	beq.n	8002036 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800201c:	4b8f      	ldr	r3, [pc, #572]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b08      	cmp	r3, #8
 8002026:	d112      	bne.n	800204e <HAL_RCC_OscConfig+0x5e>
 8002028:	4b8c      	ldr	r3, [pc, #560]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002034:	d10b      	bne.n	800204e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002036:	4b89      	ldr	r3, [pc, #548]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d06c      	beq.n	800211c <HAL_RCC_OscConfig+0x12c>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d168      	bne.n	800211c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e24c      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002056:	d106      	bne.n	8002066 <HAL_RCC_OscConfig+0x76>
 8002058:	4b80      	ldr	r3, [pc, #512]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a7f      	ldr	r2, [pc, #508]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800205e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	e02e      	b.n	80020c4 <HAL_RCC_OscConfig+0xd4>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d10c      	bne.n	8002088 <HAL_RCC_OscConfig+0x98>
 800206e:	4b7b      	ldr	r3, [pc, #492]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a7a      	ldr	r2, [pc, #488]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002074:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	4b78      	ldr	r3, [pc, #480]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a77      	ldr	r2, [pc, #476]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002080:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	e01d      	b.n	80020c4 <HAL_RCC_OscConfig+0xd4>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002090:	d10c      	bne.n	80020ac <HAL_RCC_OscConfig+0xbc>
 8002092:	4b72      	ldr	r3, [pc, #456]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a71      	ldr	r2, [pc, #452]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002098:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	4b6f      	ldr	r3, [pc, #444]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a6e      	ldr	r2, [pc, #440]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	e00b      	b.n	80020c4 <HAL_RCC_OscConfig+0xd4>
 80020ac:	4b6b      	ldr	r3, [pc, #428]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a6a      	ldr	r2, [pc, #424]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b68      	ldr	r3, [pc, #416]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a67      	ldr	r2, [pc, #412]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d013      	beq.n	80020f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020cc:	f7ff fcb8 	bl	8001a40 <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d4:	f7ff fcb4 	bl	8001a40 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b64      	cmp	r3, #100	@ 0x64
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e200      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e6:	4b5d      	ldr	r3, [pc, #372]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0xe4>
 80020f2:	e014      	b.n	800211e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f4:	f7ff fca4 	bl	8001a40 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020fc:	f7ff fca0 	bl	8001a40 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b64      	cmp	r3, #100	@ 0x64
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e1ec      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800210e:	4b53      	ldr	r3, [pc, #332]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x10c>
 800211a:	e000      	b.n	800211e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800211c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d063      	beq.n	80021f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800212a:	4b4c      	ldr	r3, [pc, #304]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	2b00      	cmp	r3, #0
 8002134:	d00b      	beq.n	800214e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002136:	4b49      	ldr	r3, [pc, #292]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b08      	cmp	r3, #8
 8002140:	d11c      	bne.n	800217c <HAL_RCC_OscConfig+0x18c>
 8002142:	4b46      	ldr	r3, [pc, #280]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d116      	bne.n	800217c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214e:	4b43      	ldr	r3, [pc, #268]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d005      	beq.n	8002166 <HAL_RCC_OscConfig+0x176>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	2b01      	cmp	r3, #1
 8002160:	d001      	beq.n	8002166 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e1c0      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002166:	4b3d      	ldr	r3, [pc, #244]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	4939      	ldr	r1, [pc, #228]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002176:	4313      	orrs	r3, r2
 8002178:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800217a:	e03a      	b.n	80021f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d020      	beq.n	80021c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002184:	4b36      	ldr	r3, [pc, #216]	@ (8002260 <HAL_RCC_OscConfig+0x270>)
 8002186:	2201      	movs	r2, #1
 8002188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218a:	f7ff fc59 	bl	8001a40 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002192:	f7ff fc55 	bl	8001a40 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e1a1      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a4:	4b2d      	ldr	r3, [pc, #180]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b0:	4b2a      	ldr	r3, [pc, #168]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	4927      	ldr	r1, [pc, #156]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	600b      	str	r3, [r1, #0]
 80021c4:	e015      	b.n	80021f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021c6:	4b26      	ldr	r3, [pc, #152]	@ (8002260 <HAL_RCC_OscConfig+0x270>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021cc:	f7ff fc38 	bl	8001a40 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d4:	f7ff fc34 	bl	8001a40 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e180      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021e6:	4b1d      	ldr	r3, [pc, #116]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d03a      	beq.n	8002274 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d019      	beq.n	800223a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002206:	4b17      	ldr	r3, [pc, #92]	@ (8002264 <HAL_RCC_OscConfig+0x274>)
 8002208:	2201      	movs	r2, #1
 800220a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220c:	f7ff fc18 	bl	8001a40 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002214:	f7ff fc14 	bl	8001a40 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e160      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002226:	4b0d      	ldr	r3, [pc, #52]	@ (800225c <HAL_RCC_OscConfig+0x26c>)
 8002228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0f0      	beq.n	8002214 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002232:	2001      	movs	r0, #1
 8002234:	f000 face 	bl	80027d4 <RCC_Delay>
 8002238:	e01c      	b.n	8002274 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800223a:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <HAL_RCC_OscConfig+0x274>)
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002240:	f7ff fbfe 	bl	8001a40 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002246:	e00f      	b.n	8002268 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002248:	f7ff fbfa 	bl	8001a40 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d908      	bls.n	8002268 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e146      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
 800225a:	bf00      	nop
 800225c:	40021000 	.word	0x40021000
 8002260:	42420000 	.word	0x42420000
 8002264:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002268:	4b92      	ldr	r3, [pc, #584]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1e9      	bne.n	8002248 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 80a6 	beq.w	80023ce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002282:	2300      	movs	r3, #0
 8002284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002286:	4b8b      	ldr	r3, [pc, #556]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002288:	69db      	ldr	r3, [r3, #28]
 800228a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10d      	bne.n	80022ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002292:	4b88      	ldr	r3, [pc, #544]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	4a87      	ldr	r2, [pc, #540]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002298:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800229c:	61d3      	str	r3, [r2, #28]
 800229e:	4b85      	ldr	r3, [pc, #532]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	60bb      	str	r3, [r7, #8]
 80022a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022aa:	2301      	movs	r3, #1
 80022ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ae:	4b82      	ldr	r3, [pc, #520]	@ (80024b8 <HAL_RCC_OscConfig+0x4c8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d118      	bne.n	80022ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ba:	4b7f      	ldr	r3, [pc, #508]	@ (80024b8 <HAL_RCC_OscConfig+0x4c8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a7e      	ldr	r2, [pc, #504]	@ (80024b8 <HAL_RCC_OscConfig+0x4c8>)
 80022c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c6:	f7ff fbbb 	bl	8001a40 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022ce:	f7ff fbb7 	bl	8001a40 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b64      	cmp	r3, #100	@ 0x64
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e103      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e0:	4b75      	ldr	r3, [pc, #468]	@ (80024b8 <HAL_RCC_OscConfig+0x4c8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0f0      	beq.n	80022ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d106      	bne.n	8002302 <HAL_RCC_OscConfig+0x312>
 80022f4:	4b6f      	ldr	r3, [pc, #444]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4a6e      	ldr	r2, [pc, #440]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80022fa:	f043 0301 	orr.w	r3, r3, #1
 80022fe:	6213      	str	r3, [r2, #32]
 8002300:	e02d      	b.n	800235e <HAL_RCC_OscConfig+0x36e>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10c      	bne.n	8002324 <HAL_RCC_OscConfig+0x334>
 800230a:	4b6a      	ldr	r3, [pc, #424]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800230c:	6a1b      	ldr	r3, [r3, #32]
 800230e:	4a69      	ldr	r2, [pc, #420]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002310:	f023 0301 	bic.w	r3, r3, #1
 8002314:	6213      	str	r3, [r2, #32]
 8002316:	4b67      	ldr	r3, [pc, #412]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	f023 0304 	bic.w	r3, r3, #4
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	e01c      	b.n	800235e <HAL_RCC_OscConfig+0x36e>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	2b05      	cmp	r3, #5
 800232a:	d10c      	bne.n	8002346 <HAL_RCC_OscConfig+0x356>
 800232c:	4b61      	ldr	r3, [pc, #388]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4a60      	ldr	r2, [pc, #384]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	6213      	str	r3, [r2, #32]
 8002338:	4b5e      	ldr	r3, [pc, #376]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	4a5d      	ldr	r2, [pc, #372]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6213      	str	r3, [r2, #32]
 8002344:	e00b      	b.n	800235e <HAL_RCC_OscConfig+0x36e>
 8002346:	4b5b      	ldr	r3, [pc, #364]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4a5a      	ldr	r2, [pc, #360]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	f023 0301 	bic.w	r3, r3, #1
 8002350:	6213      	str	r3, [r2, #32]
 8002352:	4b58      	ldr	r3, [pc, #352]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a57      	ldr	r2, [pc, #348]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	f023 0304 	bic.w	r3, r3, #4
 800235c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d015      	beq.n	8002392 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002366:	f7ff fb6b 	bl	8001a40 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236c:	e00a      	b.n	8002384 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800236e:	f7ff fb67 	bl	8001a40 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e0b1      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002384:	4b4b      	ldr	r3, [pc, #300]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0ee      	beq.n	800236e <HAL_RCC_OscConfig+0x37e>
 8002390:	e014      	b.n	80023bc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002392:	f7ff fb55 	bl	8001a40 <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002398:	e00a      	b.n	80023b0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7ff fb51 	bl	8001a40 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e09b      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	4b40      	ldr	r3, [pc, #256]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1ee      	bne.n	800239a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023bc:	7dfb      	ldrb	r3, [r7, #23]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d105      	bne.n	80023ce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c2:	4b3c      	ldr	r3, [pc, #240]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	4a3b      	ldr	r2, [pc, #236]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80023c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023cc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8087 	beq.w	80024e6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d8:	4b36      	ldr	r3, [pc, #216]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f003 030c 	and.w	r3, r3, #12
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	d061      	beq.n	80024a8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	69db      	ldr	r3, [r3, #28]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d146      	bne.n	800247a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023ec:	4b33      	ldr	r3, [pc, #204]	@ (80024bc <HAL_RCC_OscConfig+0x4cc>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f2:	f7ff fb25 	bl	8001a40 <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fa:	f7ff fb21 	bl	8001a40 <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e06d      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800240c:	4b29      	ldr	r3, [pc, #164]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1f0      	bne.n	80023fa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a1b      	ldr	r3, [r3, #32]
 800241c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002420:	d108      	bne.n	8002434 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002422:	4b24      	ldr	r3, [pc, #144]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	4921      	ldr	r1, [pc, #132]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	4313      	orrs	r3, r2
 8002432:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002434:	4b1f      	ldr	r3, [pc, #124]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a19      	ldr	r1, [r3, #32]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	430b      	orrs	r3, r1
 8002446:	491b      	ldr	r1, [pc, #108]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 8002448:	4313      	orrs	r3, r2
 800244a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800244c:	4b1b      	ldr	r3, [pc, #108]	@ (80024bc <HAL_RCC_OscConfig+0x4cc>)
 800244e:	2201      	movs	r2, #1
 8002450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7ff faf5 	bl	8001a40 <HAL_GetTick>
 8002456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002458:	e008      	b.n	800246c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800245a:	f7ff faf1 	bl	8001a40 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	2b02      	cmp	r3, #2
 8002466:	d901      	bls.n	800246c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e03d      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800246c:	4b11      	ldr	r3, [pc, #68]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d0f0      	beq.n	800245a <HAL_RCC_OscConfig+0x46a>
 8002478:	e035      	b.n	80024e6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800247a:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <HAL_RCC_OscConfig+0x4cc>)
 800247c:	2200      	movs	r2, #0
 800247e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002480:	f7ff fade 	bl	8001a40 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002488:	f7ff fada 	bl	8001a40 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e026      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800249a:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <HAL_RCC_OscConfig+0x4c4>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1f0      	bne.n	8002488 <HAL_RCC_OscConfig+0x498>
 80024a6:	e01e      	b.n	80024e6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	69db      	ldr	r3, [r3, #28]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d107      	bne.n	80024c0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e019      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40007000 	.word	0x40007000
 80024bc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024c0:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <HAL_RCC_OscConfig+0x500>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d106      	bne.n	80024e2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024de:	429a      	cmp	r2, r3
 80024e0:	d001      	beq.n	80024e6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e000      	b.n	80024e8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024e6:	2300      	movs	r3, #0
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3718      	adds	r7, #24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000

080024f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e0d0      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002508:	4b6a      	ldr	r3, [pc, #424]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0307 	and.w	r3, r3, #7
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d910      	bls.n	8002538 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002516:	4b67      	ldr	r3, [pc, #412]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f023 0207 	bic.w	r2, r3, #7
 800251e:	4965      	ldr	r1, [pc, #404]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	4313      	orrs	r3, r2
 8002524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002526:	4b63      	ldr	r3, [pc, #396]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0307 	and.w	r3, r3, #7
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	429a      	cmp	r2, r3
 8002532:	d001      	beq.n	8002538 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e0b8      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d020      	beq.n	8002586 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0304 	and.w	r3, r3, #4
 800254c:	2b00      	cmp	r3, #0
 800254e:	d005      	beq.n	800255c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002550:	4b59      	ldr	r3, [pc, #356]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	4a58      	ldr	r2, [pc, #352]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002556:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800255a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d005      	beq.n	8002574 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002568:	4b53      	ldr	r3, [pc, #332]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	4a52      	ldr	r2, [pc, #328]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800256e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002572:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002574:	4b50      	ldr	r3, [pc, #320]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	494d      	ldr	r1, [pc, #308]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	4313      	orrs	r3, r2
 8002584:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0301 	and.w	r3, r3, #1
 800258e:	2b00      	cmp	r3, #0
 8002590:	d040      	beq.n	8002614 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d107      	bne.n	80025aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800259a:	4b47      	ldr	r3, [pc, #284]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d115      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e07f      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d107      	bne.n	80025c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b2:	4b41      	ldr	r3, [pc, #260]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d109      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e073      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c2:	4b3d      	ldr	r3, [pc, #244]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e06b      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025d2:	4b39      	ldr	r3, [pc, #228]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f023 0203 	bic.w	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	4936      	ldr	r1, [pc, #216]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025e4:	f7ff fa2c 	bl	8001a40 <HAL_GetTick>
 80025e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ea:	e00a      	b.n	8002602 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ec:	f7ff fa28 	bl	8001a40 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e053      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002602:	4b2d      	ldr	r3, [pc, #180]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 020c 	and.w	r2, r3, #12
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	429a      	cmp	r2, r3
 8002612:	d1eb      	bne.n	80025ec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002614:	4b27      	ldr	r3, [pc, #156]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 0307 	and.w	r3, r3, #7
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	429a      	cmp	r2, r3
 8002620:	d210      	bcs.n	8002644 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002622:	4b24      	ldr	r3, [pc, #144]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f023 0207 	bic.w	r2, r3, #7
 800262a:	4922      	ldr	r1, [pc, #136]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	4313      	orrs	r3, r2
 8002630:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002632:	4b20      	ldr	r3, [pc, #128]	@ (80026b4 <HAL_RCC_ClockConfig+0x1c0>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	429a      	cmp	r2, r3
 800263e:	d001      	beq.n	8002644 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e032      	b.n	80026aa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0304 	and.w	r3, r3, #4
 800264c:	2b00      	cmp	r3, #0
 800264e:	d008      	beq.n	8002662 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002650:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	4916      	ldr	r1, [pc, #88]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	4313      	orrs	r3, r2
 8002660:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0308 	and.w	r3, r3, #8
 800266a:	2b00      	cmp	r3, #0
 800266c:	d009      	beq.n	8002682 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800266e:	4b12      	ldr	r3, [pc, #72]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	490e      	ldr	r1, [pc, #56]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800267e:	4313      	orrs	r3, r2
 8002680:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002682:	f000 f821 	bl	80026c8 <HAL_RCC_GetSysClockFreq>
 8002686:	4602      	mov	r2, r0
 8002688:	4b0b      	ldr	r3, [pc, #44]	@ (80026b8 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	091b      	lsrs	r3, r3, #4
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	490a      	ldr	r1, [pc, #40]	@ (80026bc <HAL_RCC_ClockConfig+0x1c8>)
 8002694:	5ccb      	ldrb	r3, [r1, r3]
 8002696:	fa22 f303 	lsr.w	r3, r2, r3
 800269a:	4a09      	ldr	r2, [pc, #36]	@ (80026c0 <HAL_RCC_ClockConfig+0x1cc>)
 800269c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800269e:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <HAL_RCC_ClockConfig+0x1d0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff f98a 	bl	80019bc <HAL_InitTick>

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40022000 	.word	0x40022000
 80026b8:	40021000 	.word	0x40021000
 80026bc:	080087f4 	.word	0x080087f4
 80026c0:	20000004 	.word	0x20000004
 80026c4:	20000008 	.word	0x20000008

080026c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	60fb      	str	r3, [r7, #12]
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	2300      	movs	r3, #0
 80026d8:	617b      	str	r3, [r7, #20]
 80026da:	2300      	movs	r3, #0
 80026dc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026e2:	4b1e      	ldr	r3, [pc, #120]	@ (800275c <HAL_RCC_GetSysClockFreq+0x94>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d002      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0x30>
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d003      	beq.n	80026fe <HAL_RCC_GetSysClockFreq+0x36>
 80026f6:	e027      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026f8:	4b19      	ldr	r3, [pc, #100]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x98>)
 80026fa:	613b      	str	r3, [r7, #16]
      break;
 80026fc:	e027      	b.n	800274e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	0c9b      	lsrs	r3, r3, #18
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	4a17      	ldr	r2, [pc, #92]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002708:	5cd3      	ldrb	r3, [r2, r3]
 800270a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d010      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002716:	4b11      	ldr	r3, [pc, #68]	@ (800275c <HAL_RCC_GetSysClockFreq+0x94>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	0c5b      	lsrs	r3, r3, #17
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	4a11      	ldr	r2, [pc, #68]	@ (8002768 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002722:	5cd3      	ldrb	r3, [r2, r3]
 8002724:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x98>)
 800272a:	fb03 f202 	mul.w	r2, r3, r2
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	fbb2 f3f3 	udiv	r3, r2, r3
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	e004      	b.n	8002742 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a0c      	ldr	r2, [pc, #48]	@ (800276c <HAL_RCC_GetSysClockFreq+0xa4>)
 800273c:	fb02 f303 	mul.w	r3, r2, r3
 8002740:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	613b      	str	r3, [r7, #16]
      break;
 8002746:	e002      	b.n	800274e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x98>)
 800274a:	613b      	str	r3, [r7, #16]
      break;
 800274c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800274e:	693b      	ldr	r3, [r7, #16]
}
 8002750:	4618      	mov	r0, r3
 8002752:	371c      	adds	r7, #28
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40021000 	.word	0x40021000
 8002760:	007a1200 	.word	0x007a1200
 8002764:	0800880c 	.word	0x0800880c
 8002768:	0800881c 	.word	0x0800881c
 800276c:	003d0900 	.word	0x003d0900

08002770 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002774:	4b02      	ldr	r3, [pc, #8]	@ (8002780 <HAL_RCC_GetHCLKFreq+0x10>)
 8002776:	681b      	ldr	r3, [r3, #0]
}
 8002778:	4618      	mov	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr
 8002780:	20000004 	.word	0x20000004

08002784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002788:	f7ff fff2 	bl	8002770 <HAL_RCC_GetHCLKFreq>
 800278c:	4602      	mov	r2, r0
 800278e:	4b05      	ldr	r3, [pc, #20]	@ (80027a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	0a1b      	lsrs	r3, r3, #8
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	4903      	ldr	r1, [pc, #12]	@ (80027a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800279a:	5ccb      	ldrb	r3, [r1, r3]
 800279c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40021000 	.word	0x40021000
 80027a8:	08008804 	.word	0x08008804

080027ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80027b0:	f7ff ffde 	bl	8002770 <HAL_RCC_GetHCLKFreq>
 80027b4:	4602      	mov	r2, r0
 80027b6:	4b05      	ldr	r3, [pc, #20]	@ (80027cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	0adb      	lsrs	r3, r3, #11
 80027bc:	f003 0307 	and.w	r3, r3, #7
 80027c0:	4903      	ldr	r1, [pc, #12]	@ (80027d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80027c2:	5ccb      	ldrb	r3, [r1, r3]
 80027c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	40021000 	.word	0x40021000
 80027d0:	08008804 	.word	0x08008804

080027d4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027dc:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <RCC_Delay+0x34>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <RCC_Delay+0x38>)
 80027e2:	fba2 2303 	umull	r2, r3, r2, r3
 80027e6:	0a5b      	lsrs	r3, r3, #9
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027f0:	bf00      	nop
  }
  while (Delay --);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1e5a      	subs	r2, r3, #1
 80027f6:	60fa      	str	r2, [r7, #12]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d1f9      	bne.n	80027f0 <RCC_Delay+0x1c>
}
 80027fc:	bf00      	nop
 80027fe:	bf00      	nop
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	20000004 	.word	0x20000004
 800280c:	10624dd3 	.word	0x10624dd3

08002810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e041      	b.n	80028a6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d106      	bne.n	800283c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe fea6 	bl	8001588 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3304      	adds	r3, #4
 800284c:	4619      	mov	r1, r3
 800284e:	4610      	mov	r0, r2
 8002850:	f000 fe00 	bl	8003454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2201      	movs	r2, #1
 8002868:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2201      	movs	r2, #1
 8002878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2201      	movs	r2, #1
 8002888:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e041      	b.n	8002944 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d106      	bne.n	80028da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f7fe fe9b 	bl	8001610 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2202      	movs	r2, #2
 80028de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3304      	adds	r3, #4
 80028ea:	4619      	mov	r1, r3
 80028ec:	4610      	mov	r0, r2
 80028ee:	f000 fdb1 	bl	8003454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d109      	bne.n	8002970 <HAL_TIM_PWM_Start+0x24>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b01      	cmp	r3, #1
 8002966:	bf14      	ite	ne
 8002968:	2301      	movne	r3, #1
 800296a:	2300      	moveq	r3, #0
 800296c:	b2db      	uxtb	r3, r3
 800296e:	e022      	b.n	80029b6 <HAL_TIM_PWM_Start+0x6a>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	2b04      	cmp	r3, #4
 8002974:	d109      	bne.n	800298a <HAL_TIM_PWM_Start+0x3e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b01      	cmp	r3, #1
 8002980:	bf14      	ite	ne
 8002982:	2301      	movne	r3, #1
 8002984:	2300      	moveq	r3, #0
 8002986:	b2db      	uxtb	r3, r3
 8002988:	e015      	b.n	80029b6 <HAL_TIM_PWM_Start+0x6a>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	2b08      	cmp	r3, #8
 800298e:	d109      	bne.n	80029a4 <HAL_TIM_PWM_Start+0x58>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	bf14      	ite	ne
 800299c:	2301      	movne	r3, #1
 800299e:	2300      	moveq	r3, #0
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	e008      	b.n	80029b6 <HAL_TIM_PWM_Start+0x6a>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	bf14      	ite	ne
 80029b0:	2301      	movne	r3, #1
 80029b2:	2300      	moveq	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e05e      	b.n	8002a7c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d104      	bne.n	80029ce <HAL_TIM_PWM_Start+0x82>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029cc:	e013      	b.n	80029f6 <HAL_TIM_PWM_Start+0xaa>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b04      	cmp	r3, #4
 80029d2:	d104      	bne.n	80029de <HAL_TIM_PWM_Start+0x92>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2202      	movs	r2, #2
 80029d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029dc:	e00b      	b.n	80029f6 <HAL_TIM_PWM_Start+0xaa>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	2b08      	cmp	r3, #8
 80029e2:	d104      	bne.n	80029ee <HAL_TIM_PWM_Start+0xa2>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029ec:	e003      	b.n	80029f6 <HAL_TIM_PWM_Start+0xaa>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2202      	movs	r2, #2
 80029f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2201      	movs	r2, #1
 80029fc:	6839      	ldr	r1, [r7, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f001 f8c1 	bl	8003b86 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a1e      	ldr	r2, [pc, #120]	@ (8002a84 <HAL_TIM_PWM_Start+0x138>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d107      	bne.n	8002a1e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a18      	ldr	r2, [pc, #96]	@ (8002a84 <HAL_TIM_PWM_Start+0x138>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d00e      	beq.n	8002a46 <HAL_TIM_PWM_Start+0xfa>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a30:	d009      	beq.n	8002a46 <HAL_TIM_PWM_Start+0xfa>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a14      	ldr	r2, [pc, #80]	@ (8002a88 <HAL_TIM_PWM_Start+0x13c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d004      	beq.n	8002a46 <HAL_TIM_PWM_Start+0xfa>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <HAL_TIM_PWM_Start+0x140>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d111      	bne.n	8002a6a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2b06      	cmp	r3, #6
 8002a56:	d010      	beq.n	8002a7a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a68:	e007      	b.n	8002a7a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 0201 	orr.w	r2, r2, #1
 8002a78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40012c00 	.word	0x40012c00
 8002a88:	40000400 	.word	0x40000400
 8002a8c:	40000800 	.word	0x40000800

08002a90 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e041      	b.n	8002b26 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d106      	bne.n	8002abc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f839 	bl	8002b2e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	3304      	adds	r3, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	4610      	mov	r0, r2
 8002ad0:	f000 fcc0 	bl	8003454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	3708      	adds	r7, #8
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b083      	sub	sp, #12
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d104      	bne.n	8002b5e <HAL_TIM_IC_Start_IT+0x1e>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	e013      	b.n	8002b86 <HAL_TIM_IC_Start_IT+0x46>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d104      	bne.n	8002b6e <HAL_TIM_IC_Start_IT+0x2e>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	e00b      	b.n	8002b86 <HAL_TIM_IC_Start_IT+0x46>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b08      	cmp	r3, #8
 8002b72:	d104      	bne.n	8002b7e <HAL_TIM_IC_Start_IT+0x3e>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	e003      	b.n	8002b86 <HAL_TIM_IC_Start_IT+0x46>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d104      	bne.n	8002b98 <HAL_TIM_IC_Start_IT+0x58>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	e013      	b.n	8002bc0 <HAL_TIM_IC_Start_IT+0x80>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d104      	bne.n	8002ba8 <HAL_TIM_IC_Start_IT+0x68>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e00b      	b.n	8002bc0 <HAL_TIM_IC_Start_IT+0x80>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	2b08      	cmp	r3, #8
 8002bac:	d104      	bne.n	8002bb8 <HAL_TIM_IC_Start_IT+0x78>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	e003      	b.n	8002bc0 <HAL_TIM_IC_Start_IT+0x80>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002bc2:	7bbb      	ldrb	r3, [r7, #14]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d102      	bne.n	8002bce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002bc8:	7b7b      	ldrb	r3, [r7, #13]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d001      	beq.n	8002bd2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e0b8      	b.n	8002d44 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d104      	bne.n	8002be2 <HAL_TIM_IC_Start_IT+0xa2>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2202      	movs	r2, #2
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002be0:	e013      	b.n	8002c0a <HAL_TIM_IC_Start_IT+0xca>
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d104      	bne.n	8002bf2 <HAL_TIM_IC_Start_IT+0xb2>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2202      	movs	r2, #2
 8002bec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bf0:	e00b      	b.n	8002c0a <HAL_TIM_IC_Start_IT+0xca>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	2b08      	cmp	r3, #8
 8002bf6:	d104      	bne.n	8002c02 <HAL_TIM_IC_Start_IT+0xc2>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c00:	e003      	b.n	8002c0a <HAL_TIM_IC_Start_IT+0xca>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d104      	bne.n	8002c1a <HAL_TIM_IC_Start_IT+0xda>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2202      	movs	r2, #2
 8002c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c18:	e013      	b.n	8002c42 <HAL_TIM_IC_Start_IT+0x102>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b04      	cmp	r3, #4
 8002c1e:	d104      	bne.n	8002c2a <HAL_TIM_IC_Start_IT+0xea>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c28:	e00b      	b.n	8002c42 <HAL_TIM_IC_Start_IT+0x102>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	2b08      	cmp	r3, #8
 8002c2e:	d104      	bne.n	8002c3a <HAL_TIM_IC_Start_IT+0xfa>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c38:	e003      	b.n	8002c42 <HAL_TIM_IC_Start_IT+0x102>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	2b0c      	cmp	r3, #12
 8002c46:	d841      	bhi.n	8002ccc <HAL_TIM_IC_Start_IT+0x18c>
 8002c48:	a201      	add	r2, pc, #4	@ (adr r2, 8002c50 <HAL_TIM_IC_Start_IT+0x110>)
 8002c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4e:	bf00      	nop
 8002c50:	08002c85 	.word	0x08002c85
 8002c54:	08002ccd 	.word	0x08002ccd
 8002c58:	08002ccd 	.word	0x08002ccd
 8002c5c:	08002ccd 	.word	0x08002ccd
 8002c60:	08002c97 	.word	0x08002c97
 8002c64:	08002ccd 	.word	0x08002ccd
 8002c68:	08002ccd 	.word	0x08002ccd
 8002c6c:	08002ccd 	.word	0x08002ccd
 8002c70:	08002ca9 	.word	0x08002ca9
 8002c74:	08002ccd 	.word	0x08002ccd
 8002c78:	08002ccd 	.word	0x08002ccd
 8002c7c:	08002ccd 	.word	0x08002ccd
 8002c80:	08002cbb 	.word	0x08002cbb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 0202 	orr.w	r2, r2, #2
 8002c92:	60da      	str	r2, [r3, #12]
      break;
 8002c94:	e01d      	b.n	8002cd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68da      	ldr	r2, [r3, #12]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0204 	orr.w	r2, r2, #4
 8002ca4:	60da      	str	r2, [r3, #12]
      break;
 8002ca6:	e014      	b.n	8002cd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68da      	ldr	r2, [r3, #12]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0208 	orr.w	r2, r2, #8
 8002cb6:	60da      	str	r2, [r3, #12]
      break;
 8002cb8:	e00b      	b.n	8002cd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0210 	orr.w	r2, r2, #16
 8002cc8:	60da      	str	r2, [r3, #12]
      break;
 8002cca:	e002      	b.n	8002cd2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
      break;
 8002cd0:	bf00      	nop
  }

  if (status == HAL_OK)
 8002cd2:	7bfb      	ldrb	r3, [r7, #15]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d134      	bne.n	8002d42 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	6839      	ldr	r1, [r7, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 ff50 	bl	8003b86 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a18      	ldr	r2, [pc, #96]	@ (8002d4c <HAL_TIM_IC_Start_IT+0x20c>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d00e      	beq.n	8002d0e <HAL_TIM_IC_Start_IT+0x1ce>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cf8:	d009      	beq.n	8002d0e <HAL_TIM_IC_Start_IT+0x1ce>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a14      	ldr	r2, [pc, #80]	@ (8002d50 <HAL_TIM_IC_Start_IT+0x210>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d004      	beq.n	8002d0e <HAL_TIM_IC_Start_IT+0x1ce>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a12      	ldr	r2, [pc, #72]	@ (8002d54 <HAL_TIM_IC_Start_IT+0x214>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d111      	bne.n	8002d32 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2b06      	cmp	r3, #6
 8002d1e:	d010      	beq.n	8002d42 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d30:	e007      	b.n	8002d42 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f042 0201 	orr.w	r2, r2, #1
 8002d40:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40012c00 	.word	0x40012c00
 8002d50:	40000400 	.word	0x40000400
 8002d54:	40000800 	.word	0x40000800

08002d58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d020      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01b      	beq.n	8002dbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0202 	mvn.w	r2, #2
 8002d8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d003      	beq.n	8002daa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fe f986 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002da8:	e005      	b.n	8002db6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fb37 	bl	800341e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f000 fb3d 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d020      	beq.n	8002e08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d01b      	beq.n	8002e08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f06f 0204 	mvn.w	r2, #4
 8002dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2202      	movs	r2, #2
 8002dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe f960 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002df4:	e005      	b.n	8002e02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fb11 	bl	800341e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 fb17 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f003 0308 	and.w	r3, r3, #8
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d020      	beq.n	8002e54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d01b      	beq.n	8002e54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0208 	mvn.w	r2, #8
 8002e24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2204      	movs	r2, #4
 8002e2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fe f93a 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e40:	e005      	b.n	8002e4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 faeb 	bl	800341e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 faf1 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d020      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01b      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f06f 0210 	mvn.w	r2, #16
 8002e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2208      	movs	r2, #8
 8002e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d003      	beq.n	8002e8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e86:	6878      	ldr	r0, [r7, #4]
 8002e88:	f7fe f914 	bl	80010b4 <HAL_TIM_IC_CaptureCallback>
 8002e8c:	e005      	b.n	8002e9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fac5 	bl	800341e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 facb 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00c      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f003 0301 	and.w	r3, r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d007      	beq.n	8002ec4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f06f 0201 	mvn.w	r2, #1
 8002ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 faa4 	bl	800340c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d00c      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d007      	beq.n	8002ee8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fedb 	bl	8003c9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00c      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d007      	beq.n	8002f0c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	f000 fa9b 	bl	8003442 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 0320 	and.w	r3, r3, #32
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d00c      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f06f 0220 	mvn.w	r2, #32
 8002f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 feae 	bl	8003c8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f30:	bf00      	nop
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d101      	bne.n	8002f56 <HAL_TIM_IC_ConfigChannel+0x1e>
 8002f52:	2302      	movs	r3, #2
 8002f54:	e088      	b.n	8003068 <HAL_TIM_IC_ConfigChannel+0x130>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d11b      	bne.n	8002f9c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002f74:	f000 fc64 	bl	8003840 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 020c 	bic.w	r2, r2, #12
 8002f86:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6999      	ldr	r1, [r3, #24]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	619a      	str	r2, [r3, #24]
 8002f9a:	e060      	b.n	800305e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d11c      	bne.n	8002fdc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002fb2:	f000 fccd 	bl	8003950 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	699a      	ldr	r2, [r3, #24]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002fc4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6999      	ldr	r1, [r3, #24]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	021a      	lsls	r2, r3, #8
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	619a      	str	r2, [r3, #24]
 8002fda:	e040      	b.n	800305e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d11b      	bne.n	800301a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8002ff2:	f000 fd18 	bl	8003a26 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	69da      	ldr	r2, [r3, #28]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 020c 	bic.w	r2, r2, #12
 8003004:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	69d9      	ldr	r1, [r3, #28]
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	61da      	str	r2, [r3, #28]
 8003018:	e021      	b.n	800305e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b0c      	cmp	r3, #12
 800301e:	d11c      	bne.n	800305a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003030:	f000 fd34 	bl	8003a9c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	69da      	ldr	r2, [r3, #28]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003042:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	69d9      	ldr	r1, [r3, #28]
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	021a      	lsls	r2, r3, #8
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	61da      	str	r2, [r3, #28]
 8003058:	e001      	b.n	800305e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003066:	7dfb      	ldrb	r3, [r7, #23]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3718      	adds	r7, #24
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003086:	2b01      	cmp	r3, #1
 8003088:	d101      	bne.n	800308e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800308a:	2302      	movs	r3, #2
 800308c:	e0ae      	b.n	80031ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2201      	movs	r2, #1
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b0c      	cmp	r3, #12
 800309a:	f200 809f 	bhi.w	80031dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800309e:	a201      	add	r2, pc, #4	@ (adr r2, 80030a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a4:	080030d9 	.word	0x080030d9
 80030a8:	080031dd 	.word	0x080031dd
 80030ac:	080031dd 	.word	0x080031dd
 80030b0:	080031dd 	.word	0x080031dd
 80030b4:	08003119 	.word	0x08003119
 80030b8:	080031dd 	.word	0x080031dd
 80030bc:	080031dd 	.word	0x080031dd
 80030c0:	080031dd 	.word	0x080031dd
 80030c4:	0800315b 	.word	0x0800315b
 80030c8:	080031dd 	.word	0x080031dd
 80030cc:	080031dd 	.word	0x080031dd
 80030d0:	080031dd 	.word	0x080031dd
 80030d4:	0800319b 	.word	0x0800319b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68b9      	ldr	r1, [r7, #8]
 80030de:	4618      	mov	r0, r3
 80030e0:	f000 fa26 	bl	8003530 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699a      	ldr	r2, [r3, #24]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0208 	orr.w	r2, r2, #8
 80030f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699a      	ldr	r2, [r3, #24]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0204 	bic.w	r2, r2, #4
 8003102:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6999      	ldr	r1, [r3, #24]
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	691a      	ldr	r2, [r3, #16]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	619a      	str	r2, [r3, #24]
      break;
 8003116:	e064      	b.n	80031e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68b9      	ldr	r1, [r7, #8]
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fa6c 	bl	80035fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699a      	ldr	r2, [r3, #24]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6999      	ldr	r1, [r3, #24]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	021a      	lsls	r2, r3, #8
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	619a      	str	r2, [r3, #24]
      break;
 8003158:	e043      	b.n	80031e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68b9      	ldr	r1, [r7, #8]
 8003160:	4618      	mov	r0, r3
 8003162:	f000 fab5 	bl	80036d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69da      	ldr	r2, [r3, #28]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0208 	orr.w	r2, r2, #8
 8003174:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	69da      	ldr	r2, [r3, #28]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f022 0204 	bic.w	r2, r2, #4
 8003184:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	69d9      	ldr	r1, [r3, #28]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	430a      	orrs	r2, r1
 8003196:	61da      	str	r2, [r3, #28]
      break;
 8003198:	e023      	b.n	80031e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	68b9      	ldr	r1, [r7, #8]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f000 faff 	bl	80037a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	69da      	ldr	r2, [r3, #28]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	69da      	ldr	r2, [r3, #28]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	69d9      	ldr	r1, [r3, #28]
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	021a      	lsls	r2, r3, #8
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	61da      	str	r2, [r3, #28]
      break;
 80031da:	e002      	b.n	80031e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	75fb      	strb	r3, [r7, #23]
      break;
 80031e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003208:	2b01      	cmp	r3, #1
 800320a:	d101      	bne.n	8003210 <HAL_TIM_ConfigClockSource+0x1c>
 800320c:	2302      	movs	r3, #2
 800320e:	e0b4      	b.n	800337a <HAL_TIM_ConfigClockSource+0x186>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800322e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003236:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003248:	d03e      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0xd4>
 800324a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800324e:	f200 8087 	bhi.w	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003252:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003256:	f000 8086 	beq.w	8003366 <HAL_TIM_ConfigClockSource+0x172>
 800325a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800325e:	d87f      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003260:	2b70      	cmp	r3, #112	@ 0x70
 8003262:	d01a      	beq.n	800329a <HAL_TIM_ConfigClockSource+0xa6>
 8003264:	2b70      	cmp	r3, #112	@ 0x70
 8003266:	d87b      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003268:	2b60      	cmp	r3, #96	@ 0x60
 800326a:	d050      	beq.n	800330e <HAL_TIM_ConfigClockSource+0x11a>
 800326c:	2b60      	cmp	r3, #96	@ 0x60
 800326e:	d877      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003270:	2b50      	cmp	r3, #80	@ 0x50
 8003272:	d03c      	beq.n	80032ee <HAL_TIM_ConfigClockSource+0xfa>
 8003274:	2b50      	cmp	r3, #80	@ 0x50
 8003276:	d873      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003278:	2b40      	cmp	r3, #64	@ 0x40
 800327a:	d058      	beq.n	800332e <HAL_TIM_ConfigClockSource+0x13a>
 800327c:	2b40      	cmp	r3, #64	@ 0x40
 800327e:	d86f      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003280:	2b30      	cmp	r3, #48	@ 0x30
 8003282:	d064      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x15a>
 8003284:	2b30      	cmp	r3, #48	@ 0x30
 8003286:	d86b      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003288:	2b20      	cmp	r3, #32
 800328a:	d060      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x15a>
 800328c:	2b20      	cmp	r3, #32
 800328e:	d867      	bhi.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
 8003290:	2b00      	cmp	r3, #0
 8003292:	d05c      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x15a>
 8003294:	2b10      	cmp	r3, #16
 8003296:	d05a      	beq.n	800334e <HAL_TIM_ConfigClockSource+0x15a>
 8003298:	e062      	b.n	8003360 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032aa:	f000 fc4d 	bl	8003b48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80032bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	609a      	str	r2, [r3, #8]
      break;
 80032c6:	e04f      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80032d8:	f000 fc36 	bl	8003b48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689a      	ldr	r2, [r3, #8]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032ea:	609a      	str	r2, [r3, #8]
      break;
 80032ec:	e03c      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032fa:	461a      	mov	r2, r3
 80032fc:	f000 fafa 	bl	80038f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2150      	movs	r1, #80	@ 0x50
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fc04 	bl	8003b14 <TIM_ITRx_SetConfig>
      break;
 800330c:	e02c      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800331a:	461a      	mov	r2, r3
 800331c:	f000 fb54 	bl	80039c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2160      	movs	r1, #96	@ 0x60
 8003326:	4618      	mov	r0, r3
 8003328:	f000 fbf4 	bl	8003b14 <TIM_ITRx_SetConfig>
      break;
 800332c:	e01c      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800333a:	461a      	mov	r2, r3
 800333c:	f000 fada 	bl	80038f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2140      	movs	r1, #64	@ 0x40
 8003346:	4618      	mov	r0, r3
 8003348:	f000 fbe4 	bl	8003b14 <TIM_ITRx_SetConfig>
      break;
 800334c:	e00c      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4619      	mov	r1, r3
 8003358:	4610      	mov	r0, r2
 800335a:	f000 fbdb 	bl	8003b14 <TIM_ITRx_SetConfig>
      break;
 800335e:	e003      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	73fb      	strb	r3, [r7, #15]
      break;
 8003364:	e000      	b.n	8003368 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003366:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003378:	7bfb      	ldrb	r3, [r7, #15]
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
	...

08003384 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	2b0c      	cmp	r3, #12
 8003396:	d831      	bhi.n	80033fc <HAL_TIM_ReadCapturedValue+0x78>
 8003398:	a201      	add	r2, pc, #4	@ (adr r2, 80033a0 <HAL_TIM_ReadCapturedValue+0x1c>)
 800339a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339e:	bf00      	nop
 80033a0:	080033d5 	.word	0x080033d5
 80033a4:	080033fd 	.word	0x080033fd
 80033a8:	080033fd 	.word	0x080033fd
 80033ac:	080033fd 	.word	0x080033fd
 80033b0:	080033df 	.word	0x080033df
 80033b4:	080033fd 	.word	0x080033fd
 80033b8:	080033fd 	.word	0x080033fd
 80033bc:	080033fd 	.word	0x080033fd
 80033c0:	080033e9 	.word	0x080033e9
 80033c4:	080033fd 	.word	0x080033fd
 80033c8:	080033fd 	.word	0x080033fd
 80033cc:	080033fd 	.word	0x080033fd
 80033d0:	080033f3 	.word	0x080033f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033da:	60fb      	str	r3, [r7, #12]

      break;
 80033dc:	e00f      	b.n	80033fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e4:	60fb      	str	r3, [r7, #12]

      break;
 80033e6:	e00a      	b.n	80033fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033ee:	60fb      	str	r3, [r7, #12]

      break;
 80033f0:	e005      	b.n	80033fe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	60fb      	str	r3, [r7, #12]

      break;
 80033fa:	e000      	b.n	80033fe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80033fc:	bf00      	nop
  }

  return tmpreg;
 80033fe:	68fb      	ldr	r3, [r7, #12]
}
 8003400:	4618      	mov	r0, r3
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop

0800340c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr

0800341e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003426:	bf00      	nop
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	bc80      	pop	{r7}
 800342e:	4770      	bx	lr

08003430 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	bc80      	pop	{r7}
 8003440:	4770      	bx	lr

08003442 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800344a:	bf00      	nop
 800344c:	370c      	adds	r7, #12
 800344e:	46bd      	mov	sp, r7
 8003450:	bc80      	pop	{r7}
 8003452:	4770      	bx	lr

08003454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a2f      	ldr	r2, [pc, #188]	@ (8003524 <TIM_Base_SetConfig+0xd0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d00b      	beq.n	8003484 <TIM_Base_SetConfig+0x30>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003472:	d007      	beq.n	8003484 <TIM_Base_SetConfig+0x30>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a2c      	ldr	r2, [pc, #176]	@ (8003528 <TIM_Base_SetConfig+0xd4>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d003      	beq.n	8003484 <TIM_Base_SetConfig+0x30>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a2b      	ldr	r2, [pc, #172]	@ (800352c <TIM_Base_SetConfig+0xd8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d108      	bne.n	8003496 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800348a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	4313      	orrs	r3, r2
 8003494:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a22      	ldr	r2, [pc, #136]	@ (8003524 <TIM_Base_SetConfig+0xd0>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d00b      	beq.n	80034b6 <TIM_Base_SetConfig+0x62>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034a4:	d007      	beq.n	80034b6 <TIM_Base_SetConfig+0x62>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003528 <TIM_Base_SetConfig+0xd4>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d003      	beq.n	80034b6 <TIM_Base_SetConfig+0x62>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a1e      	ldr	r2, [pc, #120]	@ (800352c <TIM_Base_SetConfig+0xd8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d108      	bne.n	80034c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a0d      	ldr	r2, [pc, #52]	@ (8003524 <TIM_Base_SetConfig+0xd0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d103      	bne.n	80034fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d005      	beq.n	800351a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f023 0201 	bic.w	r2, r3, #1
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	611a      	str	r2, [r3, #16]
  }
}
 800351a:	bf00      	nop
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	40012c00 	.word	0x40012c00
 8003528:	40000400 	.word	0x40000400
 800352c:	40000800 	.word	0x40000800

08003530 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003530:	b480      	push	{r7}
 8003532:	b087      	sub	sp, #28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a1b      	ldr	r3, [r3, #32]
 800353e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	f023 0201 	bic.w	r2, r3, #1
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800355e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	f023 0303 	bic.w	r3, r3, #3
 8003566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	4313      	orrs	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f023 0302 	bic.w	r3, r3, #2
 8003578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <TIM_OC1_SetConfig+0xc8>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d10c      	bne.n	80035a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	f023 0308 	bic.w	r3, r3, #8
 8003592:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	697a      	ldr	r2, [r7, #20]
 800359a:	4313      	orrs	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f023 0304 	bic.w	r3, r3, #4
 80035a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a13      	ldr	r2, [pc, #76]	@ (80035f8 <TIM_OC1_SetConfig+0xc8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d111      	bne.n	80035d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80035bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685a      	ldr	r2, [r3, #4]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	621a      	str	r2, [r3, #32]
}
 80035ec:	bf00      	nop
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	40012c00 	.word	0x40012c00

080035fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	f023 0210 	bic.w	r2, r3, #16
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800362a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	021b      	lsls	r3, r3, #8
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	4313      	orrs	r3, r2
 800363e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f023 0320 	bic.w	r3, r3, #32
 8003646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	4313      	orrs	r3, r2
 8003652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a1d      	ldr	r2, [pc, #116]	@ (80036cc <TIM_OC2_SetConfig+0xd0>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d10d      	bne.n	8003678 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	697a      	ldr	r2, [r7, #20]
 800366c:	4313      	orrs	r3, r2
 800366e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003676:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a14      	ldr	r2, [pc, #80]	@ (80036cc <TIM_OC2_SetConfig+0xd0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d113      	bne.n	80036a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003686:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800368e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	4313      	orrs	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68fa      	ldr	r2, [r7, #12]
 80036b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	621a      	str	r2, [r3, #32]
}
 80036c2:	bf00      	nop
 80036c4:	371c      	adds	r7, #28
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr
 80036cc:	40012c00 	.word	0x40012c00

080036d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f023 0303 	bic.w	r3, r3, #3
 8003706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4313      	orrs	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003718:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	697a      	ldr	r2, [r7, #20]
 8003722:	4313      	orrs	r3, r2
 8003724:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a1d      	ldr	r2, [pc, #116]	@ (80037a0 <TIM_OC3_SetConfig+0xd0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d10d      	bne.n	800374a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	021b      	lsls	r3, r3, #8
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4313      	orrs	r3, r2
 8003740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a14      	ldr	r2, [pc, #80]	@ (80037a0 <TIM_OC3_SetConfig+0xd0>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d113      	bne.n	800377a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003758:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003760:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	621a      	str	r2, [r3, #32]
}
 8003794:	bf00      	nop
 8003796:	371c      	adds	r7, #28
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	40012c00 	.word	0x40012c00

080037a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	021b      	lsls	r3, r3, #8
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80037ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	031b      	lsls	r3, r3, #12
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a0f      	ldr	r2, [pc, #60]	@ (800383c <TIM_OC4_SetConfig+0x98>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d109      	bne.n	8003818 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800380a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	019b      	lsls	r3, r3, #6
 8003812:	697a      	ldr	r2, [r7, #20]
 8003814:	4313      	orrs	r3, r2
 8003816:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	697a      	ldr	r2, [r7, #20]
 800381c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68fa      	ldr	r2, [r7, #12]
 8003822:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr
 800383c:	40012c00 	.word	0x40012c00

08003840 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003840:	b480      	push	{r7}
 8003842:	b087      	sub	sp, #28
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
 800384c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f023 0201 	bic.w	r2, r3, #1
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4a1f      	ldr	r2, [pc, #124]	@ (80038e8 <TIM_TI1_SetConfig+0xa8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00b      	beq.n	8003886 <TIM_TI1_SetConfig+0x46>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003874:	d007      	beq.n	8003886 <TIM_TI1_SetConfig+0x46>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a1c      	ldr	r2, [pc, #112]	@ (80038ec <TIM_TI1_SetConfig+0xac>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d003      	beq.n	8003886 <TIM_TI1_SetConfig+0x46>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4a1b      	ldr	r2, [pc, #108]	@ (80038f0 <TIM_TI1_SetConfig+0xb0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d101      	bne.n	800388a <TIM_TI1_SetConfig+0x4a>
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <TIM_TI1_SetConfig+0x4c>
 800388a:	2300      	movs	r3, #0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d008      	beq.n	80038a2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f023 0303 	bic.w	r3, r3, #3
 8003896:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4313      	orrs	r3, r2
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e003      	b.n	80038aa <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f043 0301 	orr.w	r3, r3, #1
 80038a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	011b      	lsls	r3, r3, #4
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	f023 030a 	bic.w	r3, r3, #10
 80038c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	f003 030a 	and.w	r3, r3, #10
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	621a      	str	r2, [r3, #32]
}
 80038de:	bf00      	nop
 80038e0:	371c      	adds	r7, #28
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr
 80038e8:	40012c00 	.word	0x40012c00
 80038ec:	40000400 	.word	0x40000400
 80038f0:	40000800 	.word	0x40000800

080038f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	f023 0201 	bic.w	r2, r3, #1
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800391e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4313      	orrs	r3, r2
 8003928:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f023 030a 	bic.w	r3, r3, #10
 8003930:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003932:	697a      	ldr	r2, [r7, #20]
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	4313      	orrs	r3, r2
 8003938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	621a      	str	r2, [r3, #32]
}
 8003946:	bf00      	nop
 8003948:	371c      	adds	r7, #28
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr

08003950 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003950:	b480      	push	{r7}
 8003952:	b087      	sub	sp, #28
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]
 800395c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	f023 0210 	bic.w	r2, r3, #16
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800397c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800398e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	031b      	lsls	r3, r3, #12
 8003994:	b29b      	uxth	r3, r3
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	4313      	orrs	r3, r2
 800399a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039a2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	621a      	str	r2, [r3, #32]
}
 80039be:	bf00      	nop
 80039c0:	371c      	adds	r7, #28
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bc80      	pop	{r7}
 80039c6:	4770      	bx	lr

080039c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b087      	sub	sp, #28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	f023 0210 	bic.w	r2, r3, #16
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	031b      	lsls	r3, r3, #12
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003a04:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	697a      	ldr	r2, [r7, #20]
 8003a1a:	621a      	str	r2, [r3, #32]
}
 8003a1c:	bf00      	nop
 8003a1e:	371c      	adds	r7, #28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b087      	sub	sp, #28
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	607a      	str	r2, [r7, #4]
 8003a32:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	f023 0303 	bic.w	r3, r3, #3
 8003a52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003a54:	693a      	ldr	r2, [r7, #16]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a62:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a76:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	021b      	lsls	r3, r3, #8
 8003a7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	621a      	str	r2, [r3, #32]
}
 8003a92:	bf00      	nop
 8003a94:	371c      	adds	r7, #28
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr

08003a9c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
 8003aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ac8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	021b      	lsls	r3, r3, #8
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ada:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	031b      	lsls	r3, r3, #12
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003aee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	031b      	lsls	r3, r3, #12
 8003af4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	621a      	str	r2, [r3, #32]
}
 8003b0a:	bf00      	nop
 8003b0c:	371c      	adds	r7, #28
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr

08003b14 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b2a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f043 0307 	orr.w	r3, r3, #7
 8003b36:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	609a      	str	r2, [r3, #8]
}
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	021a      	lsls	r2, r3, #8
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	609a      	str	r2, [r3, #8]
}
 8003b7c:	bf00      	nop
 8003b7e:	371c      	adds	r7, #28
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bc80      	pop	{r7}
 8003b84:	4770      	bx	lr

08003b86 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b087      	sub	sp, #28
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	2201      	movs	r2, #1
 8003b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6a1a      	ldr	r2, [r3, #32]
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	401a      	ands	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6a1a      	ldr	r2, [r3, #32]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f003 031f 	and.w	r3, r3, #31
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	fa01 f303 	lsl.w	r3, r1, r3
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	621a      	str	r2, [r3, #32]
}
 8003bc4:	bf00      	nop
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
	...

08003bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b085      	sub	sp, #20
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e046      	b.n	8003c76 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a16      	ldr	r2, [pc, #88]	@ (8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00e      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c34:	d009      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a12      	ldr	r2, [pc, #72]	@ (8003c84 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d004      	beq.n	8003c4a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a10      	ldr	r2, [pc, #64]	@ (8003c88 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d10c      	bne.n	8003c64 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr
 8003c80:	40012c00 	.word	0x40012c00
 8003c84:	40000400 	.word	0x40000400
 8003c88:	40000800 	.word	0x40000800

08003c8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr

08003c9e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e042      	b.n	8003d48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fcea 	bl	80016b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2224      	movs	r2, #36	@ 0x24
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f971 	bl	8003fdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	695a      	ldr	r2, [r3, #20]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b08a      	sub	sp, #40	@ 0x28
 8003d54:	af02      	add	r7, sp, #8
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	603b      	str	r3, [r7, #0]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b20      	cmp	r3, #32
 8003d6e:	d175      	bne.n	8003e5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d002      	beq.n	8003d7c <HAL_UART_Transmit+0x2c>
 8003d76:	88fb      	ldrh	r3, [r7, #6]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e06e      	b.n	8003e5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2221      	movs	r2, #33	@ 0x21
 8003d8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d8e:	f7fd fe57 	bl	8001a40 <HAL_GetTick>
 8003d92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88fa      	ldrh	r2, [r7, #6]
 8003d98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	88fa      	ldrh	r2, [r7, #6]
 8003d9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da8:	d108      	bne.n	8003dbc <HAL_UART_Transmit+0x6c>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d104      	bne.n	8003dbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	e003      	b.n	8003dc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dc4:	e02e      	b.n	8003e24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	9300      	str	r3, [sp, #0]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	2180      	movs	r1, #128	@ 0x80
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	f000 f848 	bl	8003e66 <UART_WaitOnFlagUntilTimeout>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2220      	movs	r2, #32
 8003de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e03a      	b.n	8003e5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	881b      	ldrh	r3, [r3, #0]
 8003df2:	461a      	mov	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	3302      	adds	r3, #2
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	e007      	b.n	8003e16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	3301      	adds	r3, #1
 8003e14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1cb      	bne.n	8003dc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	9300      	str	r3, [sp, #0]
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	2200      	movs	r2, #0
 8003e36:	2140      	movs	r1, #64	@ 0x40
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f814 	bl	8003e66 <UART_WaitOnFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e006      	b.n	8003e5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3720      	adds	r7, #32
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b086      	sub	sp, #24
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	60f8      	str	r0, [r7, #12]
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	603b      	str	r3, [r7, #0]
 8003e72:	4613      	mov	r3, r2
 8003e74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e76:	e03b      	b.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e78:	6a3b      	ldr	r3, [r7, #32]
 8003e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7e:	d037      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e80:	f7fd fdde 	bl	8001a40 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	6a3a      	ldr	r2, [r7, #32]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d302      	bcc.n	8003e96 <UART_WaitOnFlagUntilTimeout+0x30>
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e03a      	b.n	8003f10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d023      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b80      	cmp	r3, #128	@ 0x80
 8003eac:	d020      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b40      	cmp	r3, #64	@ 0x40
 8003eb2:	d01d      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b08      	cmp	r3, #8
 8003ec0:	d116      	bne.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	617b      	str	r3, [r7, #20]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 f81d 	bl	8003f18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2208      	movs	r2, #8
 8003ee2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	e00f      	b.n	8003f10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	bf0c      	ite	eq
 8003f00:	2301      	moveq	r3, #1
 8003f02:	2300      	movne	r3, #0
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	461a      	mov	r2, r3
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d0b4      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3718      	adds	r7, #24
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b095      	sub	sp, #84	@ 0x54
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	330c      	adds	r3, #12
 8003f26:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	330c      	adds	r3, #12
 8003f3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f40:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f48:	e841 2300 	strex	r3, r2, [r1]
 8003f4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1e5      	bne.n	8003f20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	3314      	adds	r3, #20
 8003f5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5c:	6a3b      	ldr	r3, [r7, #32]
 8003f5e:	e853 3f00 	ldrex	r3, [r3]
 8003f62:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	f023 0301 	bic.w	r3, r3, #1
 8003f6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3314      	adds	r3, #20
 8003f72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f7c:	e841 2300 	strex	r3, r2, [r1]
 8003f80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d1e5      	bne.n	8003f54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d119      	bne.n	8003fc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	330c      	adds	r3, #12
 8003f96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	e853 3f00 	ldrex	r3, [r3]
 8003f9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	f023 0310 	bic.w	r3, r3, #16
 8003fa6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fb0:	61ba      	str	r2, [r7, #24]
 8003fb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb4:	6979      	ldr	r1, [r7, #20]
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	e841 2300 	strex	r3, r2, [r1]
 8003fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1e5      	bne.n	8003f90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fd2:	bf00      	nop
 8003fd4:	3754      	adds	r7, #84	@ 0x54
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bc80      	pop	{r7}
 8003fda:	4770      	bx	lr

08003fdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004016:	f023 030c 	bic.w	r3, r3, #12
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	68b9      	ldr	r1, [r7, #8]
 8004020:	430b      	orrs	r3, r1
 8004022:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699a      	ldr	r2, [r3, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a2c      	ldr	r2, [pc, #176]	@ (80040f0 <UART_SetConfig+0x114>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d103      	bne.n	800404c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004044:	f7fe fbb2 	bl	80027ac <HAL_RCC_GetPCLK2Freq>
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	e002      	b.n	8004052 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800404c:	f7fe fb9a 	bl	8002784 <HAL_RCC_GetPCLK1Freq>
 8004050:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4613      	mov	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4413      	add	r3, r2
 800405a:	009a      	lsls	r2, r3, #2
 800405c:	441a      	add	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	fbb2 f3f3 	udiv	r3, r2, r3
 8004068:	4a22      	ldr	r2, [pc, #136]	@ (80040f4 <UART_SetConfig+0x118>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	0119      	lsls	r1, r3, #4
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	441a      	add	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	fbb2 f2f3 	udiv	r2, r2, r3
 8004088:	4b1a      	ldr	r3, [pc, #104]	@ (80040f4 <UART_SetConfig+0x118>)
 800408a:	fba3 0302 	umull	r0, r3, r3, r2
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	2064      	movs	r0, #100	@ 0x64
 8004092:	fb00 f303 	mul.w	r3, r0, r3
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	3332      	adds	r3, #50	@ 0x32
 800409c:	4a15      	ldr	r2, [pc, #84]	@ (80040f4 <UART_SetConfig+0x118>)
 800409e:	fba2 2303 	umull	r2, r3, r2, r3
 80040a2:	095b      	lsrs	r3, r3, #5
 80040a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040a8:	4419      	add	r1, r3
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4613      	mov	r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	4413      	add	r3, r2
 80040b2:	009a      	lsls	r2, r3, #2
 80040b4:	441a      	add	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c0:	4b0c      	ldr	r3, [pc, #48]	@ (80040f4 <UART_SetConfig+0x118>)
 80040c2:	fba3 0302 	umull	r0, r3, r3, r2
 80040c6:	095b      	lsrs	r3, r3, #5
 80040c8:	2064      	movs	r0, #100	@ 0x64
 80040ca:	fb00 f303 	mul.w	r3, r0, r3
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	3332      	adds	r3, #50	@ 0x32
 80040d4:	4a07      	ldr	r2, [pc, #28]	@ (80040f4 <UART_SetConfig+0x118>)
 80040d6:	fba2 2303 	umull	r2, r3, r2, r3
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	f003 020f 	and.w	r2, r3, #15
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	440a      	add	r2, r1
 80040e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80040e8:	bf00      	nop
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	40013800 	.word	0x40013800
 80040f4:	51eb851f 	.word	0x51eb851f

080040f8 <__cvt>:
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040fe:	461d      	mov	r5, r3
 8004100:	bfbb      	ittet	lt
 8004102:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004106:	461d      	movlt	r5, r3
 8004108:	2300      	movge	r3, #0
 800410a:	232d      	movlt	r3, #45	@ 0x2d
 800410c:	b088      	sub	sp, #32
 800410e:	4614      	mov	r4, r2
 8004110:	bfb8      	it	lt
 8004112:	4614      	movlt	r4, r2
 8004114:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004116:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004118:	7013      	strb	r3, [r2, #0]
 800411a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800411c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004120:	f023 0820 	bic.w	r8, r3, #32
 8004124:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004128:	d005      	beq.n	8004136 <__cvt+0x3e>
 800412a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800412e:	d100      	bne.n	8004132 <__cvt+0x3a>
 8004130:	3601      	adds	r6, #1
 8004132:	2302      	movs	r3, #2
 8004134:	e000      	b.n	8004138 <__cvt+0x40>
 8004136:	2303      	movs	r3, #3
 8004138:	aa07      	add	r2, sp, #28
 800413a:	9204      	str	r2, [sp, #16]
 800413c:	aa06      	add	r2, sp, #24
 800413e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004142:	e9cd 3600 	strd	r3, r6, [sp]
 8004146:	4622      	mov	r2, r4
 8004148:	462b      	mov	r3, r5
 800414a:	f001 f88d 	bl	8005268 <_dtoa_r>
 800414e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004152:	4607      	mov	r7, r0
 8004154:	d119      	bne.n	800418a <__cvt+0x92>
 8004156:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004158:	07db      	lsls	r3, r3, #31
 800415a:	d50e      	bpl.n	800417a <__cvt+0x82>
 800415c:	eb00 0906 	add.w	r9, r0, r6
 8004160:	2200      	movs	r2, #0
 8004162:	2300      	movs	r3, #0
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc fc1e 	bl	80009a8 <__aeabi_dcmpeq>
 800416c:	b108      	cbz	r0, 8004172 <__cvt+0x7a>
 800416e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004172:	2230      	movs	r2, #48	@ 0x30
 8004174:	9b07      	ldr	r3, [sp, #28]
 8004176:	454b      	cmp	r3, r9
 8004178:	d31e      	bcc.n	80041b8 <__cvt+0xc0>
 800417a:	4638      	mov	r0, r7
 800417c:	9b07      	ldr	r3, [sp, #28]
 800417e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004180:	1bdb      	subs	r3, r3, r7
 8004182:	6013      	str	r3, [r2, #0]
 8004184:	b008      	add	sp, #32
 8004186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800418a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800418e:	eb00 0906 	add.w	r9, r0, r6
 8004192:	d1e5      	bne.n	8004160 <__cvt+0x68>
 8004194:	7803      	ldrb	r3, [r0, #0]
 8004196:	2b30      	cmp	r3, #48	@ 0x30
 8004198:	d10a      	bne.n	80041b0 <__cvt+0xb8>
 800419a:	2200      	movs	r2, #0
 800419c:	2300      	movs	r3, #0
 800419e:	4620      	mov	r0, r4
 80041a0:	4629      	mov	r1, r5
 80041a2:	f7fc fc01 	bl	80009a8 <__aeabi_dcmpeq>
 80041a6:	b918      	cbnz	r0, 80041b0 <__cvt+0xb8>
 80041a8:	f1c6 0601 	rsb	r6, r6, #1
 80041ac:	f8ca 6000 	str.w	r6, [sl]
 80041b0:	f8da 3000 	ldr.w	r3, [sl]
 80041b4:	4499      	add	r9, r3
 80041b6:	e7d3      	b.n	8004160 <__cvt+0x68>
 80041b8:	1c59      	adds	r1, r3, #1
 80041ba:	9107      	str	r1, [sp, #28]
 80041bc:	701a      	strb	r2, [r3, #0]
 80041be:	e7d9      	b.n	8004174 <__cvt+0x7c>

080041c0 <__exponent>:
 80041c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041c2:	2900      	cmp	r1, #0
 80041c4:	bfb6      	itet	lt
 80041c6:	232d      	movlt	r3, #45	@ 0x2d
 80041c8:	232b      	movge	r3, #43	@ 0x2b
 80041ca:	4249      	neglt	r1, r1
 80041cc:	2909      	cmp	r1, #9
 80041ce:	7002      	strb	r2, [r0, #0]
 80041d0:	7043      	strb	r3, [r0, #1]
 80041d2:	dd29      	ble.n	8004228 <__exponent+0x68>
 80041d4:	f10d 0307 	add.w	r3, sp, #7
 80041d8:	461d      	mov	r5, r3
 80041da:	270a      	movs	r7, #10
 80041dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80041e0:	461a      	mov	r2, r3
 80041e2:	fb07 1416 	mls	r4, r7, r6, r1
 80041e6:	3430      	adds	r4, #48	@ 0x30
 80041e8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80041ec:	460c      	mov	r4, r1
 80041ee:	2c63      	cmp	r4, #99	@ 0x63
 80041f0:	4631      	mov	r1, r6
 80041f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80041f6:	dcf1      	bgt.n	80041dc <__exponent+0x1c>
 80041f8:	3130      	adds	r1, #48	@ 0x30
 80041fa:	1e94      	subs	r4, r2, #2
 80041fc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004200:	4623      	mov	r3, r4
 8004202:	1c41      	adds	r1, r0, #1
 8004204:	42ab      	cmp	r3, r5
 8004206:	d30a      	bcc.n	800421e <__exponent+0x5e>
 8004208:	f10d 0309 	add.w	r3, sp, #9
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	42ac      	cmp	r4, r5
 8004210:	bf88      	it	hi
 8004212:	2300      	movhi	r3, #0
 8004214:	3302      	adds	r3, #2
 8004216:	4403      	add	r3, r0
 8004218:	1a18      	subs	r0, r3, r0
 800421a:	b003      	add	sp, #12
 800421c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800421e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004222:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004226:	e7ed      	b.n	8004204 <__exponent+0x44>
 8004228:	2330      	movs	r3, #48	@ 0x30
 800422a:	3130      	adds	r1, #48	@ 0x30
 800422c:	7083      	strb	r3, [r0, #2]
 800422e:	70c1      	strb	r1, [r0, #3]
 8004230:	1d03      	adds	r3, r0, #4
 8004232:	e7f1      	b.n	8004218 <__exponent+0x58>

08004234 <_printf_float>:
 8004234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004238:	b091      	sub	sp, #68	@ 0x44
 800423a:	460c      	mov	r4, r1
 800423c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004240:	4616      	mov	r6, r2
 8004242:	461f      	mov	r7, r3
 8004244:	4605      	mov	r5, r0
 8004246:	f000 fefd 	bl	8005044 <_localeconv_r>
 800424a:	6803      	ldr	r3, [r0, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	9308      	str	r3, [sp, #32]
 8004250:	f7fb ff7e 	bl	8000150 <strlen>
 8004254:	2300      	movs	r3, #0
 8004256:	930e      	str	r3, [sp, #56]	@ 0x38
 8004258:	f8d8 3000 	ldr.w	r3, [r8]
 800425c:	9009      	str	r0, [sp, #36]	@ 0x24
 800425e:	3307      	adds	r3, #7
 8004260:	f023 0307 	bic.w	r3, r3, #7
 8004264:	f103 0208 	add.w	r2, r3, #8
 8004268:	f894 a018 	ldrb.w	sl, [r4, #24]
 800426c:	f8d4 b000 	ldr.w	fp, [r4]
 8004270:	f8c8 2000 	str.w	r2, [r8]
 8004274:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004278:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800427c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800427e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004282:	f04f 32ff 	mov.w	r2, #4294967295
 8004286:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800428a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800428e:	4b9c      	ldr	r3, [pc, #624]	@ (8004500 <_printf_float+0x2cc>)
 8004290:	f7fc fbbc 	bl	8000a0c <__aeabi_dcmpun>
 8004294:	bb70      	cbnz	r0, 80042f4 <_printf_float+0xc0>
 8004296:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800429a:	f04f 32ff 	mov.w	r2, #4294967295
 800429e:	4b98      	ldr	r3, [pc, #608]	@ (8004500 <_printf_float+0x2cc>)
 80042a0:	f7fc fb96 	bl	80009d0 <__aeabi_dcmple>
 80042a4:	bb30      	cbnz	r0, 80042f4 <_printf_float+0xc0>
 80042a6:	2200      	movs	r2, #0
 80042a8:	2300      	movs	r3, #0
 80042aa:	4640      	mov	r0, r8
 80042ac:	4649      	mov	r1, r9
 80042ae:	f7fc fb85 	bl	80009bc <__aeabi_dcmplt>
 80042b2:	b110      	cbz	r0, 80042ba <_printf_float+0x86>
 80042b4:	232d      	movs	r3, #45	@ 0x2d
 80042b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042ba:	4a92      	ldr	r2, [pc, #584]	@ (8004504 <_printf_float+0x2d0>)
 80042bc:	4b92      	ldr	r3, [pc, #584]	@ (8004508 <_printf_float+0x2d4>)
 80042be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80042c2:	bf8c      	ite	hi
 80042c4:	4690      	movhi	r8, r2
 80042c6:	4698      	movls	r8, r3
 80042c8:	2303      	movs	r3, #3
 80042ca:	f04f 0900 	mov.w	r9, #0
 80042ce:	6123      	str	r3, [r4, #16]
 80042d0:	f02b 0304 	bic.w	r3, fp, #4
 80042d4:	6023      	str	r3, [r4, #0]
 80042d6:	4633      	mov	r3, r6
 80042d8:	4621      	mov	r1, r4
 80042da:	4628      	mov	r0, r5
 80042dc:	9700      	str	r7, [sp, #0]
 80042de:	aa0f      	add	r2, sp, #60	@ 0x3c
 80042e0:	f000 f9d4 	bl	800468c <_printf_common>
 80042e4:	3001      	adds	r0, #1
 80042e6:	f040 8090 	bne.w	800440a <_printf_float+0x1d6>
 80042ea:	f04f 30ff 	mov.w	r0, #4294967295
 80042ee:	b011      	add	sp, #68	@ 0x44
 80042f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042f4:	4642      	mov	r2, r8
 80042f6:	464b      	mov	r3, r9
 80042f8:	4640      	mov	r0, r8
 80042fa:	4649      	mov	r1, r9
 80042fc:	f7fc fb86 	bl	8000a0c <__aeabi_dcmpun>
 8004300:	b148      	cbz	r0, 8004316 <_printf_float+0xe2>
 8004302:	464b      	mov	r3, r9
 8004304:	2b00      	cmp	r3, #0
 8004306:	bfb8      	it	lt
 8004308:	232d      	movlt	r3, #45	@ 0x2d
 800430a:	4a80      	ldr	r2, [pc, #512]	@ (800450c <_printf_float+0x2d8>)
 800430c:	bfb8      	it	lt
 800430e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004312:	4b7f      	ldr	r3, [pc, #508]	@ (8004510 <_printf_float+0x2dc>)
 8004314:	e7d3      	b.n	80042be <_printf_float+0x8a>
 8004316:	6863      	ldr	r3, [r4, #4]
 8004318:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800431c:	1c5a      	adds	r2, r3, #1
 800431e:	d13f      	bne.n	80043a0 <_printf_float+0x16c>
 8004320:	2306      	movs	r3, #6
 8004322:	6063      	str	r3, [r4, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800432a:	6023      	str	r3, [r4, #0]
 800432c:	9206      	str	r2, [sp, #24]
 800432e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004330:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004334:	aa0d      	add	r2, sp, #52	@ 0x34
 8004336:	9203      	str	r2, [sp, #12]
 8004338:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800433c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004340:	6863      	ldr	r3, [r4, #4]
 8004342:	4642      	mov	r2, r8
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	4628      	mov	r0, r5
 8004348:	464b      	mov	r3, r9
 800434a:	910a      	str	r1, [sp, #40]	@ 0x28
 800434c:	f7ff fed4 	bl	80040f8 <__cvt>
 8004350:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004352:	4680      	mov	r8, r0
 8004354:	2947      	cmp	r1, #71	@ 0x47
 8004356:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004358:	d128      	bne.n	80043ac <_printf_float+0x178>
 800435a:	1cc8      	adds	r0, r1, #3
 800435c:	db02      	blt.n	8004364 <_printf_float+0x130>
 800435e:	6863      	ldr	r3, [r4, #4]
 8004360:	4299      	cmp	r1, r3
 8004362:	dd40      	ble.n	80043e6 <_printf_float+0x1b2>
 8004364:	f1aa 0a02 	sub.w	sl, sl, #2
 8004368:	fa5f fa8a 	uxtb.w	sl, sl
 800436c:	4652      	mov	r2, sl
 800436e:	3901      	subs	r1, #1
 8004370:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004374:	910d      	str	r1, [sp, #52]	@ 0x34
 8004376:	f7ff ff23 	bl	80041c0 <__exponent>
 800437a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800437c:	4681      	mov	r9, r0
 800437e:	1813      	adds	r3, r2, r0
 8004380:	2a01      	cmp	r2, #1
 8004382:	6123      	str	r3, [r4, #16]
 8004384:	dc02      	bgt.n	800438c <_printf_float+0x158>
 8004386:	6822      	ldr	r2, [r4, #0]
 8004388:	07d2      	lsls	r2, r2, #31
 800438a:	d501      	bpl.n	8004390 <_printf_float+0x15c>
 800438c:	3301      	adds	r3, #1
 800438e:	6123      	str	r3, [r4, #16]
 8004390:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004394:	2b00      	cmp	r3, #0
 8004396:	d09e      	beq.n	80042d6 <_printf_float+0xa2>
 8004398:	232d      	movs	r3, #45	@ 0x2d
 800439a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800439e:	e79a      	b.n	80042d6 <_printf_float+0xa2>
 80043a0:	2947      	cmp	r1, #71	@ 0x47
 80043a2:	d1bf      	bne.n	8004324 <_printf_float+0xf0>
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d1bd      	bne.n	8004324 <_printf_float+0xf0>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e7ba      	b.n	8004322 <_printf_float+0xee>
 80043ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80043b0:	d9dc      	bls.n	800436c <_printf_float+0x138>
 80043b2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80043b6:	d118      	bne.n	80043ea <_printf_float+0x1b6>
 80043b8:	2900      	cmp	r1, #0
 80043ba:	6863      	ldr	r3, [r4, #4]
 80043bc:	dd0b      	ble.n	80043d6 <_printf_float+0x1a2>
 80043be:	6121      	str	r1, [r4, #16]
 80043c0:	b913      	cbnz	r3, 80043c8 <_printf_float+0x194>
 80043c2:	6822      	ldr	r2, [r4, #0]
 80043c4:	07d0      	lsls	r0, r2, #31
 80043c6:	d502      	bpl.n	80043ce <_printf_float+0x19a>
 80043c8:	3301      	adds	r3, #1
 80043ca:	440b      	add	r3, r1
 80043cc:	6123      	str	r3, [r4, #16]
 80043ce:	f04f 0900 	mov.w	r9, #0
 80043d2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80043d4:	e7dc      	b.n	8004390 <_printf_float+0x15c>
 80043d6:	b913      	cbnz	r3, 80043de <_printf_float+0x1aa>
 80043d8:	6822      	ldr	r2, [r4, #0]
 80043da:	07d2      	lsls	r2, r2, #31
 80043dc:	d501      	bpl.n	80043e2 <_printf_float+0x1ae>
 80043de:	3302      	adds	r3, #2
 80043e0:	e7f4      	b.n	80043cc <_printf_float+0x198>
 80043e2:	2301      	movs	r3, #1
 80043e4:	e7f2      	b.n	80043cc <_printf_float+0x198>
 80043e6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80043ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80043ec:	4299      	cmp	r1, r3
 80043ee:	db05      	blt.n	80043fc <_printf_float+0x1c8>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	6121      	str	r1, [r4, #16]
 80043f4:	07d8      	lsls	r0, r3, #31
 80043f6:	d5ea      	bpl.n	80043ce <_printf_float+0x19a>
 80043f8:	1c4b      	adds	r3, r1, #1
 80043fa:	e7e7      	b.n	80043cc <_printf_float+0x198>
 80043fc:	2900      	cmp	r1, #0
 80043fe:	bfcc      	ite	gt
 8004400:	2201      	movgt	r2, #1
 8004402:	f1c1 0202 	rsble	r2, r1, #2
 8004406:	4413      	add	r3, r2
 8004408:	e7e0      	b.n	80043cc <_printf_float+0x198>
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	055a      	lsls	r2, r3, #21
 800440e:	d407      	bmi.n	8004420 <_printf_float+0x1ec>
 8004410:	6923      	ldr	r3, [r4, #16]
 8004412:	4642      	mov	r2, r8
 8004414:	4631      	mov	r1, r6
 8004416:	4628      	mov	r0, r5
 8004418:	47b8      	blx	r7
 800441a:	3001      	adds	r0, #1
 800441c:	d12b      	bne.n	8004476 <_printf_float+0x242>
 800441e:	e764      	b.n	80042ea <_printf_float+0xb6>
 8004420:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004424:	f240 80dc 	bls.w	80045e0 <_printf_float+0x3ac>
 8004428:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800442c:	2200      	movs	r2, #0
 800442e:	2300      	movs	r3, #0
 8004430:	f7fc faba 	bl	80009a8 <__aeabi_dcmpeq>
 8004434:	2800      	cmp	r0, #0
 8004436:	d033      	beq.n	80044a0 <_printf_float+0x26c>
 8004438:	2301      	movs	r3, #1
 800443a:	4631      	mov	r1, r6
 800443c:	4628      	mov	r0, r5
 800443e:	4a35      	ldr	r2, [pc, #212]	@ (8004514 <_printf_float+0x2e0>)
 8004440:	47b8      	blx	r7
 8004442:	3001      	adds	r0, #1
 8004444:	f43f af51 	beq.w	80042ea <_printf_float+0xb6>
 8004448:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800444c:	4543      	cmp	r3, r8
 800444e:	db02      	blt.n	8004456 <_printf_float+0x222>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	07d8      	lsls	r0, r3, #31
 8004454:	d50f      	bpl.n	8004476 <_printf_float+0x242>
 8004456:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800445a:	4631      	mov	r1, r6
 800445c:	4628      	mov	r0, r5
 800445e:	47b8      	blx	r7
 8004460:	3001      	adds	r0, #1
 8004462:	f43f af42 	beq.w	80042ea <_printf_float+0xb6>
 8004466:	f04f 0900 	mov.w	r9, #0
 800446a:	f108 38ff 	add.w	r8, r8, #4294967295
 800446e:	f104 0a1a 	add.w	sl, r4, #26
 8004472:	45c8      	cmp	r8, r9
 8004474:	dc09      	bgt.n	800448a <_printf_float+0x256>
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	079b      	lsls	r3, r3, #30
 800447a:	f100 8102 	bmi.w	8004682 <_printf_float+0x44e>
 800447e:	68e0      	ldr	r0, [r4, #12]
 8004480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004482:	4298      	cmp	r0, r3
 8004484:	bfb8      	it	lt
 8004486:	4618      	movlt	r0, r3
 8004488:	e731      	b.n	80042ee <_printf_float+0xba>
 800448a:	2301      	movs	r3, #1
 800448c:	4652      	mov	r2, sl
 800448e:	4631      	mov	r1, r6
 8004490:	4628      	mov	r0, r5
 8004492:	47b8      	blx	r7
 8004494:	3001      	adds	r0, #1
 8004496:	f43f af28 	beq.w	80042ea <_printf_float+0xb6>
 800449a:	f109 0901 	add.w	r9, r9, #1
 800449e:	e7e8      	b.n	8004472 <_printf_float+0x23e>
 80044a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	dc38      	bgt.n	8004518 <_printf_float+0x2e4>
 80044a6:	2301      	movs	r3, #1
 80044a8:	4631      	mov	r1, r6
 80044aa:	4628      	mov	r0, r5
 80044ac:	4a19      	ldr	r2, [pc, #100]	@ (8004514 <_printf_float+0x2e0>)
 80044ae:	47b8      	blx	r7
 80044b0:	3001      	adds	r0, #1
 80044b2:	f43f af1a 	beq.w	80042ea <_printf_float+0xb6>
 80044b6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80044ba:	ea59 0303 	orrs.w	r3, r9, r3
 80044be:	d102      	bne.n	80044c6 <_printf_float+0x292>
 80044c0:	6823      	ldr	r3, [r4, #0]
 80044c2:	07d9      	lsls	r1, r3, #31
 80044c4:	d5d7      	bpl.n	8004476 <_printf_float+0x242>
 80044c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80044ca:	4631      	mov	r1, r6
 80044cc:	4628      	mov	r0, r5
 80044ce:	47b8      	blx	r7
 80044d0:	3001      	adds	r0, #1
 80044d2:	f43f af0a 	beq.w	80042ea <_printf_float+0xb6>
 80044d6:	f04f 0a00 	mov.w	sl, #0
 80044da:	f104 0b1a 	add.w	fp, r4, #26
 80044de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80044e0:	425b      	negs	r3, r3
 80044e2:	4553      	cmp	r3, sl
 80044e4:	dc01      	bgt.n	80044ea <_printf_float+0x2b6>
 80044e6:	464b      	mov	r3, r9
 80044e8:	e793      	b.n	8004412 <_printf_float+0x1de>
 80044ea:	2301      	movs	r3, #1
 80044ec:	465a      	mov	r2, fp
 80044ee:	4631      	mov	r1, r6
 80044f0:	4628      	mov	r0, r5
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	f43f aef8 	beq.w	80042ea <_printf_float+0xb6>
 80044fa:	f10a 0a01 	add.w	sl, sl, #1
 80044fe:	e7ee      	b.n	80044de <_printf_float+0x2aa>
 8004500:	7fefffff 	.word	0x7fefffff
 8004504:	08008822 	.word	0x08008822
 8004508:	0800881e 	.word	0x0800881e
 800450c:	0800882a 	.word	0x0800882a
 8004510:	08008826 	.word	0x08008826
 8004514:	0800882e 	.word	0x0800882e
 8004518:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800451a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800451e:	4553      	cmp	r3, sl
 8004520:	bfa8      	it	ge
 8004522:	4653      	movge	r3, sl
 8004524:	2b00      	cmp	r3, #0
 8004526:	4699      	mov	r9, r3
 8004528:	dc36      	bgt.n	8004598 <_printf_float+0x364>
 800452a:	f04f 0b00 	mov.w	fp, #0
 800452e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004532:	f104 021a 	add.w	r2, r4, #26
 8004536:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004538:	930a      	str	r3, [sp, #40]	@ 0x28
 800453a:	eba3 0309 	sub.w	r3, r3, r9
 800453e:	455b      	cmp	r3, fp
 8004540:	dc31      	bgt.n	80045a6 <_printf_float+0x372>
 8004542:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004544:	459a      	cmp	sl, r3
 8004546:	dc3a      	bgt.n	80045be <_printf_float+0x38a>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	07da      	lsls	r2, r3, #31
 800454c:	d437      	bmi.n	80045be <_printf_float+0x38a>
 800454e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004550:	ebaa 0903 	sub.w	r9, sl, r3
 8004554:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004556:	ebaa 0303 	sub.w	r3, sl, r3
 800455a:	4599      	cmp	r9, r3
 800455c:	bfa8      	it	ge
 800455e:	4699      	movge	r9, r3
 8004560:	f1b9 0f00 	cmp.w	r9, #0
 8004564:	dc33      	bgt.n	80045ce <_printf_float+0x39a>
 8004566:	f04f 0800 	mov.w	r8, #0
 800456a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800456e:	f104 0b1a 	add.w	fp, r4, #26
 8004572:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004574:	ebaa 0303 	sub.w	r3, sl, r3
 8004578:	eba3 0309 	sub.w	r3, r3, r9
 800457c:	4543      	cmp	r3, r8
 800457e:	f77f af7a 	ble.w	8004476 <_printf_float+0x242>
 8004582:	2301      	movs	r3, #1
 8004584:	465a      	mov	r2, fp
 8004586:	4631      	mov	r1, r6
 8004588:	4628      	mov	r0, r5
 800458a:	47b8      	blx	r7
 800458c:	3001      	adds	r0, #1
 800458e:	f43f aeac 	beq.w	80042ea <_printf_float+0xb6>
 8004592:	f108 0801 	add.w	r8, r8, #1
 8004596:	e7ec      	b.n	8004572 <_printf_float+0x33e>
 8004598:	4642      	mov	r2, r8
 800459a:	4631      	mov	r1, r6
 800459c:	4628      	mov	r0, r5
 800459e:	47b8      	blx	r7
 80045a0:	3001      	adds	r0, #1
 80045a2:	d1c2      	bne.n	800452a <_printf_float+0x2f6>
 80045a4:	e6a1      	b.n	80042ea <_printf_float+0xb6>
 80045a6:	2301      	movs	r3, #1
 80045a8:	4631      	mov	r1, r6
 80045aa:	4628      	mov	r0, r5
 80045ac:	920a      	str	r2, [sp, #40]	@ 0x28
 80045ae:	47b8      	blx	r7
 80045b0:	3001      	adds	r0, #1
 80045b2:	f43f ae9a 	beq.w	80042ea <_printf_float+0xb6>
 80045b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045b8:	f10b 0b01 	add.w	fp, fp, #1
 80045bc:	e7bb      	b.n	8004536 <_printf_float+0x302>
 80045be:	4631      	mov	r1, r6
 80045c0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045c4:	4628      	mov	r0, r5
 80045c6:	47b8      	blx	r7
 80045c8:	3001      	adds	r0, #1
 80045ca:	d1c0      	bne.n	800454e <_printf_float+0x31a>
 80045cc:	e68d      	b.n	80042ea <_printf_float+0xb6>
 80045ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80045d0:	464b      	mov	r3, r9
 80045d2:	4631      	mov	r1, r6
 80045d4:	4628      	mov	r0, r5
 80045d6:	4442      	add	r2, r8
 80045d8:	47b8      	blx	r7
 80045da:	3001      	adds	r0, #1
 80045dc:	d1c3      	bne.n	8004566 <_printf_float+0x332>
 80045de:	e684      	b.n	80042ea <_printf_float+0xb6>
 80045e0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80045e4:	f1ba 0f01 	cmp.w	sl, #1
 80045e8:	dc01      	bgt.n	80045ee <_printf_float+0x3ba>
 80045ea:	07db      	lsls	r3, r3, #31
 80045ec:	d536      	bpl.n	800465c <_printf_float+0x428>
 80045ee:	2301      	movs	r3, #1
 80045f0:	4642      	mov	r2, r8
 80045f2:	4631      	mov	r1, r6
 80045f4:	4628      	mov	r0, r5
 80045f6:	47b8      	blx	r7
 80045f8:	3001      	adds	r0, #1
 80045fa:	f43f ae76 	beq.w	80042ea <_printf_float+0xb6>
 80045fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004602:	4631      	mov	r1, r6
 8004604:	4628      	mov	r0, r5
 8004606:	47b8      	blx	r7
 8004608:	3001      	adds	r0, #1
 800460a:	f43f ae6e 	beq.w	80042ea <_printf_float+0xb6>
 800460e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004612:	2200      	movs	r2, #0
 8004614:	2300      	movs	r3, #0
 8004616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800461a:	f7fc f9c5 	bl	80009a8 <__aeabi_dcmpeq>
 800461e:	b9c0      	cbnz	r0, 8004652 <_printf_float+0x41e>
 8004620:	4653      	mov	r3, sl
 8004622:	f108 0201 	add.w	r2, r8, #1
 8004626:	4631      	mov	r1, r6
 8004628:	4628      	mov	r0, r5
 800462a:	47b8      	blx	r7
 800462c:	3001      	adds	r0, #1
 800462e:	d10c      	bne.n	800464a <_printf_float+0x416>
 8004630:	e65b      	b.n	80042ea <_printf_float+0xb6>
 8004632:	2301      	movs	r3, #1
 8004634:	465a      	mov	r2, fp
 8004636:	4631      	mov	r1, r6
 8004638:	4628      	mov	r0, r5
 800463a:	47b8      	blx	r7
 800463c:	3001      	adds	r0, #1
 800463e:	f43f ae54 	beq.w	80042ea <_printf_float+0xb6>
 8004642:	f108 0801 	add.w	r8, r8, #1
 8004646:	45d0      	cmp	r8, sl
 8004648:	dbf3      	blt.n	8004632 <_printf_float+0x3fe>
 800464a:	464b      	mov	r3, r9
 800464c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004650:	e6e0      	b.n	8004414 <_printf_float+0x1e0>
 8004652:	f04f 0800 	mov.w	r8, #0
 8004656:	f104 0b1a 	add.w	fp, r4, #26
 800465a:	e7f4      	b.n	8004646 <_printf_float+0x412>
 800465c:	2301      	movs	r3, #1
 800465e:	4642      	mov	r2, r8
 8004660:	e7e1      	b.n	8004626 <_printf_float+0x3f2>
 8004662:	2301      	movs	r3, #1
 8004664:	464a      	mov	r2, r9
 8004666:	4631      	mov	r1, r6
 8004668:	4628      	mov	r0, r5
 800466a:	47b8      	blx	r7
 800466c:	3001      	adds	r0, #1
 800466e:	f43f ae3c 	beq.w	80042ea <_printf_float+0xb6>
 8004672:	f108 0801 	add.w	r8, r8, #1
 8004676:	68e3      	ldr	r3, [r4, #12]
 8004678:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800467a:	1a5b      	subs	r3, r3, r1
 800467c:	4543      	cmp	r3, r8
 800467e:	dcf0      	bgt.n	8004662 <_printf_float+0x42e>
 8004680:	e6fd      	b.n	800447e <_printf_float+0x24a>
 8004682:	f04f 0800 	mov.w	r8, #0
 8004686:	f104 0919 	add.w	r9, r4, #25
 800468a:	e7f4      	b.n	8004676 <_printf_float+0x442>

0800468c <_printf_common>:
 800468c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004690:	4616      	mov	r6, r2
 8004692:	4698      	mov	r8, r3
 8004694:	688a      	ldr	r2, [r1, #8]
 8004696:	690b      	ldr	r3, [r1, #16]
 8004698:	4607      	mov	r7, r0
 800469a:	4293      	cmp	r3, r2
 800469c:	bfb8      	it	lt
 800469e:	4613      	movlt	r3, r2
 80046a0:	6033      	str	r3, [r6, #0]
 80046a2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046a6:	460c      	mov	r4, r1
 80046a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046ac:	b10a      	cbz	r2, 80046b2 <_printf_common+0x26>
 80046ae:	3301      	adds	r3, #1
 80046b0:	6033      	str	r3, [r6, #0]
 80046b2:	6823      	ldr	r3, [r4, #0]
 80046b4:	0699      	lsls	r1, r3, #26
 80046b6:	bf42      	ittt	mi
 80046b8:	6833      	ldrmi	r3, [r6, #0]
 80046ba:	3302      	addmi	r3, #2
 80046bc:	6033      	strmi	r3, [r6, #0]
 80046be:	6825      	ldr	r5, [r4, #0]
 80046c0:	f015 0506 	ands.w	r5, r5, #6
 80046c4:	d106      	bne.n	80046d4 <_printf_common+0x48>
 80046c6:	f104 0a19 	add.w	sl, r4, #25
 80046ca:	68e3      	ldr	r3, [r4, #12]
 80046cc:	6832      	ldr	r2, [r6, #0]
 80046ce:	1a9b      	subs	r3, r3, r2
 80046d0:	42ab      	cmp	r3, r5
 80046d2:	dc2b      	bgt.n	800472c <_printf_common+0xa0>
 80046d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046d8:	6822      	ldr	r2, [r4, #0]
 80046da:	3b00      	subs	r3, #0
 80046dc:	bf18      	it	ne
 80046de:	2301      	movne	r3, #1
 80046e0:	0692      	lsls	r2, r2, #26
 80046e2:	d430      	bmi.n	8004746 <_printf_common+0xba>
 80046e4:	4641      	mov	r1, r8
 80046e6:	4638      	mov	r0, r7
 80046e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046ec:	47c8      	blx	r9
 80046ee:	3001      	adds	r0, #1
 80046f0:	d023      	beq.n	800473a <_printf_common+0xae>
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	6922      	ldr	r2, [r4, #16]
 80046f6:	f003 0306 	and.w	r3, r3, #6
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	bf14      	ite	ne
 80046fe:	2500      	movne	r5, #0
 8004700:	6833      	ldreq	r3, [r6, #0]
 8004702:	f04f 0600 	mov.w	r6, #0
 8004706:	bf08      	it	eq
 8004708:	68e5      	ldreq	r5, [r4, #12]
 800470a:	f104 041a 	add.w	r4, r4, #26
 800470e:	bf08      	it	eq
 8004710:	1aed      	subeq	r5, r5, r3
 8004712:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004716:	bf08      	it	eq
 8004718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800471c:	4293      	cmp	r3, r2
 800471e:	bfc4      	itt	gt
 8004720:	1a9b      	subgt	r3, r3, r2
 8004722:	18ed      	addgt	r5, r5, r3
 8004724:	42b5      	cmp	r5, r6
 8004726:	d11a      	bne.n	800475e <_printf_common+0xd2>
 8004728:	2000      	movs	r0, #0
 800472a:	e008      	b.n	800473e <_printf_common+0xb2>
 800472c:	2301      	movs	r3, #1
 800472e:	4652      	mov	r2, sl
 8004730:	4641      	mov	r1, r8
 8004732:	4638      	mov	r0, r7
 8004734:	47c8      	blx	r9
 8004736:	3001      	adds	r0, #1
 8004738:	d103      	bne.n	8004742 <_printf_common+0xb6>
 800473a:	f04f 30ff 	mov.w	r0, #4294967295
 800473e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004742:	3501      	adds	r5, #1
 8004744:	e7c1      	b.n	80046ca <_printf_common+0x3e>
 8004746:	2030      	movs	r0, #48	@ 0x30
 8004748:	18e1      	adds	r1, r4, r3
 800474a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800474e:	1c5a      	adds	r2, r3, #1
 8004750:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004754:	4422      	add	r2, r4
 8004756:	3302      	adds	r3, #2
 8004758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800475c:	e7c2      	b.n	80046e4 <_printf_common+0x58>
 800475e:	2301      	movs	r3, #1
 8004760:	4622      	mov	r2, r4
 8004762:	4641      	mov	r1, r8
 8004764:	4638      	mov	r0, r7
 8004766:	47c8      	blx	r9
 8004768:	3001      	adds	r0, #1
 800476a:	d0e6      	beq.n	800473a <_printf_common+0xae>
 800476c:	3601      	adds	r6, #1
 800476e:	e7d9      	b.n	8004724 <_printf_common+0x98>

08004770 <_printf_i>:
 8004770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004774:	7e0f      	ldrb	r7, [r1, #24]
 8004776:	4691      	mov	r9, r2
 8004778:	2f78      	cmp	r7, #120	@ 0x78
 800477a:	4680      	mov	r8, r0
 800477c:	460c      	mov	r4, r1
 800477e:	469a      	mov	sl, r3
 8004780:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004782:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004786:	d807      	bhi.n	8004798 <_printf_i+0x28>
 8004788:	2f62      	cmp	r7, #98	@ 0x62
 800478a:	d80a      	bhi.n	80047a2 <_printf_i+0x32>
 800478c:	2f00      	cmp	r7, #0
 800478e:	f000 80d1 	beq.w	8004934 <_printf_i+0x1c4>
 8004792:	2f58      	cmp	r7, #88	@ 0x58
 8004794:	f000 80b8 	beq.w	8004908 <_printf_i+0x198>
 8004798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800479c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047a0:	e03a      	b.n	8004818 <_printf_i+0xa8>
 80047a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047a6:	2b15      	cmp	r3, #21
 80047a8:	d8f6      	bhi.n	8004798 <_printf_i+0x28>
 80047aa:	a101      	add	r1, pc, #4	@ (adr r1, 80047b0 <_printf_i+0x40>)
 80047ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047b0:	08004809 	.word	0x08004809
 80047b4:	0800481d 	.word	0x0800481d
 80047b8:	08004799 	.word	0x08004799
 80047bc:	08004799 	.word	0x08004799
 80047c0:	08004799 	.word	0x08004799
 80047c4:	08004799 	.word	0x08004799
 80047c8:	0800481d 	.word	0x0800481d
 80047cc:	08004799 	.word	0x08004799
 80047d0:	08004799 	.word	0x08004799
 80047d4:	08004799 	.word	0x08004799
 80047d8:	08004799 	.word	0x08004799
 80047dc:	0800491b 	.word	0x0800491b
 80047e0:	08004847 	.word	0x08004847
 80047e4:	080048d5 	.word	0x080048d5
 80047e8:	08004799 	.word	0x08004799
 80047ec:	08004799 	.word	0x08004799
 80047f0:	0800493d 	.word	0x0800493d
 80047f4:	08004799 	.word	0x08004799
 80047f8:	08004847 	.word	0x08004847
 80047fc:	08004799 	.word	0x08004799
 8004800:	08004799 	.word	0x08004799
 8004804:	080048dd 	.word	0x080048dd
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6032      	str	r2, [r6, #0]
 8004810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004814:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004818:	2301      	movs	r3, #1
 800481a:	e09c      	b.n	8004956 <_printf_i+0x1e6>
 800481c:	6833      	ldr	r3, [r6, #0]
 800481e:	6820      	ldr	r0, [r4, #0]
 8004820:	1d19      	adds	r1, r3, #4
 8004822:	6031      	str	r1, [r6, #0]
 8004824:	0606      	lsls	r6, r0, #24
 8004826:	d501      	bpl.n	800482c <_printf_i+0xbc>
 8004828:	681d      	ldr	r5, [r3, #0]
 800482a:	e003      	b.n	8004834 <_printf_i+0xc4>
 800482c:	0645      	lsls	r5, r0, #25
 800482e:	d5fb      	bpl.n	8004828 <_printf_i+0xb8>
 8004830:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004834:	2d00      	cmp	r5, #0
 8004836:	da03      	bge.n	8004840 <_printf_i+0xd0>
 8004838:	232d      	movs	r3, #45	@ 0x2d
 800483a:	426d      	negs	r5, r5
 800483c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004840:	230a      	movs	r3, #10
 8004842:	4858      	ldr	r0, [pc, #352]	@ (80049a4 <_printf_i+0x234>)
 8004844:	e011      	b.n	800486a <_printf_i+0xfa>
 8004846:	6821      	ldr	r1, [r4, #0]
 8004848:	6833      	ldr	r3, [r6, #0]
 800484a:	0608      	lsls	r0, r1, #24
 800484c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004850:	d402      	bmi.n	8004858 <_printf_i+0xe8>
 8004852:	0649      	lsls	r1, r1, #25
 8004854:	bf48      	it	mi
 8004856:	b2ad      	uxthmi	r5, r5
 8004858:	2f6f      	cmp	r7, #111	@ 0x6f
 800485a:	6033      	str	r3, [r6, #0]
 800485c:	bf14      	ite	ne
 800485e:	230a      	movne	r3, #10
 8004860:	2308      	moveq	r3, #8
 8004862:	4850      	ldr	r0, [pc, #320]	@ (80049a4 <_printf_i+0x234>)
 8004864:	2100      	movs	r1, #0
 8004866:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800486a:	6866      	ldr	r6, [r4, #4]
 800486c:	2e00      	cmp	r6, #0
 800486e:	60a6      	str	r6, [r4, #8]
 8004870:	db05      	blt.n	800487e <_printf_i+0x10e>
 8004872:	6821      	ldr	r1, [r4, #0]
 8004874:	432e      	orrs	r6, r5
 8004876:	f021 0104 	bic.w	r1, r1, #4
 800487a:	6021      	str	r1, [r4, #0]
 800487c:	d04b      	beq.n	8004916 <_printf_i+0x1a6>
 800487e:	4616      	mov	r6, r2
 8004880:	fbb5 f1f3 	udiv	r1, r5, r3
 8004884:	fb03 5711 	mls	r7, r3, r1, r5
 8004888:	5dc7      	ldrb	r7, [r0, r7]
 800488a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800488e:	462f      	mov	r7, r5
 8004890:	42bb      	cmp	r3, r7
 8004892:	460d      	mov	r5, r1
 8004894:	d9f4      	bls.n	8004880 <_printf_i+0x110>
 8004896:	2b08      	cmp	r3, #8
 8004898:	d10b      	bne.n	80048b2 <_printf_i+0x142>
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	07df      	lsls	r7, r3, #31
 800489e:	d508      	bpl.n	80048b2 <_printf_i+0x142>
 80048a0:	6923      	ldr	r3, [r4, #16]
 80048a2:	6861      	ldr	r1, [r4, #4]
 80048a4:	4299      	cmp	r1, r3
 80048a6:	bfde      	ittt	le
 80048a8:	2330      	movle	r3, #48	@ 0x30
 80048aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048b2:	1b92      	subs	r2, r2, r6
 80048b4:	6122      	str	r2, [r4, #16]
 80048b6:	464b      	mov	r3, r9
 80048b8:	4621      	mov	r1, r4
 80048ba:	4640      	mov	r0, r8
 80048bc:	f8cd a000 	str.w	sl, [sp]
 80048c0:	aa03      	add	r2, sp, #12
 80048c2:	f7ff fee3 	bl	800468c <_printf_common>
 80048c6:	3001      	adds	r0, #1
 80048c8:	d14a      	bne.n	8004960 <_printf_i+0x1f0>
 80048ca:	f04f 30ff 	mov.w	r0, #4294967295
 80048ce:	b004      	add	sp, #16
 80048d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	f043 0320 	orr.w	r3, r3, #32
 80048da:	6023      	str	r3, [r4, #0]
 80048dc:	2778      	movs	r7, #120	@ 0x78
 80048de:	4832      	ldr	r0, [pc, #200]	@ (80049a8 <_printf_i+0x238>)
 80048e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	6831      	ldr	r1, [r6, #0]
 80048e8:	061f      	lsls	r7, r3, #24
 80048ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80048ee:	d402      	bmi.n	80048f6 <_printf_i+0x186>
 80048f0:	065f      	lsls	r7, r3, #25
 80048f2:	bf48      	it	mi
 80048f4:	b2ad      	uxthmi	r5, r5
 80048f6:	6031      	str	r1, [r6, #0]
 80048f8:	07d9      	lsls	r1, r3, #31
 80048fa:	bf44      	itt	mi
 80048fc:	f043 0320 	orrmi.w	r3, r3, #32
 8004900:	6023      	strmi	r3, [r4, #0]
 8004902:	b11d      	cbz	r5, 800490c <_printf_i+0x19c>
 8004904:	2310      	movs	r3, #16
 8004906:	e7ad      	b.n	8004864 <_printf_i+0xf4>
 8004908:	4826      	ldr	r0, [pc, #152]	@ (80049a4 <_printf_i+0x234>)
 800490a:	e7e9      	b.n	80048e0 <_printf_i+0x170>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	f023 0320 	bic.w	r3, r3, #32
 8004912:	6023      	str	r3, [r4, #0]
 8004914:	e7f6      	b.n	8004904 <_printf_i+0x194>
 8004916:	4616      	mov	r6, r2
 8004918:	e7bd      	b.n	8004896 <_printf_i+0x126>
 800491a:	6833      	ldr	r3, [r6, #0]
 800491c:	6825      	ldr	r5, [r4, #0]
 800491e:	1d18      	adds	r0, r3, #4
 8004920:	6961      	ldr	r1, [r4, #20]
 8004922:	6030      	str	r0, [r6, #0]
 8004924:	062e      	lsls	r6, r5, #24
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	d501      	bpl.n	800492e <_printf_i+0x1be>
 800492a:	6019      	str	r1, [r3, #0]
 800492c:	e002      	b.n	8004934 <_printf_i+0x1c4>
 800492e:	0668      	lsls	r0, r5, #25
 8004930:	d5fb      	bpl.n	800492a <_printf_i+0x1ba>
 8004932:	8019      	strh	r1, [r3, #0]
 8004934:	2300      	movs	r3, #0
 8004936:	4616      	mov	r6, r2
 8004938:	6123      	str	r3, [r4, #16]
 800493a:	e7bc      	b.n	80048b6 <_printf_i+0x146>
 800493c:	6833      	ldr	r3, [r6, #0]
 800493e:	2100      	movs	r1, #0
 8004940:	1d1a      	adds	r2, r3, #4
 8004942:	6032      	str	r2, [r6, #0]
 8004944:	681e      	ldr	r6, [r3, #0]
 8004946:	6862      	ldr	r2, [r4, #4]
 8004948:	4630      	mov	r0, r6
 800494a:	f000 fbf2 	bl	8005132 <memchr>
 800494e:	b108      	cbz	r0, 8004954 <_printf_i+0x1e4>
 8004950:	1b80      	subs	r0, r0, r6
 8004952:	6060      	str	r0, [r4, #4]
 8004954:	6863      	ldr	r3, [r4, #4]
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	2300      	movs	r3, #0
 800495a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800495e:	e7aa      	b.n	80048b6 <_printf_i+0x146>
 8004960:	4632      	mov	r2, r6
 8004962:	4649      	mov	r1, r9
 8004964:	4640      	mov	r0, r8
 8004966:	6923      	ldr	r3, [r4, #16]
 8004968:	47d0      	blx	sl
 800496a:	3001      	adds	r0, #1
 800496c:	d0ad      	beq.n	80048ca <_printf_i+0x15a>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	079b      	lsls	r3, r3, #30
 8004972:	d413      	bmi.n	800499c <_printf_i+0x22c>
 8004974:	68e0      	ldr	r0, [r4, #12]
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	4298      	cmp	r0, r3
 800497a:	bfb8      	it	lt
 800497c:	4618      	movlt	r0, r3
 800497e:	e7a6      	b.n	80048ce <_printf_i+0x15e>
 8004980:	2301      	movs	r3, #1
 8004982:	4632      	mov	r2, r6
 8004984:	4649      	mov	r1, r9
 8004986:	4640      	mov	r0, r8
 8004988:	47d0      	blx	sl
 800498a:	3001      	adds	r0, #1
 800498c:	d09d      	beq.n	80048ca <_printf_i+0x15a>
 800498e:	3501      	adds	r5, #1
 8004990:	68e3      	ldr	r3, [r4, #12]
 8004992:	9903      	ldr	r1, [sp, #12]
 8004994:	1a5b      	subs	r3, r3, r1
 8004996:	42ab      	cmp	r3, r5
 8004998:	dcf2      	bgt.n	8004980 <_printf_i+0x210>
 800499a:	e7eb      	b.n	8004974 <_printf_i+0x204>
 800499c:	2500      	movs	r5, #0
 800499e:	f104 0619 	add.w	r6, r4, #25
 80049a2:	e7f5      	b.n	8004990 <_printf_i+0x220>
 80049a4:	08008830 	.word	0x08008830
 80049a8:	08008841 	.word	0x08008841

080049ac <_scanf_float>:
 80049ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049b0:	b087      	sub	sp, #28
 80049b2:	9303      	str	r3, [sp, #12]
 80049b4:	688b      	ldr	r3, [r1, #8]
 80049b6:	4691      	mov	r9, r2
 80049b8:	1e5a      	subs	r2, r3, #1
 80049ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80049be:	bf82      	ittt	hi
 80049c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80049c4:	eb03 0b05 	addhi.w	fp, r3, r5
 80049c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80049cc:	460a      	mov	r2, r1
 80049ce:	f04f 0500 	mov.w	r5, #0
 80049d2:	bf88      	it	hi
 80049d4:	608b      	strhi	r3, [r1, #8]
 80049d6:	680b      	ldr	r3, [r1, #0]
 80049d8:	4680      	mov	r8, r0
 80049da:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80049de:	f842 3b1c 	str.w	r3, [r2], #28
 80049e2:	460c      	mov	r4, r1
 80049e4:	bf98      	it	ls
 80049e6:	f04f 0b00 	movls.w	fp, #0
 80049ea:	4616      	mov	r6, r2
 80049ec:	46aa      	mov	sl, r5
 80049ee:	462f      	mov	r7, r5
 80049f0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80049f4:	9201      	str	r2, [sp, #4]
 80049f6:	9502      	str	r5, [sp, #8]
 80049f8:	68a2      	ldr	r2, [r4, #8]
 80049fa:	b15a      	cbz	r2, 8004a14 <_scanf_float+0x68>
 80049fc:	f8d9 3000 	ldr.w	r3, [r9]
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	2b4e      	cmp	r3, #78	@ 0x4e
 8004a04:	d862      	bhi.n	8004acc <_scanf_float+0x120>
 8004a06:	2b40      	cmp	r3, #64	@ 0x40
 8004a08:	d83a      	bhi.n	8004a80 <_scanf_float+0xd4>
 8004a0a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004a0e:	b2c8      	uxtb	r0, r1
 8004a10:	280e      	cmp	r0, #14
 8004a12:	d938      	bls.n	8004a86 <_scanf_float+0xda>
 8004a14:	b11f      	cbz	r7, 8004a1e <_scanf_float+0x72>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a1c:	6023      	str	r3, [r4, #0]
 8004a1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a22:	f1ba 0f01 	cmp.w	sl, #1
 8004a26:	f200 8114 	bhi.w	8004c52 <_scanf_float+0x2a6>
 8004a2a:	9b01      	ldr	r3, [sp, #4]
 8004a2c:	429e      	cmp	r6, r3
 8004a2e:	f200 8105 	bhi.w	8004c3c <_scanf_float+0x290>
 8004a32:	2001      	movs	r0, #1
 8004a34:	b007      	add	sp, #28
 8004a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a3a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004a3e:	2a0d      	cmp	r2, #13
 8004a40:	d8e8      	bhi.n	8004a14 <_scanf_float+0x68>
 8004a42:	a101      	add	r1, pc, #4	@ (adr r1, 8004a48 <_scanf_float+0x9c>)
 8004a44:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004a48:	08004b91 	.word	0x08004b91
 8004a4c:	08004a15 	.word	0x08004a15
 8004a50:	08004a15 	.word	0x08004a15
 8004a54:	08004a15 	.word	0x08004a15
 8004a58:	08004bed 	.word	0x08004bed
 8004a5c:	08004bc7 	.word	0x08004bc7
 8004a60:	08004a15 	.word	0x08004a15
 8004a64:	08004a15 	.word	0x08004a15
 8004a68:	08004b9f 	.word	0x08004b9f
 8004a6c:	08004a15 	.word	0x08004a15
 8004a70:	08004a15 	.word	0x08004a15
 8004a74:	08004a15 	.word	0x08004a15
 8004a78:	08004a15 	.word	0x08004a15
 8004a7c:	08004b5b 	.word	0x08004b5b
 8004a80:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004a84:	e7db      	b.n	8004a3e <_scanf_float+0x92>
 8004a86:	290e      	cmp	r1, #14
 8004a88:	d8c4      	bhi.n	8004a14 <_scanf_float+0x68>
 8004a8a:	a001      	add	r0, pc, #4	@ (adr r0, 8004a90 <_scanf_float+0xe4>)
 8004a8c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004a90:	08004b4b 	.word	0x08004b4b
 8004a94:	08004a15 	.word	0x08004a15
 8004a98:	08004b4b 	.word	0x08004b4b
 8004a9c:	08004bdb 	.word	0x08004bdb
 8004aa0:	08004a15 	.word	0x08004a15
 8004aa4:	08004aed 	.word	0x08004aed
 8004aa8:	08004b31 	.word	0x08004b31
 8004aac:	08004b31 	.word	0x08004b31
 8004ab0:	08004b31 	.word	0x08004b31
 8004ab4:	08004b31 	.word	0x08004b31
 8004ab8:	08004b31 	.word	0x08004b31
 8004abc:	08004b31 	.word	0x08004b31
 8004ac0:	08004b31 	.word	0x08004b31
 8004ac4:	08004b31 	.word	0x08004b31
 8004ac8:	08004b31 	.word	0x08004b31
 8004acc:	2b6e      	cmp	r3, #110	@ 0x6e
 8004ace:	d809      	bhi.n	8004ae4 <_scanf_float+0x138>
 8004ad0:	2b60      	cmp	r3, #96	@ 0x60
 8004ad2:	d8b2      	bhi.n	8004a3a <_scanf_float+0x8e>
 8004ad4:	2b54      	cmp	r3, #84	@ 0x54
 8004ad6:	d07b      	beq.n	8004bd0 <_scanf_float+0x224>
 8004ad8:	2b59      	cmp	r3, #89	@ 0x59
 8004ada:	d19b      	bne.n	8004a14 <_scanf_float+0x68>
 8004adc:	2d07      	cmp	r5, #7
 8004ade:	d199      	bne.n	8004a14 <_scanf_float+0x68>
 8004ae0:	2508      	movs	r5, #8
 8004ae2:	e02f      	b.n	8004b44 <_scanf_float+0x198>
 8004ae4:	2b74      	cmp	r3, #116	@ 0x74
 8004ae6:	d073      	beq.n	8004bd0 <_scanf_float+0x224>
 8004ae8:	2b79      	cmp	r3, #121	@ 0x79
 8004aea:	e7f6      	b.n	8004ada <_scanf_float+0x12e>
 8004aec:	6821      	ldr	r1, [r4, #0]
 8004aee:	05c8      	lsls	r0, r1, #23
 8004af0:	d51e      	bpl.n	8004b30 <_scanf_float+0x184>
 8004af2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004af6:	6021      	str	r1, [r4, #0]
 8004af8:	3701      	adds	r7, #1
 8004afa:	f1bb 0f00 	cmp.w	fp, #0
 8004afe:	d003      	beq.n	8004b08 <_scanf_float+0x15c>
 8004b00:	3201      	adds	r2, #1
 8004b02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004b06:	60a2      	str	r2, [r4, #8]
 8004b08:	68a3      	ldr	r3, [r4, #8]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	60a3      	str	r3, [r4, #8]
 8004b0e:	6923      	ldr	r3, [r4, #16]
 8004b10:	3301      	adds	r3, #1
 8004b12:	6123      	str	r3, [r4, #16]
 8004b14:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f8c9 3004 	str.w	r3, [r9, #4]
 8004b20:	f340 8083 	ble.w	8004c2a <_scanf_float+0x27e>
 8004b24:	f8d9 3000 	ldr.w	r3, [r9]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	f8c9 3000 	str.w	r3, [r9]
 8004b2e:	e763      	b.n	80049f8 <_scanf_float+0x4c>
 8004b30:	eb1a 0105 	adds.w	r1, sl, r5
 8004b34:	f47f af6e 	bne.w	8004a14 <_scanf_float+0x68>
 8004b38:	460d      	mov	r5, r1
 8004b3a:	468a      	mov	sl, r1
 8004b3c:	6822      	ldr	r2, [r4, #0]
 8004b3e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004b42:	6022      	str	r2, [r4, #0]
 8004b44:	f806 3b01 	strb.w	r3, [r6], #1
 8004b48:	e7de      	b.n	8004b08 <_scanf_float+0x15c>
 8004b4a:	6822      	ldr	r2, [r4, #0]
 8004b4c:	0610      	lsls	r0, r2, #24
 8004b4e:	f57f af61 	bpl.w	8004a14 <_scanf_float+0x68>
 8004b52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004b56:	6022      	str	r2, [r4, #0]
 8004b58:	e7f4      	b.n	8004b44 <_scanf_float+0x198>
 8004b5a:	f1ba 0f00 	cmp.w	sl, #0
 8004b5e:	d10c      	bne.n	8004b7a <_scanf_float+0x1ce>
 8004b60:	b977      	cbnz	r7, 8004b80 <_scanf_float+0x1d4>
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004b68:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004b6c:	d108      	bne.n	8004b80 <_scanf_float+0x1d4>
 8004b6e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004b72:	f04f 0a01 	mov.w	sl, #1
 8004b76:	6022      	str	r2, [r4, #0]
 8004b78:	e7e4      	b.n	8004b44 <_scanf_float+0x198>
 8004b7a:	f1ba 0f02 	cmp.w	sl, #2
 8004b7e:	d051      	beq.n	8004c24 <_scanf_float+0x278>
 8004b80:	2d01      	cmp	r5, #1
 8004b82:	d002      	beq.n	8004b8a <_scanf_float+0x1de>
 8004b84:	2d04      	cmp	r5, #4
 8004b86:	f47f af45 	bne.w	8004a14 <_scanf_float+0x68>
 8004b8a:	3501      	adds	r5, #1
 8004b8c:	b2ed      	uxtb	r5, r5
 8004b8e:	e7d9      	b.n	8004b44 <_scanf_float+0x198>
 8004b90:	f1ba 0f01 	cmp.w	sl, #1
 8004b94:	f47f af3e 	bne.w	8004a14 <_scanf_float+0x68>
 8004b98:	f04f 0a02 	mov.w	sl, #2
 8004b9c:	e7d2      	b.n	8004b44 <_scanf_float+0x198>
 8004b9e:	b975      	cbnz	r5, 8004bbe <_scanf_float+0x212>
 8004ba0:	2f00      	cmp	r7, #0
 8004ba2:	f47f af38 	bne.w	8004a16 <_scanf_float+0x6a>
 8004ba6:	6822      	ldr	r2, [r4, #0]
 8004ba8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004bac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004bb0:	f040 80ff 	bne.w	8004db2 <_scanf_float+0x406>
 8004bb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004bb8:	2501      	movs	r5, #1
 8004bba:	6022      	str	r2, [r4, #0]
 8004bbc:	e7c2      	b.n	8004b44 <_scanf_float+0x198>
 8004bbe:	2d03      	cmp	r5, #3
 8004bc0:	d0e3      	beq.n	8004b8a <_scanf_float+0x1de>
 8004bc2:	2d05      	cmp	r5, #5
 8004bc4:	e7df      	b.n	8004b86 <_scanf_float+0x1da>
 8004bc6:	2d02      	cmp	r5, #2
 8004bc8:	f47f af24 	bne.w	8004a14 <_scanf_float+0x68>
 8004bcc:	2503      	movs	r5, #3
 8004bce:	e7b9      	b.n	8004b44 <_scanf_float+0x198>
 8004bd0:	2d06      	cmp	r5, #6
 8004bd2:	f47f af1f 	bne.w	8004a14 <_scanf_float+0x68>
 8004bd6:	2507      	movs	r5, #7
 8004bd8:	e7b4      	b.n	8004b44 <_scanf_float+0x198>
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	0591      	lsls	r1, r2, #22
 8004bde:	f57f af19 	bpl.w	8004a14 <_scanf_float+0x68>
 8004be2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004be6:	6022      	str	r2, [r4, #0]
 8004be8:	9702      	str	r7, [sp, #8]
 8004bea:	e7ab      	b.n	8004b44 <_scanf_float+0x198>
 8004bec:	6822      	ldr	r2, [r4, #0]
 8004bee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004bf2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004bf6:	d005      	beq.n	8004c04 <_scanf_float+0x258>
 8004bf8:	0550      	lsls	r0, r2, #21
 8004bfa:	f57f af0b 	bpl.w	8004a14 <_scanf_float+0x68>
 8004bfe:	2f00      	cmp	r7, #0
 8004c00:	f000 80d7 	beq.w	8004db2 <_scanf_float+0x406>
 8004c04:	0591      	lsls	r1, r2, #22
 8004c06:	bf58      	it	pl
 8004c08:	9902      	ldrpl	r1, [sp, #8]
 8004c0a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c0e:	bf58      	it	pl
 8004c10:	1a79      	subpl	r1, r7, r1
 8004c12:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004c16:	f04f 0700 	mov.w	r7, #0
 8004c1a:	bf58      	it	pl
 8004c1c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004c20:	6022      	str	r2, [r4, #0]
 8004c22:	e78f      	b.n	8004b44 <_scanf_float+0x198>
 8004c24:	f04f 0a03 	mov.w	sl, #3
 8004c28:	e78c      	b.n	8004b44 <_scanf_float+0x198>
 8004c2a:	4649      	mov	r1, r9
 8004c2c:	4640      	mov	r0, r8
 8004c2e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004c32:	4798      	blx	r3
 8004c34:	2800      	cmp	r0, #0
 8004c36:	f43f aedf 	beq.w	80049f8 <_scanf_float+0x4c>
 8004c3a:	e6eb      	b.n	8004a14 <_scanf_float+0x68>
 8004c3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c40:	464a      	mov	r2, r9
 8004c42:	4640      	mov	r0, r8
 8004c44:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c48:	4798      	blx	r3
 8004c4a:	6923      	ldr	r3, [r4, #16]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	6123      	str	r3, [r4, #16]
 8004c50:	e6eb      	b.n	8004a2a <_scanf_float+0x7e>
 8004c52:	1e6b      	subs	r3, r5, #1
 8004c54:	2b06      	cmp	r3, #6
 8004c56:	d824      	bhi.n	8004ca2 <_scanf_float+0x2f6>
 8004c58:	2d02      	cmp	r5, #2
 8004c5a:	d836      	bhi.n	8004cca <_scanf_float+0x31e>
 8004c5c:	9b01      	ldr	r3, [sp, #4]
 8004c5e:	429e      	cmp	r6, r3
 8004c60:	f67f aee7 	bls.w	8004a32 <_scanf_float+0x86>
 8004c64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c68:	464a      	mov	r2, r9
 8004c6a:	4640      	mov	r0, r8
 8004c6c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004c70:	4798      	blx	r3
 8004c72:	6923      	ldr	r3, [r4, #16]
 8004c74:	3b01      	subs	r3, #1
 8004c76:	6123      	str	r3, [r4, #16]
 8004c78:	e7f0      	b.n	8004c5c <_scanf_float+0x2b0>
 8004c7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004c7e:	464a      	mov	r2, r9
 8004c80:	4640      	mov	r0, r8
 8004c82:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004c86:	4798      	blx	r3
 8004c88:	6923      	ldr	r3, [r4, #16]
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	6123      	str	r3, [r4, #16]
 8004c8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c92:	fa5f fa8a 	uxtb.w	sl, sl
 8004c96:	f1ba 0f02 	cmp.w	sl, #2
 8004c9a:	d1ee      	bne.n	8004c7a <_scanf_float+0x2ce>
 8004c9c:	3d03      	subs	r5, #3
 8004c9e:	b2ed      	uxtb	r5, r5
 8004ca0:	1b76      	subs	r6, r6, r5
 8004ca2:	6823      	ldr	r3, [r4, #0]
 8004ca4:	05da      	lsls	r2, r3, #23
 8004ca6:	d530      	bpl.n	8004d0a <_scanf_float+0x35e>
 8004ca8:	055b      	lsls	r3, r3, #21
 8004caa:	d511      	bpl.n	8004cd0 <_scanf_float+0x324>
 8004cac:	9b01      	ldr	r3, [sp, #4]
 8004cae:	429e      	cmp	r6, r3
 8004cb0:	f67f aebf 	bls.w	8004a32 <_scanf_float+0x86>
 8004cb4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cb8:	464a      	mov	r2, r9
 8004cba:	4640      	mov	r0, r8
 8004cbc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004cc0:	4798      	blx	r3
 8004cc2:	6923      	ldr	r3, [r4, #16]
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	6123      	str	r3, [r4, #16]
 8004cc8:	e7f0      	b.n	8004cac <_scanf_float+0x300>
 8004cca:	46aa      	mov	sl, r5
 8004ccc:	46b3      	mov	fp, r6
 8004cce:	e7de      	b.n	8004c8e <_scanf_float+0x2e2>
 8004cd0:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004cd4:	6923      	ldr	r3, [r4, #16]
 8004cd6:	2965      	cmp	r1, #101	@ 0x65
 8004cd8:	f103 33ff 	add.w	r3, r3, #4294967295
 8004cdc:	f106 35ff 	add.w	r5, r6, #4294967295
 8004ce0:	6123      	str	r3, [r4, #16]
 8004ce2:	d00c      	beq.n	8004cfe <_scanf_float+0x352>
 8004ce4:	2945      	cmp	r1, #69	@ 0x45
 8004ce6:	d00a      	beq.n	8004cfe <_scanf_float+0x352>
 8004ce8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004cec:	464a      	mov	r2, r9
 8004cee:	4640      	mov	r0, r8
 8004cf0:	4798      	blx	r3
 8004cf2:	6923      	ldr	r3, [r4, #16]
 8004cf4:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004cf8:	3b01      	subs	r3, #1
 8004cfa:	1eb5      	subs	r5, r6, #2
 8004cfc:	6123      	str	r3, [r4, #16]
 8004cfe:	464a      	mov	r2, r9
 8004d00:	4640      	mov	r0, r8
 8004d02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d06:	4798      	blx	r3
 8004d08:	462e      	mov	r6, r5
 8004d0a:	6822      	ldr	r2, [r4, #0]
 8004d0c:	f012 0210 	ands.w	r2, r2, #16
 8004d10:	d001      	beq.n	8004d16 <_scanf_float+0x36a>
 8004d12:	2000      	movs	r0, #0
 8004d14:	e68e      	b.n	8004a34 <_scanf_float+0x88>
 8004d16:	7032      	strb	r2, [r6, #0]
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d22:	d125      	bne.n	8004d70 <_scanf_float+0x3c4>
 8004d24:	9b02      	ldr	r3, [sp, #8]
 8004d26:	429f      	cmp	r7, r3
 8004d28:	d00a      	beq.n	8004d40 <_scanf_float+0x394>
 8004d2a:	1bda      	subs	r2, r3, r7
 8004d2c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004d30:	429e      	cmp	r6, r3
 8004d32:	bf28      	it	cs
 8004d34:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004d38:	4630      	mov	r0, r6
 8004d3a:	491f      	ldr	r1, [pc, #124]	@ (8004db8 <_scanf_float+0x40c>)
 8004d3c:	f000 f914 	bl	8004f68 <siprintf>
 8004d40:	2200      	movs	r2, #0
 8004d42:	4640      	mov	r0, r8
 8004d44:	9901      	ldr	r1, [sp, #4]
 8004d46:	f002 fbfb 	bl	8007540 <_strtod_r>
 8004d4a:	9b03      	ldr	r3, [sp, #12]
 8004d4c:	6825      	ldr	r5, [r4, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f015 0f02 	tst.w	r5, #2
 8004d54:	4606      	mov	r6, r0
 8004d56:	460f      	mov	r7, r1
 8004d58:	f103 0204 	add.w	r2, r3, #4
 8004d5c:	d015      	beq.n	8004d8a <_scanf_float+0x3de>
 8004d5e:	9903      	ldr	r1, [sp, #12]
 8004d60:	600a      	str	r2, [r1, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	e9c3 6700 	strd	r6, r7, [r3]
 8004d68:	68e3      	ldr	r3, [r4, #12]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	60e3      	str	r3, [r4, #12]
 8004d6e:	e7d0      	b.n	8004d12 <_scanf_float+0x366>
 8004d70:	9b04      	ldr	r3, [sp, #16]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0e4      	beq.n	8004d40 <_scanf_float+0x394>
 8004d76:	9905      	ldr	r1, [sp, #20]
 8004d78:	230a      	movs	r3, #10
 8004d7a:	4640      	mov	r0, r8
 8004d7c:	3101      	adds	r1, #1
 8004d7e:	f002 fc5f 	bl	8007640 <_strtol_r>
 8004d82:	9b04      	ldr	r3, [sp, #16]
 8004d84:	9e05      	ldr	r6, [sp, #20]
 8004d86:	1ac2      	subs	r2, r0, r3
 8004d88:	e7d0      	b.n	8004d2c <_scanf_float+0x380>
 8004d8a:	076d      	lsls	r5, r5, #29
 8004d8c:	d4e7      	bmi.n	8004d5e <_scanf_float+0x3b2>
 8004d8e:	9d03      	ldr	r5, [sp, #12]
 8004d90:	602a      	str	r2, [r5, #0]
 8004d92:	681d      	ldr	r5, [r3, #0]
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	f7fb fe38 	bl	8000a0c <__aeabi_dcmpun>
 8004d9c:	b120      	cbz	r0, 8004da8 <_scanf_float+0x3fc>
 8004d9e:	4807      	ldr	r0, [pc, #28]	@ (8004dbc <_scanf_float+0x410>)
 8004da0:	f000 f9d6 	bl	8005150 <nanf>
 8004da4:	6028      	str	r0, [r5, #0]
 8004da6:	e7df      	b.n	8004d68 <_scanf_float+0x3bc>
 8004da8:	4630      	mov	r0, r6
 8004daa:	4639      	mov	r1, r7
 8004dac:	f7fb fe8c 	bl	8000ac8 <__aeabi_d2f>
 8004db0:	e7f8      	b.n	8004da4 <_scanf_float+0x3f8>
 8004db2:	2700      	movs	r7, #0
 8004db4:	e633      	b.n	8004a1e <_scanf_float+0x72>
 8004db6:	bf00      	nop
 8004db8:	08008852 	.word	0x08008852
 8004dbc:	08008993 	.word	0x08008993

08004dc0 <std>:
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	b510      	push	{r4, lr}
 8004dc4:	4604      	mov	r4, r0
 8004dc6:	e9c0 3300 	strd	r3, r3, [r0]
 8004dca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004dce:	6083      	str	r3, [r0, #8]
 8004dd0:	8181      	strh	r1, [r0, #12]
 8004dd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004dd4:	81c2      	strh	r2, [r0, #14]
 8004dd6:	6183      	str	r3, [r0, #24]
 8004dd8:	4619      	mov	r1, r3
 8004dda:	2208      	movs	r2, #8
 8004ddc:	305c      	adds	r0, #92	@ 0x5c
 8004dde:	f000 f928 	bl	8005032 <memset>
 8004de2:	4b0d      	ldr	r3, [pc, #52]	@ (8004e18 <std+0x58>)
 8004de4:	6224      	str	r4, [r4, #32]
 8004de6:	6263      	str	r3, [r4, #36]	@ 0x24
 8004de8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e1c <std+0x5c>)
 8004dea:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004dec:	4b0c      	ldr	r3, [pc, #48]	@ (8004e20 <std+0x60>)
 8004dee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004df0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e24 <std+0x64>)
 8004df2:	6323      	str	r3, [r4, #48]	@ 0x30
 8004df4:	4b0c      	ldr	r3, [pc, #48]	@ (8004e28 <std+0x68>)
 8004df6:	429c      	cmp	r4, r3
 8004df8:	d006      	beq.n	8004e08 <std+0x48>
 8004dfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004dfe:	4294      	cmp	r4, r2
 8004e00:	d002      	beq.n	8004e08 <std+0x48>
 8004e02:	33d0      	adds	r3, #208	@ 0xd0
 8004e04:	429c      	cmp	r4, r3
 8004e06:	d105      	bne.n	8004e14 <std+0x54>
 8004e08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e10:	f000 b98c 	b.w	800512c <__retarget_lock_init_recursive>
 8004e14:	bd10      	pop	{r4, pc}
 8004e16:	bf00      	nop
 8004e18:	08004fad 	.word	0x08004fad
 8004e1c:	08004fcf 	.word	0x08004fcf
 8004e20:	08005007 	.word	0x08005007
 8004e24:	0800502b 	.word	0x0800502b
 8004e28:	200002f0 	.word	0x200002f0

08004e2c <stdio_exit_handler>:
 8004e2c:	4a02      	ldr	r2, [pc, #8]	@ (8004e38 <stdio_exit_handler+0xc>)
 8004e2e:	4903      	ldr	r1, [pc, #12]	@ (8004e3c <stdio_exit_handler+0x10>)
 8004e30:	4803      	ldr	r0, [pc, #12]	@ (8004e40 <stdio_exit_handler+0x14>)
 8004e32:	f000 b869 	b.w	8004f08 <_fwalk_sglue>
 8004e36:	bf00      	nop
 8004e38:	20000010 	.word	0x20000010
 8004e3c:	08007c75 	.word	0x08007c75
 8004e40:	20000020 	.word	0x20000020

08004e44 <cleanup_stdio>:
 8004e44:	6841      	ldr	r1, [r0, #4]
 8004e46:	4b0c      	ldr	r3, [pc, #48]	@ (8004e78 <cleanup_stdio+0x34>)
 8004e48:	b510      	push	{r4, lr}
 8004e4a:	4299      	cmp	r1, r3
 8004e4c:	4604      	mov	r4, r0
 8004e4e:	d001      	beq.n	8004e54 <cleanup_stdio+0x10>
 8004e50:	f002 ff10 	bl	8007c74 <_fflush_r>
 8004e54:	68a1      	ldr	r1, [r4, #8]
 8004e56:	4b09      	ldr	r3, [pc, #36]	@ (8004e7c <cleanup_stdio+0x38>)
 8004e58:	4299      	cmp	r1, r3
 8004e5a:	d002      	beq.n	8004e62 <cleanup_stdio+0x1e>
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f002 ff09 	bl	8007c74 <_fflush_r>
 8004e62:	68e1      	ldr	r1, [r4, #12]
 8004e64:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <cleanup_stdio+0x3c>)
 8004e66:	4299      	cmp	r1, r3
 8004e68:	d004      	beq.n	8004e74 <cleanup_stdio+0x30>
 8004e6a:	4620      	mov	r0, r4
 8004e6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e70:	f002 bf00 	b.w	8007c74 <_fflush_r>
 8004e74:	bd10      	pop	{r4, pc}
 8004e76:	bf00      	nop
 8004e78:	200002f0 	.word	0x200002f0
 8004e7c:	20000358 	.word	0x20000358
 8004e80:	200003c0 	.word	0x200003c0

08004e84 <global_stdio_init.part.0>:
 8004e84:	b510      	push	{r4, lr}
 8004e86:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <global_stdio_init.part.0+0x30>)
 8004e88:	4c0b      	ldr	r4, [pc, #44]	@ (8004eb8 <global_stdio_init.part.0+0x34>)
 8004e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004ebc <global_stdio_init.part.0+0x38>)
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	2104      	movs	r1, #4
 8004e92:	2200      	movs	r2, #0
 8004e94:	f7ff ff94 	bl	8004dc0 <std>
 8004e98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	2109      	movs	r1, #9
 8004ea0:	f7ff ff8e 	bl	8004dc0 <std>
 8004ea4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eae:	2112      	movs	r1, #18
 8004eb0:	f7ff bf86 	b.w	8004dc0 <std>
 8004eb4:	20000428 	.word	0x20000428
 8004eb8:	200002f0 	.word	0x200002f0
 8004ebc:	08004e2d 	.word	0x08004e2d

08004ec0 <__sfp_lock_acquire>:
 8004ec0:	4801      	ldr	r0, [pc, #4]	@ (8004ec8 <__sfp_lock_acquire+0x8>)
 8004ec2:	f000 b934 	b.w	800512e <__retarget_lock_acquire_recursive>
 8004ec6:	bf00      	nop
 8004ec8:	20000431 	.word	0x20000431

08004ecc <__sfp_lock_release>:
 8004ecc:	4801      	ldr	r0, [pc, #4]	@ (8004ed4 <__sfp_lock_release+0x8>)
 8004ece:	f000 b92f 	b.w	8005130 <__retarget_lock_release_recursive>
 8004ed2:	bf00      	nop
 8004ed4:	20000431 	.word	0x20000431

08004ed8 <__sinit>:
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	4604      	mov	r4, r0
 8004edc:	f7ff fff0 	bl	8004ec0 <__sfp_lock_acquire>
 8004ee0:	6a23      	ldr	r3, [r4, #32]
 8004ee2:	b11b      	cbz	r3, 8004eec <__sinit+0x14>
 8004ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee8:	f7ff bff0 	b.w	8004ecc <__sfp_lock_release>
 8004eec:	4b04      	ldr	r3, [pc, #16]	@ (8004f00 <__sinit+0x28>)
 8004eee:	6223      	str	r3, [r4, #32]
 8004ef0:	4b04      	ldr	r3, [pc, #16]	@ (8004f04 <__sinit+0x2c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1f5      	bne.n	8004ee4 <__sinit+0xc>
 8004ef8:	f7ff ffc4 	bl	8004e84 <global_stdio_init.part.0>
 8004efc:	e7f2      	b.n	8004ee4 <__sinit+0xc>
 8004efe:	bf00      	nop
 8004f00:	08004e45 	.word	0x08004e45
 8004f04:	20000428 	.word	0x20000428

08004f08 <_fwalk_sglue>:
 8004f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f0c:	4607      	mov	r7, r0
 8004f0e:	4688      	mov	r8, r1
 8004f10:	4614      	mov	r4, r2
 8004f12:	2600      	movs	r6, #0
 8004f14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f18:	f1b9 0901 	subs.w	r9, r9, #1
 8004f1c:	d505      	bpl.n	8004f2a <_fwalk_sglue+0x22>
 8004f1e:	6824      	ldr	r4, [r4, #0]
 8004f20:	2c00      	cmp	r4, #0
 8004f22:	d1f7      	bne.n	8004f14 <_fwalk_sglue+0xc>
 8004f24:	4630      	mov	r0, r6
 8004f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f2a:	89ab      	ldrh	r3, [r5, #12]
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d907      	bls.n	8004f40 <_fwalk_sglue+0x38>
 8004f30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f34:	3301      	adds	r3, #1
 8004f36:	d003      	beq.n	8004f40 <_fwalk_sglue+0x38>
 8004f38:	4629      	mov	r1, r5
 8004f3a:	4638      	mov	r0, r7
 8004f3c:	47c0      	blx	r8
 8004f3e:	4306      	orrs	r6, r0
 8004f40:	3568      	adds	r5, #104	@ 0x68
 8004f42:	e7e9      	b.n	8004f18 <_fwalk_sglue+0x10>

08004f44 <iprintf>:
 8004f44:	b40f      	push	{r0, r1, r2, r3}
 8004f46:	b507      	push	{r0, r1, r2, lr}
 8004f48:	4906      	ldr	r1, [pc, #24]	@ (8004f64 <iprintf+0x20>)
 8004f4a:	ab04      	add	r3, sp, #16
 8004f4c:	6808      	ldr	r0, [r1, #0]
 8004f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f52:	6881      	ldr	r1, [r0, #8]
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	f002 fcf5 	bl	8007944 <_vfiprintf_r>
 8004f5a:	b003      	add	sp, #12
 8004f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f60:	b004      	add	sp, #16
 8004f62:	4770      	bx	lr
 8004f64:	2000001c 	.word	0x2000001c

08004f68 <siprintf>:
 8004f68:	b40e      	push	{r1, r2, r3}
 8004f6a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f6e:	b510      	push	{r4, lr}
 8004f70:	2400      	movs	r4, #0
 8004f72:	b09d      	sub	sp, #116	@ 0x74
 8004f74:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f76:	9002      	str	r0, [sp, #8]
 8004f78:	9006      	str	r0, [sp, #24]
 8004f7a:	9107      	str	r1, [sp, #28]
 8004f7c:	9104      	str	r1, [sp, #16]
 8004f7e:	4809      	ldr	r0, [pc, #36]	@ (8004fa4 <siprintf+0x3c>)
 8004f80:	4909      	ldr	r1, [pc, #36]	@ (8004fa8 <siprintf+0x40>)
 8004f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f86:	9105      	str	r1, [sp, #20]
 8004f88:	6800      	ldr	r0, [r0, #0]
 8004f8a:	a902      	add	r1, sp, #8
 8004f8c:	9301      	str	r3, [sp, #4]
 8004f8e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004f90:	f002 fbb4 	bl	80076fc <_svfiprintf_r>
 8004f94:	9b02      	ldr	r3, [sp, #8]
 8004f96:	701c      	strb	r4, [r3, #0]
 8004f98:	b01d      	add	sp, #116	@ 0x74
 8004f9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f9e:	b003      	add	sp, #12
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	2000001c 	.word	0x2000001c
 8004fa8:	ffff0208 	.word	0xffff0208

08004fac <__sread>:
 8004fac:	b510      	push	{r4, lr}
 8004fae:	460c      	mov	r4, r1
 8004fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb4:	f000 f86c 	bl	8005090 <_read_r>
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	bfab      	itete	ge
 8004fbc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8004fc0:	181b      	addge	r3, r3, r0
 8004fc2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fc6:	bfac      	ite	ge
 8004fc8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fca:	81a3      	strhlt	r3, [r4, #12]
 8004fcc:	bd10      	pop	{r4, pc}

08004fce <__swrite>:
 8004fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd2:	461f      	mov	r7, r3
 8004fd4:	898b      	ldrh	r3, [r1, #12]
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	05db      	lsls	r3, r3, #23
 8004fda:	460c      	mov	r4, r1
 8004fdc:	4616      	mov	r6, r2
 8004fde:	d505      	bpl.n	8004fec <__swrite+0x1e>
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe8:	f000 f840 	bl	800506c <_lseek_r>
 8004fec:	89a3      	ldrh	r3, [r4, #12]
 8004fee:	4632      	mov	r2, r6
 8004ff0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ff4:	81a3      	strh	r3, [r4, #12]
 8004ff6:	4628      	mov	r0, r5
 8004ff8:	463b      	mov	r3, r7
 8004ffa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005002:	f000 b857 	b.w	80050b4 <_write_r>

08005006 <__sseek>:
 8005006:	b510      	push	{r4, lr}
 8005008:	460c      	mov	r4, r1
 800500a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500e:	f000 f82d 	bl	800506c <_lseek_r>
 8005012:	1c43      	adds	r3, r0, #1
 8005014:	89a3      	ldrh	r3, [r4, #12]
 8005016:	bf15      	itete	ne
 8005018:	6560      	strne	r0, [r4, #84]	@ 0x54
 800501a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800501e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005022:	81a3      	strheq	r3, [r4, #12]
 8005024:	bf18      	it	ne
 8005026:	81a3      	strhne	r3, [r4, #12]
 8005028:	bd10      	pop	{r4, pc}

0800502a <__sclose>:
 800502a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502e:	f000 b80d 	b.w	800504c <_close_r>

08005032 <memset>:
 8005032:	4603      	mov	r3, r0
 8005034:	4402      	add	r2, r0
 8005036:	4293      	cmp	r3, r2
 8005038:	d100      	bne.n	800503c <memset+0xa>
 800503a:	4770      	bx	lr
 800503c:	f803 1b01 	strb.w	r1, [r3], #1
 8005040:	e7f9      	b.n	8005036 <memset+0x4>
	...

08005044 <_localeconv_r>:
 8005044:	4800      	ldr	r0, [pc, #0]	@ (8005048 <_localeconv_r+0x4>)
 8005046:	4770      	bx	lr
 8005048:	2000015c 	.word	0x2000015c

0800504c <_close_r>:
 800504c:	b538      	push	{r3, r4, r5, lr}
 800504e:	2300      	movs	r3, #0
 8005050:	4d05      	ldr	r5, [pc, #20]	@ (8005068 <_close_r+0x1c>)
 8005052:	4604      	mov	r4, r0
 8005054:	4608      	mov	r0, r1
 8005056:	602b      	str	r3, [r5, #0]
 8005058:	f7fc fc07 	bl	800186a <_close>
 800505c:	1c43      	adds	r3, r0, #1
 800505e:	d102      	bne.n	8005066 <_close_r+0x1a>
 8005060:	682b      	ldr	r3, [r5, #0]
 8005062:	b103      	cbz	r3, 8005066 <_close_r+0x1a>
 8005064:	6023      	str	r3, [r4, #0]
 8005066:	bd38      	pop	{r3, r4, r5, pc}
 8005068:	2000042c 	.word	0x2000042c

0800506c <_lseek_r>:
 800506c:	b538      	push	{r3, r4, r5, lr}
 800506e:	4604      	mov	r4, r0
 8005070:	4608      	mov	r0, r1
 8005072:	4611      	mov	r1, r2
 8005074:	2200      	movs	r2, #0
 8005076:	4d05      	ldr	r5, [pc, #20]	@ (800508c <_lseek_r+0x20>)
 8005078:	602a      	str	r2, [r5, #0]
 800507a:	461a      	mov	r2, r3
 800507c:	f7fc fc19 	bl	80018b2 <_lseek>
 8005080:	1c43      	adds	r3, r0, #1
 8005082:	d102      	bne.n	800508a <_lseek_r+0x1e>
 8005084:	682b      	ldr	r3, [r5, #0]
 8005086:	b103      	cbz	r3, 800508a <_lseek_r+0x1e>
 8005088:	6023      	str	r3, [r4, #0]
 800508a:	bd38      	pop	{r3, r4, r5, pc}
 800508c:	2000042c 	.word	0x2000042c

08005090 <_read_r>:
 8005090:	b538      	push	{r3, r4, r5, lr}
 8005092:	4604      	mov	r4, r0
 8005094:	4608      	mov	r0, r1
 8005096:	4611      	mov	r1, r2
 8005098:	2200      	movs	r2, #0
 800509a:	4d05      	ldr	r5, [pc, #20]	@ (80050b0 <_read_r+0x20>)
 800509c:	602a      	str	r2, [r5, #0]
 800509e:	461a      	mov	r2, r3
 80050a0:	f7fc fbaa 	bl	80017f8 <_read>
 80050a4:	1c43      	adds	r3, r0, #1
 80050a6:	d102      	bne.n	80050ae <_read_r+0x1e>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	b103      	cbz	r3, 80050ae <_read_r+0x1e>
 80050ac:	6023      	str	r3, [r4, #0]
 80050ae:	bd38      	pop	{r3, r4, r5, pc}
 80050b0:	2000042c 	.word	0x2000042c

080050b4 <_write_r>:
 80050b4:	b538      	push	{r3, r4, r5, lr}
 80050b6:	4604      	mov	r4, r0
 80050b8:	4608      	mov	r0, r1
 80050ba:	4611      	mov	r1, r2
 80050bc:	2200      	movs	r2, #0
 80050be:	4d05      	ldr	r5, [pc, #20]	@ (80050d4 <_write_r+0x20>)
 80050c0:	602a      	str	r2, [r5, #0]
 80050c2:	461a      	mov	r2, r3
 80050c4:	f7fc fbb5 	bl	8001832 <_write>
 80050c8:	1c43      	adds	r3, r0, #1
 80050ca:	d102      	bne.n	80050d2 <_write_r+0x1e>
 80050cc:	682b      	ldr	r3, [r5, #0]
 80050ce:	b103      	cbz	r3, 80050d2 <_write_r+0x1e>
 80050d0:	6023      	str	r3, [r4, #0]
 80050d2:	bd38      	pop	{r3, r4, r5, pc}
 80050d4:	2000042c 	.word	0x2000042c

080050d8 <__errno>:
 80050d8:	4b01      	ldr	r3, [pc, #4]	@ (80050e0 <__errno+0x8>)
 80050da:	6818      	ldr	r0, [r3, #0]
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	2000001c 	.word	0x2000001c

080050e4 <__libc_init_array>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	2600      	movs	r6, #0
 80050e8:	4d0c      	ldr	r5, [pc, #48]	@ (800511c <__libc_init_array+0x38>)
 80050ea:	4c0d      	ldr	r4, [pc, #52]	@ (8005120 <__libc_init_array+0x3c>)
 80050ec:	1b64      	subs	r4, r4, r5
 80050ee:	10a4      	asrs	r4, r4, #2
 80050f0:	42a6      	cmp	r6, r4
 80050f2:	d109      	bne.n	8005108 <__libc_init_array+0x24>
 80050f4:	f003 fb6c 	bl	80087d0 <_init>
 80050f8:	2600      	movs	r6, #0
 80050fa:	4d0a      	ldr	r5, [pc, #40]	@ (8005124 <__libc_init_array+0x40>)
 80050fc:	4c0a      	ldr	r4, [pc, #40]	@ (8005128 <__libc_init_array+0x44>)
 80050fe:	1b64      	subs	r4, r4, r5
 8005100:	10a4      	asrs	r4, r4, #2
 8005102:	42a6      	cmp	r6, r4
 8005104:	d105      	bne.n	8005112 <__libc_init_array+0x2e>
 8005106:	bd70      	pop	{r4, r5, r6, pc}
 8005108:	f855 3b04 	ldr.w	r3, [r5], #4
 800510c:	4798      	blx	r3
 800510e:	3601      	adds	r6, #1
 8005110:	e7ee      	b.n	80050f0 <__libc_init_array+0xc>
 8005112:	f855 3b04 	ldr.w	r3, [r5], #4
 8005116:	4798      	blx	r3
 8005118:	3601      	adds	r6, #1
 800511a:	e7f2      	b.n	8005102 <__libc_init_array+0x1e>
 800511c:	08008c4c 	.word	0x08008c4c
 8005120:	08008c4c 	.word	0x08008c4c
 8005124:	08008c4c 	.word	0x08008c4c
 8005128:	08008c50 	.word	0x08008c50

0800512c <__retarget_lock_init_recursive>:
 800512c:	4770      	bx	lr

0800512e <__retarget_lock_acquire_recursive>:
 800512e:	4770      	bx	lr

08005130 <__retarget_lock_release_recursive>:
 8005130:	4770      	bx	lr

08005132 <memchr>:
 8005132:	4603      	mov	r3, r0
 8005134:	b510      	push	{r4, lr}
 8005136:	b2c9      	uxtb	r1, r1
 8005138:	4402      	add	r2, r0
 800513a:	4293      	cmp	r3, r2
 800513c:	4618      	mov	r0, r3
 800513e:	d101      	bne.n	8005144 <memchr+0x12>
 8005140:	2000      	movs	r0, #0
 8005142:	e003      	b.n	800514c <memchr+0x1a>
 8005144:	7804      	ldrb	r4, [r0, #0]
 8005146:	3301      	adds	r3, #1
 8005148:	428c      	cmp	r4, r1
 800514a:	d1f6      	bne.n	800513a <memchr+0x8>
 800514c:	bd10      	pop	{r4, pc}
	...

08005150 <nanf>:
 8005150:	4800      	ldr	r0, [pc, #0]	@ (8005154 <nanf+0x4>)
 8005152:	4770      	bx	lr
 8005154:	7fc00000 	.word	0x7fc00000

08005158 <quorem>:
 8005158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515c:	6903      	ldr	r3, [r0, #16]
 800515e:	690c      	ldr	r4, [r1, #16]
 8005160:	4607      	mov	r7, r0
 8005162:	42a3      	cmp	r3, r4
 8005164:	db7e      	blt.n	8005264 <quorem+0x10c>
 8005166:	3c01      	subs	r4, #1
 8005168:	00a3      	lsls	r3, r4, #2
 800516a:	f100 0514 	add.w	r5, r0, #20
 800516e:	f101 0814 	add.w	r8, r1, #20
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005178:	9301      	str	r3, [sp, #4]
 800517a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800517e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005182:	3301      	adds	r3, #1
 8005184:	429a      	cmp	r2, r3
 8005186:	fbb2 f6f3 	udiv	r6, r2, r3
 800518a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800518e:	d32e      	bcc.n	80051ee <quorem+0x96>
 8005190:	f04f 0a00 	mov.w	sl, #0
 8005194:	46c4      	mov	ip, r8
 8005196:	46ae      	mov	lr, r5
 8005198:	46d3      	mov	fp, sl
 800519a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800519e:	b298      	uxth	r0, r3
 80051a0:	fb06 a000 	mla	r0, r6, r0, sl
 80051a4:	0c1b      	lsrs	r3, r3, #16
 80051a6:	0c02      	lsrs	r2, r0, #16
 80051a8:	fb06 2303 	mla	r3, r6, r3, r2
 80051ac:	f8de 2000 	ldr.w	r2, [lr]
 80051b0:	b280      	uxth	r0, r0
 80051b2:	b292      	uxth	r2, r2
 80051b4:	1a12      	subs	r2, r2, r0
 80051b6:	445a      	add	r2, fp
 80051b8:	f8de 0000 	ldr.w	r0, [lr]
 80051bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051ca:	b292      	uxth	r2, r2
 80051cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051d0:	45e1      	cmp	r9, ip
 80051d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051d6:	f84e 2b04 	str.w	r2, [lr], #4
 80051da:	d2de      	bcs.n	800519a <quorem+0x42>
 80051dc:	9b00      	ldr	r3, [sp, #0]
 80051de:	58eb      	ldr	r3, [r5, r3]
 80051e0:	b92b      	cbnz	r3, 80051ee <quorem+0x96>
 80051e2:	9b01      	ldr	r3, [sp, #4]
 80051e4:	3b04      	subs	r3, #4
 80051e6:	429d      	cmp	r5, r3
 80051e8:	461a      	mov	r2, r3
 80051ea:	d32f      	bcc.n	800524c <quorem+0xf4>
 80051ec:	613c      	str	r4, [r7, #16]
 80051ee:	4638      	mov	r0, r7
 80051f0:	f001 f9c8 	bl	8006584 <__mcmp>
 80051f4:	2800      	cmp	r0, #0
 80051f6:	db25      	blt.n	8005244 <quorem+0xec>
 80051f8:	4629      	mov	r1, r5
 80051fa:	2000      	movs	r0, #0
 80051fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8005200:	f8d1 c000 	ldr.w	ip, [r1]
 8005204:	fa1f fe82 	uxth.w	lr, r2
 8005208:	fa1f f38c 	uxth.w	r3, ip
 800520c:	eba3 030e 	sub.w	r3, r3, lr
 8005210:	4403      	add	r3, r0
 8005212:	0c12      	lsrs	r2, r2, #16
 8005214:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005218:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800521c:	b29b      	uxth	r3, r3
 800521e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005222:	45c1      	cmp	r9, r8
 8005224:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005228:	f841 3b04 	str.w	r3, [r1], #4
 800522c:	d2e6      	bcs.n	80051fc <quorem+0xa4>
 800522e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005232:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005236:	b922      	cbnz	r2, 8005242 <quorem+0xea>
 8005238:	3b04      	subs	r3, #4
 800523a:	429d      	cmp	r5, r3
 800523c:	461a      	mov	r2, r3
 800523e:	d30b      	bcc.n	8005258 <quorem+0x100>
 8005240:	613c      	str	r4, [r7, #16]
 8005242:	3601      	adds	r6, #1
 8005244:	4630      	mov	r0, r6
 8005246:	b003      	add	sp, #12
 8005248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524c:	6812      	ldr	r2, [r2, #0]
 800524e:	3b04      	subs	r3, #4
 8005250:	2a00      	cmp	r2, #0
 8005252:	d1cb      	bne.n	80051ec <quorem+0x94>
 8005254:	3c01      	subs	r4, #1
 8005256:	e7c6      	b.n	80051e6 <quorem+0x8e>
 8005258:	6812      	ldr	r2, [r2, #0]
 800525a:	3b04      	subs	r3, #4
 800525c:	2a00      	cmp	r2, #0
 800525e:	d1ef      	bne.n	8005240 <quorem+0xe8>
 8005260:	3c01      	subs	r4, #1
 8005262:	e7ea      	b.n	800523a <quorem+0xe2>
 8005264:	2000      	movs	r0, #0
 8005266:	e7ee      	b.n	8005246 <quorem+0xee>

08005268 <_dtoa_r>:
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	4614      	mov	r4, r2
 800526e:	461d      	mov	r5, r3
 8005270:	69c7      	ldr	r7, [r0, #28]
 8005272:	b097      	sub	sp, #92	@ 0x5c
 8005274:	4681      	mov	r9, r0
 8005276:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800527a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800527c:	b97f      	cbnz	r7, 800529e <_dtoa_r+0x36>
 800527e:	2010      	movs	r0, #16
 8005280:	f000 fe0e 	bl	8005ea0 <malloc>
 8005284:	4602      	mov	r2, r0
 8005286:	f8c9 001c 	str.w	r0, [r9, #28]
 800528a:	b920      	cbnz	r0, 8005296 <_dtoa_r+0x2e>
 800528c:	21ef      	movs	r1, #239	@ 0xef
 800528e:	4bac      	ldr	r3, [pc, #688]	@ (8005540 <_dtoa_r+0x2d8>)
 8005290:	48ac      	ldr	r0, [pc, #688]	@ (8005544 <_dtoa_r+0x2dc>)
 8005292:	f002 fdfb 	bl	8007e8c <__assert_func>
 8005296:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800529a:	6007      	str	r7, [r0, #0]
 800529c:	60c7      	str	r7, [r0, #12]
 800529e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052a2:	6819      	ldr	r1, [r3, #0]
 80052a4:	b159      	cbz	r1, 80052be <_dtoa_r+0x56>
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	2301      	movs	r3, #1
 80052aa:	4093      	lsls	r3, r2
 80052ac:	604a      	str	r2, [r1, #4]
 80052ae:	608b      	str	r3, [r1, #8]
 80052b0:	4648      	mov	r0, r9
 80052b2:	f000 feeb 	bl	800608c <_Bfree>
 80052b6:	2200      	movs	r2, #0
 80052b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	1e2b      	subs	r3, r5, #0
 80052c0:	bfaf      	iteee	ge
 80052c2:	2300      	movge	r3, #0
 80052c4:	2201      	movlt	r2, #1
 80052c6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052ca:	9307      	strlt	r3, [sp, #28]
 80052cc:	bfa8      	it	ge
 80052ce:	6033      	strge	r3, [r6, #0]
 80052d0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80052d4:	4b9c      	ldr	r3, [pc, #624]	@ (8005548 <_dtoa_r+0x2e0>)
 80052d6:	bfb8      	it	lt
 80052d8:	6032      	strlt	r2, [r6, #0]
 80052da:	ea33 0308 	bics.w	r3, r3, r8
 80052de:	d112      	bne.n	8005306 <_dtoa_r+0x9e>
 80052e0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052e4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80052ec:	4323      	orrs	r3, r4
 80052ee:	f000 855e 	beq.w	8005dae <_dtoa_r+0xb46>
 80052f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80052f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800554c <_dtoa_r+0x2e4>
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 8560 	beq.w	8005dbe <_dtoa_r+0xb56>
 80052fe:	f10a 0303 	add.w	r3, sl, #3
 8005302:	f000 bd5a 	b.w	8005dba <_dtoa_r+0xb52>
 8005306:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800530a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800530e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005312:	2200      	movs	r2, #0
 8005314:	2300      	movs	r3, #0
 8005316:	f7fb fb47 	bl	80009a8 <__aeabi_dcmpeq>
 800531a:	4607      	mov	r7, r0
 800531c:	b158      	cbz	r0, 8005336 <_dtoa_r+0xce>
 800531e:	2301      	movs	r3, #1
 8005320:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005322:	6013      	str	r3, [r2, #0]
 8005324:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005326:	b113      	cbz	r3, 800532e <_dtoa_r+0xc6>
 8005328:	4b89      	ldr	r3, [pc, #548]	@ (8005550 <_dtoa_r+0x2e8>)
 800532a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800532c:	6013      	str	r3, [r2, #0]
 800532e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005554 <_dtoa_r+0x2ec>
 8005332:	f000 bd44 	b.w	8005dbe <_dtoa_r+0xb56>
 8005336:	ab14      	add	r3, sp, #80	@ 0x50
 8005338:	9301      	str	r3, [sp, #4]
 800533a:	ab15      	add	r3, sp, #84	@ 0x54
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	4648      	mov	r0, r9
 8005340:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005344:	f001 fa36 	bl	80067b4 <__d2b>
 8005348:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800534c:	9003      	str	r0, [sp, #12]
 800534e:	2e00      	cmp	r6, #0
 8005350:	d078      	beq.n	8005444 <_dtoa_r+0x1dc>
 8005352:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005356:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005358:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800535c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005360:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005364:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005368:	9712      	str	r7, [sp, #72]	@ 0x48
 800536a:	4619      	mov	r1, r3
 800536c:	2200      	movs	r2, #0
 800536e:	4b7a      	ldr	r3, [pc, #488]	@ (8005558 <_dtoa_r+0x2f0>)
 8005370:	f7fa fefa 	bl	8000168 <__aeabi_dsub>
 8005374:	a36c      	add	r3, pc, #432	@ (adr r3, 8005528 <_dtoa_r+0x2c0>)
 8005376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537a:	f7fb f8ad 	bl	80004d8 <__aeabi_dmul>
 800537e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005530 <_dtoa_r+0x2c8>)
 8005380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005384:	f7fa fef2 	bl	800016c <__adddf3>
 8005388:	4604      	mov	r4, r0
 800538a:	4630      	mov	r0, r6
 800538c:	460d      	mov	r5, r1
 800538e:	f7fb f839 	bl	8000404 <__aeabi_i2d>
 8005392:	a369      	add	r3, pc, #420	@ (adr r3, 8005538 <_dtoa_r+0x2d0>)
 8005394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005398:	f7fb f89e 	bl	80004d8 <__aeabi_dmul>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4620      	mov	r0, r4
 80053a2:	4629      	mov	r1, r5
 80053a4:	f7fa fee2 	bl	800016c <__adddf3>
 80053a8:	4604      	mov	r4, r0
 80053aa:	460d      	mov	r5, r1
 80053ac:	f7fb fb44 	bl	8000a38 <__aeabi_d2iz>
 80053b0:	2200      	movs	r2, #0
 80053b2:	4607      	mov	r7, r0
 80053b4:	2300      	movs	r3, #0
 80053b6:	4620      	mov	r0, r4
 80053b8:	4629      	mov	r1, r5
 80053ba:	f7fb faff 	bl	80009bc <__aeabi_dcmplt>
 80053be:	b140      	cbz	r0, 80053d2 <_dtoa_r+0x16a>
 80053c0:	4638      	mov	r0, r7
 80053c2:	f7fb f81f 	bl	8000404 <__aeabi_i2d>
 80053c6:	4622      	mov	r2, r4
 80053c8:	462b      	mov	r3, r5
 80053ca:	f7fb faed 	bl	80009a8 <__aeabi_dcmpeq>
 80053ce:	b900      	cbnz	r0, 80053d2 <_dtoa_r+0x16a>
 80053d0:	3f01      	subs	r7, #1
 80053d2:	2f16      	cmp	r7, #22
 80053d4:	d854      	bhi.n	8005480 <_dtoa_r+0x218>
 80053d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053da:	4b60      	ldr	r3, [pc, #384]	@ (800555c <_dtoa_r+0x2f4>)
 80053dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f7fb faea 	bl	80009bc <__aeabi_dcmplt>
 80053e8:	2800      	cmp	r0, #0
 80053ea:	d04b      	beq.n	8005484 <_dtoa_r+0x21c>
 80053ec:	2300      	movs	r3, #0
 80053ee:	3f01      	subs	r7, #1
 80053f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80053f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053f4:	1b9b      	subs	r3, r3, r6
 80053f6:	1e5a      	subs	r2, r3, #1
 80053f8:	bf49      	itett	mi
 80053fa:	f1c3 0301 	rsbmi	r3, r3, #1
 80053fe:	2300      	movpl	r3, #0
 8005400:	9304      	strmi	r3, [sp, #16]
 8005402:	2300      	movmi	r3, #0
 8005404:	9209      	str	r2, [sp, #36]	@ 0x24
 8005406:	bf54      	ite	pl
 8005408:	9304      	strpl	r3, [sp, #16]
 800540a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800540c:	2f00      	cmp	r7, #0
 800540e:	db3b      	blt.n	8005488 <_dtoa_r+0x220>
 8005410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005412:	970e      	str	r7, [sp, #56]	@ 0x38
 8005414:	443b      	add	r3, r7
 8005416:	9309      	str	r3, [sp, #36]	@ 0x24
 8005418:	2300      	movs	r3, #0
 800541a:	930a      	str	r3, [sp, #40]	@ 0x28
 800541c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800541e:	2b09      	cmp	r3, #9
 8005420:	d865      	bhi.n	80054ee <_dtoa_r+0x286>
 8005422:	2b05      	cmp	r3, #5
 8005424:	bfc4      	itt	gt
 8005426:	3b04      	subgt	r3, #4
 8005428:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800542a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800542c:	bfc8      	it	gt
 800542e:	2400      	movgt	r4, #0
 8005430:	f1a3 0302 	sub.w	r3, r3, #2
 8005434:	bfd8      	it	le
 8005436:	2401      	movle	r4, #1
 8005438:	2b03      	cmp	r3, #3
 800543a:	d864      	bhi.n	8005506 <_dtoa_r+0x29e>
 800543c:	e8df f003 	tbb	[pc, r3]
 8005440:	2c385553 	.word	0x2c385553
 8005444:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005448:	441e      	add	r6, r3
 800544a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800544e:	2b20      	cmp	r3, #32
 8005450:	bfc1      	itttt	gt
 8005452:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005456:	fa08 f803 	lslgt.w	r8, r8, r3
 800545a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800545e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005462:	bfd6      	itet	le
 8005464:	f1c3 0320 	rsble	r3, r3, #32
 8005468:	ea48 0003 	orrgt.w	r0, r8, r3
 800546c:	fa04 f003 	lslle.w	r0, r4, r3
 8005470:	f7fa ffb8 	bl	80003e4 <__aeabi_ui2d>
 8005474:	2201      	movs	r2, #1
 8005476:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800547a:	3e01      	subs	r6, #1
 800547c:	9212      	str	r2, [sp, #72]	@ 0x48
 800547e:	e774      	b.n	800536a <_dtoa_r+0x102>
 8005480:	2301      	movs	r3, #1
 8005482:	e7b5      	b.n	80053f0 <_dtoa_r+0x188>
 8005484:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005486:	e7b4      	b.n	80053f2 <_dtoa_r+0x18a>
 8005488:	9b04      	ldr	r3, [sp, #16]
 800548a:	1bdb      	subs	r3, r3, r7
 800548c:	9304      	str	r3, [sp, #16]
 800548e:	427b      	negs	r3, r7
 8005490:	930a      	str	r3, [sp, #40]	@ 0x28
 8005492:	2300      	movs	r3, #0
 8005494:	930e      	str	r3, [sp, #56]	@ 0x38
 8005496:	e7c1      	b.n	800541c <_dtoa_r+0x1b4>
 8005498:	2301      	movs	r3, #1
 800549a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800549c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800549e:	eb07 0b03 	add.w	fp, r7, r3
 80054a2:	f10b 0301 	add.w	r3, fp, #1
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	9308      	str	r3, [sp, #32]
 80054aa:	bfb8      	it	lt
 80054ac:	2301      	movlt	r3, #1
 80054ae:	e006      	b.n	80054be <_dtoa_r+0x256>
 80054b0:	2301      	movs	r3, #1
 80054b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	dd28      	ble.n	800550c <_dtoa_r+0x2a4>
 80054ba:	469b      	mov	fp, r3
 80054bc:	9308      	str	r3, [sp, #32]
 80054be:	2100      	movs	r1, #0
 80054c0:	2204      	movs	r2, #4
 80054c2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80054c6:	f102 0514 	add.w	r5, r2, #20
 80054ca:	429d      	cmp	r5, r3
 80054cc:	d926      	bls.n	800551c <_dtoa_r+0x2b4>
 80054ce:	6041      	str	r1, [r0, #4]
 80054d0:	4648      	mov	r0, r9
 80054d2:	f000 fd9b 	bl	800600c <_Balloc>
 80054d6:	4682      	mov	sl, r0
 80054d8:	2800      	cmp	r0, #0
 80054da:	d143      	bne.n	8005564 <_dtoa_r+0x2fc>
 80054dc:	4602      	mov	r2, r0
 80054de:	f240 11af 	movw	r1, #431	@ 0x1af
 80054e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005560 <_dtoa_r+0x2f8>)
 80054e4:	e6d4      	b.n	8005290 <_dtoa_r+0x28>
 80054e6:	2300      	movs	r3, #0
 80054e8:	e7e3      	b.n	80054b2 <_dtoa_r+0x24a>
 80054ea:	2300      	movs	r3, #0
 80054ec:	e7d5      	b.n	800549a <_dtoa_r+0x232>
 80054ee:	2401      	movs	r4, #1
 80054f0:	2300      	movs	r3, #0
 80054f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80054f4:	9320      	str	r3, [sp, #128]	@ 0x80
 80054f6:	f04f 3bff 	mov.w	fp, #4294967295
 80054fa:	2200      	movs	r2, #0
 80054fc:	2312      	movs	r3, #18
 80054fe:	f8cd b020 	str.w	fp, [sp, #32]
 8005502:	9221      	str	r2, [sp, #132]	@ 0x84
 8005504:	e7db      	b.n	80054be <_dtoa_r+0x256>
 8005506:	2301      	movs	r3, #1
 8005508:	930b      	str	r3, [sp, #44]	@ 0x2c
 800550a:	e7f4      	b.n	80054f6 <_dtoa_r+0x28e>
 800550c:	f04f 0b01 	mov.w	fp, #1
 8005510:	465b      	mov	r3, fp
 8005512:	f8cd b020 	str.w	fp, [sp, #32]
 8005516:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800551a:	e7d0      	b.n	80054be <_dtoa_r+0x256>
 800551c:	3101      	adds	r1, #1
 800551e:	0052      	lsls	r2, r2, #1
 8005520:	e7d1      	b.n	80054c6 <_dtoa_r+0x25e>
 8005522:	bf00      	nop
 8005524:	f3af 8000 	nop.w
 8005528:	636f4361 	.word	0x636f4361
 800552c:	3fd287a7 	.word	0x3fd287a7
 8005530:	8b60c8b3 	.word	0x8b60c8b3
 8005534:	3fc68a28 	.word	0x3fc68a28
 8005538:	509f79fb 	.word	0x509f79fb
 800553c:	3fd34413 	.word	0x3fd34413
 8005540:	08008864 	.word	0x08008864
 8005544:	0800887b 	.word	0x0800887b
 8005548:	7ff00000 	.word	0x7ff00000
 800554c:	08008860 	.word	0x08008860
 8005550:	0800882f 	.word	0x0800882f
 8005554:	0800882e 	.word	0x0800882e
 8005558:	3ff80000 	.word	0x3ff80000
 800555c:	08008a28 	.word	0x08008a28
 8005560:	080088d3 	.word	0x080088d3
 8005564:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005568:	6018      	str	r0, [r3, #0]
 800556a:	9b08      	ldr	r3, [sp, #32]
 800556c:	2b0e      	cmp	r3, #14
 800556e:	f200 80a1 	bhi.w	80056b4 <_dtoa_r+0x44c>
 8005572:	2c00      	cmp	r4, #0
 8005574:	f000 809e 	beq.w	80056b4 <_dtoa_r+0x44c>
 8005578:	2f00      	cmp	r7, #0
 800557a:	dd33      	ble.n	80055e4 <_dtoa_r+0x37c>
 800557c:	4b9c      	ldr	r3, [pc, #624]	@ (80057f0 <_dtoa_r+0x588>)
 800557e:	f007 020f 	and.w	r2, r7, #15
 8005582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005586:	05f8      	lsls	r0, r7, #23
 8005588:	e9d3 3400 	ldrd	r3, r4, [r3]
 800558c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005590:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005594:	d516      	bpl.n	80055c4 <_dtoa_r+0x35c>
 8005596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800559a:	4b96      	ldr	r3, [pc, #600]	@ (80057f4 <_dtoa_r+0x58c>)
 800559c:	2603      	movs	r6, #3
 800559e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055a2:	f7fb f8c3 	bl	800072c <__aeabi_ddiv>
 80055a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055aa:	f004 040f 	and.w	r4, r4, #15
 80055ae:	4d91      	ldr	r5, [pc, #580]	@ (80057f4 <_dtoa_r+0x58c>)
 80055b0:	b954      	cbnz	r4, 80055c8 <_dtoa_r+0x360>
 80055b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ba:	f7fb f8b7 	bl	800072c <__aeabi_ddiv>
 80055be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055c2:	e028      	b.n	8005616 <_dtoa_r+0x3ae>
 80055c4:	2602      	movs	r6, #2
 80055c6:	e7f2      	b.n	80055ae <_dtoa_r+0x346>
 80055c8:	07e1      	lsls	r1, r4, #31
 80055ca:	d508      	bpl.n	80055de <_dtoa_r+0x376>
 80055cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055d4:	f7fa ff80 	bl	80004d8 <__aeabi_dmul>
 80055d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055dc:	3601      	adds	r6, #1
 80055de:	1064      	asrs	r4, r4, #1
 80055e0:	3508      	adds	r5, #8
 80055e2:	e7e5      	b.n	80055b0 <_dtoa_r+0x348>
 80055e4:	f000 80af 	beq.w	8005746 <_dtoa_r+0x4de>
 80055e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055ec:	427c      	negs	r4, r7
 80055ee:	4b80      	ldr	r3, [pc, #512]	@ (80057f0 <_dtoa_r+0x588>)
 80055f0:	f004 020f 	and.w	r2, r4, #15
 80055f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fc:	f7fa ff6c 	bl	80004d8 <__aeabi_dmul>
 8005600:	2602      	movs	r6, #2
 8005602:	2300      	movs	r3, #0
 8005604:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005608:	4d7a      	ldr	r5, [pc, #488]	@ (80057f4 <_dtoa_r+0x58c>)
 800560a:	1124      	asrs	r4, r4, #4
 800560c:	2c00      	cmp	r4, #0
 800560e:	f040 808f 	bne.w	8005730 <_dtoa_r+0x4c8>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1d3      	bne.n	80055be <_dtoa_r+0x356>
 8005616:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800561a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8094 	beq.w	800574a <_dtoa_r+0x4e2>
 8005622:	2200      	movs	r2, #0
 8005624:	4620      	mov	r0, r4
 8005626:	4629      	mov	r1, r5
 8005628:	4b73      	ldr	r3, [pc, #460]	@ (80057f8 <_dtoa_r+0x590>)
 800562a:	f7fb f9c7 	bl	80009bc <__aeabi_dcmplt>
 800562e:	2800      	cmp	r0, #0
 8005630:	f000 808b 	beq.w	800574a <_dtoa_r+0x4e2>
 8005634:	9b08      	ldr	r3, [sp, #32]
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 8087 	beq.w	800574a <_dtoa_r+0x4e2>
 800563c:	f1bb 0f00 	cmp.w	fp, #0
 8005640:	dd34      	ble.n	80056ac <_dtoa_r+0x444>
 8005642:	4620      	mov	r0, r4
 8005644:	2200      	movs	r2, #0
 8005646:	4629      	mov	r1, r5
 8005648:	4b6c      	ldr	r3, [pc, #432]	@ (80057fc <_dtoa_r+0x594>)
 800564a:	f7fa ff45 	bl	80004d8 <__aeabi_dmul>
 800564e:	465c      	mov	r4, fp
 8005650:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005654:	f107 38ff 	add.w	r8, r7, #4294967295
 8005658:	3601      	adds	r6, #1
 800565a:	4630      	mov	r0, r6
 800565c:	f7fa fed2 	bl	8000404 <__aeabi_i2d>
 8005660:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005664:	f7fa ff38 	bl	80004d8 <__aeabi_dmul>
 8005668:	2200      	movs	r2, #0
 800566a:	4b65      	ldr	r3, [pc, #404]	@ (8005800 <_dtoa_r+0x598>)
 800566c:	f7fa fd7e 	bl	800016c <__adddf3>
 8005670:	4605      	mov	r5, r0
 8005672:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005676:	2c00      	cmp	r4, #0
 8005678:	d16a      	bne.n	8005750 <_dtoa_r+0x4e8>
 800567a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800567e:	2200      	movs	r2, #0
 8005680:	4b60      	ldr	r3, [pc, #384]	@ (8005804 <_dtoa_r+0x59c>)
 8005682:	f7fa fd71 	bl	8000168 <__aeabi_dsub>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800568e:	462a      	mov	r2, r5
 8005690:	4633      	mov	r3, r6
 8005692:	f7fb f9b1 	bl	80009f8 <__aeabi_dcmpgt>
 8005696:	2800      	cmp	r0, #0
 8005698:	f040 8298 	bne.w	8005bcc <_dtoa_r+0x964>
 800569c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056a0:	462a      	mov	r2, r5
 80056a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056a6:	f7fb f989 	bl	80009bc <__aeabi_dcmplt>
 80056aa:	bb38      	cbnz	r0, 80056fc <_dtoa_r+0x494>
 80056ac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80056b0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80056b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	f2c0 8157 	blt.w	800596a <_dtoa_r+0x702>
 80056bc:	2f0e      	cmp	r7, #14
 80056be:	f300 8154 	bgt.w	800596a <_dtoa_r+0x702>
 80056c2:	4b4b      	ldr	r3, [pc, #300]	@ (80057f0 <_dtoa_r+0x588>)
 80056c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f280 80e5 	bge.w	80058a2 <_dtoa_r+0x63a>
 80056d8:	9b08      	ldr	r3, [sp, #32]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f300 80e1 	bgt.w	80058a2 <_dtoa_r+0x63a>
 80056e0:	d10c      	bne.n	80056fc <_dtoa_r+0x494>
 80056e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056e6:	2200      	movs	r2, #0
 80056e8:	4b46      	ldr	r3, [pc, #280]	@ (8005804 <_dtoa_r+0x59c>)
 80056ea:	f7fa fef5 	bl	80004d8 <__aeabi_dmul>
 80056ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056f2:	f7fb f977 	bl	80009e4 <__aeabi_dcmpge>
 80056f6:	2800      	cmp	r0, #0
 80056f8:	f000 8266 	beq.w	8005bc8 <_dtoa_r+0x960>
 80056fc:	2400      	movs	r4, #0
 80056fe:	4625      	mov	r5, r4
 8005700:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005702:	4656      	mov	r6, sl
 8005704:	ea6f 0803 	mvn.w	r8, r3
 8005708:	2700      	movs	r7, #0
 800570a:	4621      	mov	r1, r4
 800570c:	4648      	mov	r0, r9
 800570e:	f000 fcbd 	bl	800608c <_Bfree>
 8005712:	2d00      	cmp	r5, #0
 8005714:	f000 80bd 	beq.w	8005892 <_dtoa_r+0x62a>
 8005718:	b12f      	cbz	r7, 8005726 <_dtoa_r+0x4be>
 800571a:	42af      	cmp	r7, r5
 800571c:	d003      	beq.n	8005726 <_dtoa_r+0x4be>
 800571e:	4639      	mov	r1, r7
 8005720:	4648      	mov	r0, r9
 8005722:	f000 fcb3 	bl	800608c <_Bfree>
 8005726:	4629      	mov	r1, r5
 8005728:	4648      	mov	r0, r9
 800572a:	f000 fcaf 	bl	800608c <_Bfree>
 800572e:	e0b0      	b.n	8005892 <_dtoa_r+0x62a>
 8005730:	07e2      	lsls	r2, r4, #31
 8005732:	d505      	bpl.n	8005740 <_dtoa_r+0x4d8>
 8005734:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005738:	f7fa fece 	bl	80004d8 <__aeabi_dmul>
 800573c:	2301      	movs	r3, #1
 800573e:	3601      	adds	r6, #1
 8005740:	1064      	asrs	r4, r4, #1
 8005742:	3508      	adds	r5, #8
 8005744:	e762      	b.n	800560c <_dtoa_r+0x3a4>
 8005746:	2602      	movs	r6, #2
 8005748:	e765      	b.n	8005616 <_dtoa_r+0x3ae>
 800574a:	46b8      	mov	r8, r7
 800574c:	9c08      	ldr	r4, [sp, #32]
 800574e:	e784      	b.n	800565a <_dtoa_r+0x3f2>
 8005750:	4b27      	ldr	r3, [pc, #156]	@ (80057f0 <_dtoa_r+0x588>)
 8005752:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005754:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005758:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800575c:	4454      	add	r4, sl
 800575e:	2900      	cmp	r1, #0
 8005760:	d054      	beq.n	800580c <_dtoa_r+0x5a4>
 8005762:	2000      	movs	r0, #0
 8005764:	4928      	ldr	r1, [pc, #160]	@ (8005808 <_dtoa_r+0x5a0>)
 8005766:	f7fa ffe1 	bl	800072c <__aeabi_ddiv>
 800576a:	4633      	mov	r3, r6
 800576c:	462a      	mov	r2, r5
 800576e:	f7fa fcfb 	bl	8000168 <__aeabi_dsub>
 8005772:	4656      	mov	r6, sl
 8005774:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005778:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800577c:	f7fb f95c 	bl	8000a38 <__aeabi_d2iz>
 8005780:	4605      	mov	r5, r0
 8005782:	f7fa fe3f 	bl	8000404 <__aeabi_i2d>
 8005786:	4602      	mov	r2, r0
 8005788:	460b      	mov	r3, r1
 800578a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800578e:	f7fa fceb 	bl	8000168 <__aeabi_dsub>
 8005792:	4602      	mov	r2, r0
 8005794:	460b      	mov	r3, r1
 8005796:	3530      	adds	r5, #48	@ 0x30
 8005798:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800579c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057a0:	f806 5b01 	strb.w	r5, [r6], #1
 80057a4:	f7fb f90a 	bl	80009bc <__aeabi_dcmplt>
 80057a8:	2800      	cmp	r0, #0
 80057aa:	d172      	bne.n	8005892 <_dtoa_r+0x62a>
 80057ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057b0:	2000      	movs	r0, #0
 80057b2:	4911      	ldr	r1, [pc, #68]	@ (80057f8 <_dtoa_r+0x590>)
 80057b4:	f7fa fcd8 	bl	8000168 <__aeabi_dsub>
 80057b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057bc:	f7fb f8fe 	bl	80009bc <__aeabi_dcmplt>
 80057c0:	2800      	cmp	r0, #0
 80057c2:	f040 80b4 	bne.w	800592e <_dtoa_r+0x6c6>
 80057c6:	42a6      	cmp	r6, r4
 80057c8:	f43f af70 	beq.w	80056ac <_dtoa_r+0x444>
 80057cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057d0:	2200      	movs	r2, #0
 80057d2:	4b0a      	ldr	r3, [pc, #40]	@ (80057fc <_dtoa_r+0x594>)
 80057d4:	f7fa fe80 	bl	80004d8 <__aeabi_dmul>
 80057d8:	2200      	movs	r2, #0
 80057da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057e2:	4b06      	ldr	r3, [pc, #24]	@ (80057fc <_dtoa_r+0x594>)
 80057e4:	f7fa fe78 	bl	80004d8 <__aeabi_dmul>
 80057e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80057ec:	e7c4      	b.n	8005778 <_dtoa_r+0x510>
 80057ee:	bf00      	nop
 80057f0:	08008a28 	.word	0x08008a28
 80057f4:	08008a00 	.word	0x08008a00
 80057f8:	3ff00000 	.word	0x3ff00000
 80057fc:	40240000 	.word	0x40240000
 8005800:	401c0000 	.word	0x401c0000
 8005804:	40140000 	.word	0x40140000
 8005808:	3fe00000 	.word	0x3fe00000
 800580c:	4631      	mov	r1, r6
 800580e:	4628      	mov	r0, r5
 8005810:	f7fa fe62 	bl	80004d8 <__aeabi_dmul>
 8005814:	4656      	mov	r6, sl
 8005816:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800581a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800581c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005820:	f7fb f90a 	bl	8000a38 <__aeabi_d2iz>
 8005824:	4605      	mov	r5, r0
 8005826:	f7fa fded 	bl	8000404 <__aeabi_i2d>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005832:	f7fa fc99 	bl	8000168 <__aeabi_dsub>
 8005836:	4602      	mov	r2, r0
 8005838:	460b      	mov	r3, r1
 800583a:	3530      	adds	r5, #48	@ 0x30
 800583c:	f806 5b01 	strb.w	r5, [r6], #1
 8005840:	42a6      	cmp	r6, r4
 8005842:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005846:	f04f 0200 	mov.w	r2, #0
 800584a:	d124      	bne.n	8005896 <_dtoa_r+0x62e>
 800584c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005850:	4bae      	ldr	r3, [pc, #696]	@ (8005b0c <_dtoa_r+0x8a4>)
 8005852:	f7fa fc8b 	bl	800016c <__adddf3>
 8005856:	4602      	mov	r2, r0
 8005858:	460b      	mov	r3, r1
 800585a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800585e:	f7fb f8cb 	bl	80009f8 <__aeabi_dcmpgt>
 8005862:	2800      	cmp	r0, #0
 8005864:	d163      	bne.n	800592e <_dtoa_r+0x6c6>
 8005866:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800586a:	2000      	movs	r0, #0
 800586c:	49a7      	ldr	r1, [pc, #668]	@ (8005b0c <_dtoa_r+0x8a4>)
 800586e:	f7fa fc7b 	bl	8000168 <__aeabi_dsub>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800587a:	f7fb f89f 	bl	80009bc <__aeabi_dcmplt>
 800587e:	2800      	cmp	r0, #0
 8005880:	f43f af14 	beq.w	80056ac <_dtoa_r+0x444>
 8005884:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005886:	1e73      	subs	r3, r6, #1
 8005888:	9313      	str	r3, [sp, #76]	@ 0x4c
 800588a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800588e:	2b30      	cmp	r3, #48	@ 0x30
 8005890:	d0f8      	beq.n	8005884 <_dtoa_r+0x61c>
 8005892:	4647      	mov	r7, r8
 8005894:	e03b      	b.n	800590e <_dtoa_r+0x6a6>
 8005896:	4b9e      	ldr	r3, [pc, #632]	@ (8005b10 <_dtoa_r+0x8a8>)
 8005898:	f7fa fe1e 	bl	80004d8 <__aeabi_dmul>
 800589c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058a0:	e7bc      	b.n	800581c <_dtoa_r+0x5b4>
 80058a2:	4656      	mov	r6, sl
 80058a4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80058a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058ac:	4620      	mov	r0, r4
 80058ae:	4629      	mov	r1, r5
 80058b0:	f7fa ff3c 	bl	800072c <__aeabi_ddiv>
 80058b4:	f7fb f8c0 	bl	8000a38 <__aeabi_d2iz>
 80058b8:	4680      	mov	r8, r0
 80058ba:	f7fa fda3 	bl	8000404 <__aeabi_i2d>
 80058be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058c2:	f7fa fe09 	bl	80004d8 <__aeabi_dmul>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4620      	mov	r0, r4
 80058cc:	4629      	mov	r1, r5
 80058ce:	f7fa fc4b 	bl	8000168 <__aeabi_dsub>
 80058d2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058d6:	9d08      	ldr	r5, [sp, #32]
 80058d8:	f806 4b01 	strb.w	r4, [r6], #1
 80058dc:	eba6 040a 	sub.w	r4, r6, sl
 80058e0:	42a5      	cmp	r5, r4
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	d133      	bne.n	8005950 <_dtoa_r+0x6e8>
 80058e8:	f7fa fc40 	bl	800016c <__adddf3>
 80058ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058f0:	4604      	mov	r4, r0
 80058f2:	460d      	mov	r5, r1
 80058f4:	f7fb f880 	bl	80009f8 <__aeabi_dcmpgt>
 80058f8:	b9c0      	cbnz	r0, 800592c <_dtoa_r+0x6c4>
 80058fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058fe:	4620      	mov	r0, r4
 8005900:	4629      	mov	r1, r5
 8005902:	f7fb f851 	bl	80009a8 <__aeabi_dcmpeq>
 8005906:	b110      	cbz	r0, 800590e <_dtoa_r+0x6a6>
 8005908:	f018 0f01 	tst.w	r8, #1
 800590c:	d10e      	bne.n	800592c <_dtoa_r+0x6c4>
 800590e:	4648      	mov	r0, r9
 8005910:	9903      	ldr	r1, [sp, #12]
 8005912:	f000 fbbb 	bl	800608c <_Bfree>
 8005916:	2300      	movs	r3, #0
 8005918:	7033      	strb	r3, [r6, #0]
 800591a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800591c:	3701      	adds	r7, #1
 800591e:	601f      	str	r7, [r3, #0]
 8005920:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005922:	2b00      	cmp	r3, #0
 8005924:	f000 824b 	beq.w	8005dbe <_dtoa_r+0xb56>
 8005928:	601e      	str	r6, [r3, #0]
 800592a:	e248      	b.n	8005dbe <_dtoa_r+0xb56>
 800592c:	46b8      	mov	r8, r7
 800592e:	4633      	mov	r3, r6
 8005930:	461e      	mov	r6, r3
 8005932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005936:	2a39      	cmp	r2, #57	@ 0x39
 8005938:	d106      	bne.n	8005948 <_dtoa_r+0x6e0>
 800593a:	459a      	cmp	sl, r3
 800593c:	d1f8      	bne.n	8005930 <_dtoa_r+0x6c8>
 800593e:	2230      	movs	r2, #48	@ 0x30
 8005940:	f108 0801 	add.w	r8, r8, #1
 8005944:	f88a 2000 	strb.w	r2, [sl]
 8005948:	781a      	ldrb	r2, [r3, #0]
 800594a:	3201      	adds	r2, #1
 800594c:	701a      	strb	r2, [r3, #0]
 800594e:	e7a0      	b.n	8005892 <_dtoa_r+0x62a>
 8005950:	2200      	movs	r2, #0
 8005952:	4b6f      	ldr	r3, [pc, #444]	@ (8005b10 <_dtoa_r+0x8a8>)
 8005954:	f7fa fdc0 	bl	80004d8 <__aeabi_dmul>
 8005958:	2200      	movs	r2, #0
 800595a:	2300      	movs	r3, #0
 800595c:	4604      	mov	r4, r0
 800595e:	460d      	mov	r5, r1
 8005960:	f7fb f822 	bl	80009a8 <__aeabi_dcmpeq>
 8005964:	2800      	cmp	r0, #0
 8005966:	d09f      	beq.n	80058a8 <_dtoa_r+0x640>
 8005968:	e7d1      	b.n	800590e <_dtoa_r+0x6a6>
 800596a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800596c:	2a00      	cmp	r2, #0
 800596e:	f000 80ea 	beq.w	8005b46 <_dtoa_r+0x8de>
 8005972:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005974:	2a01      	cmp	r2, #1
 8005976:	f300 80cd 	bgt.w	8005b14 <_dtoa_r+0x8ac>
 800597a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800597c:	2a00      	cmp	r2, #0
 800597e:	f000 80c1 	beq.w	8005b04 <_dtoa_r+0x89c>
 8005982:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005986:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005988:	9e04      	ldr	r6, [sp, #16]
 800598a:	9a04      	ldr	r2, [sp, #16]
 800598c:	2101      	movs	r1, #1
 800598e:	441a      	add	r2, r3
 8005990:	9204      	str	r2, [sp, #16]
 8005992:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005994:	4648      	mov	r0, r9
 8005996:	441a      	add	r2, r3
 8005998:	9209      	str	r2, [sp, #36]	@ 0x24
 800599a:	f000 fc75 	bl	8006288 <__i2b>
 800599e:	4605      	mov	r5, r0
 80059a0:	b166      	cbz	r6, 80059bc <_dtoa_r+0x754>
 80059a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	dd09      	ble.n	80059bc <_dtoa_r+0x754>
 80059a8:	42b3      	cmp	r3, r6
 80059aa:	bfa8      	it	ge
 80059ac:	4633      	movge	r3, r6
 80059ae:	9a04      	ldr	r2, [sp, #16]
 80059b0:	1af6      	subs	r6, r6, r3
 80059b2:	1ad2      	subs	r2, r2, r3
 80059b4:	9204      	str	r2, [sp, #16]
 80059b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80059bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059be:	b30b      	cbz	r3, 8005a04 <_dtoa_r+0x79c>
 80059c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 80c6 	beq.w	8005b54 <_dtoa_r+0x8ec>
 80059c8:	2c00      	cmp	r4, #0
 80059ca:	f000 80c0 	beq.w	8005b4e <_dtoa_r+0x8e6>
 80059ce:	4629      	mov	r1, r5
 80059d0:	4622      	mov	r2, r4
 80059d2:	4648      	mov	r0, r9
 80059d4:	f000 fd10 	bl	80063f8 <__pow5mult>
 80059d8:	9a03      	ldr	r2, [sp, #12]
 80059da:	4601      	mov	r1, r0
 80059dc:	4605      	mov	r5, r0
 80059de:	4648      	mov	r0, r9
 80059e0:	f000 fc68 	bl	80062b4 <__multiply>
 80059e4:	9903      	ldr	r1, [sp, #12]
 80059e6:	4680      	mov	r8, r0
 80059e8:	4648      	mov	r0, r9
 80059ea:	f000 fb4f 	bl	800608c <_Bfree>
 80059ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059f0:	1b1b      	subs	r3, r3, r4
 80059f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80059f4:	f000 80b1 	beq.w	8005b5a <_dtoa_r+0x8f2>
 80059f8:	4641      	mov	r1, r8
 80059fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80059fc:	4648      	mov	r0, r9
 80059fe:	f000 fcfb 	bl	80063f8 <__pow5mult>
 8005a02:	9003      	str	r0, [sp, #12]
 8005a04:	2101      	movs	r1, #1
 8005a06:	4648      	mov	r0, r9
 8005a08:	f000 fc3e 	bl	8006288 <__i2b>
 8005a0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a0e:	4604      	mov	r4, r0
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 81d8 	beq.w	8005dc6 <_dtoa_r+0xb5e>
 8005a16:	461a      	mov	r2, r3
 8005a18:	4601      	mov	r1, r0
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	f000 fcec 	bl	80063f8 <__pow5mult>
 8005a20:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a22:	4604      	mov	r4, r0
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	f300 809f 	bgt.w	8005b68 <_dtoa_r+0x900>
 8005a2a:	9b06      	ldr	r3, [sp, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f040 8097 	bne.w	8005b60 <_dtoa_r+0x8f8>
 8005a32:	9b07      	ldr	r3, [sp, #28]
 8005a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f040 8093 	bne.w	8005b64 <_dtoa_r+0x8fc>
 8005a3e:	9b07      	ldr	r3, [sp, #28]
 8005a40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a44:	0d1b      	lsrs	r3, r3, #20
 8005a46:	051b      	lsls	r3, r3, #20
 8005a48:	b133      	cbz	r3, 8005a58 <_dtoa_r+0x7f0>
 8005a4a:	9b04      	ldr	r3, [sp, #16]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	9304      	str	r3, [sp, #16]
 8005a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a52:	3301      	adds	r3, #1
 8005a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a56:	2301      	movs	r3, #1
 8005a58:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f000 81b8 	beq.w	8005dd2 <_dtoa_r+0xb6a>
 8005a62:	6923      	ldr	r3, [r4, #16]
 8005a64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a68:	6918      	ldr	r0, [r3, #16]
 8005a6a:	f000 fbc1 	bl	80061f0 <__hi0bits>
 8005a6e:	f1c0 0020 	rsb	r0, r0, #32
 8005a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a74:	4418      	add	r0, r3
 8005a76:	f010 001f 	ands.w	r0, r0, #31
 8005a7a:	f000 8082 	beq.w	8005b82 <_dtoa_r+0x91a>
 8005a7e:	f1c0 0320 	rsb	r3, r0, #32
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	dd73      	ble.n	8005b6e <_dtoa_r+0x906>
 8005a86:	9b04      	ldr	r3, [sp, #16]
 8005a88:	f1c0 001c 	rsb	r0, r0, #28
 8005a8c:	4403      	add	r3, r0
 8005a8e:	9304      	str	r3, [sp, #16]
 8005a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a92:	4406      	add	r6, r0
 8005a94:	4403      	add	r3, r0
 8005a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a98:	9b04      	ldr	r3, [sp, #16]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	dd05      	ble.n	8005aaa <_dtoa_r+0x842>
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	4648      	mov	r0, r9
 8005aa2:	9903      	ldr	r1, [sp, #12]
 8005aa4:	f000 fd02 	bl	80064ac <__lshift>
 8005aa8:	9003      	str	r0, [sp, #12]
 8005aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	dd05      	ble.n	8005abc <_dtoa_r+0x854>
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	4648      	mov	r0, r9
 8005ab6:	f000 fcf9 	bl	80064ac <__lshift>
 8005aba:	4604      	mov	r4, r0
 8005abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d061      	beq.n	8005b86 <_dtoa_r+0x91e>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	9803      	ldr	r0, [sp, #12]
 8005ac6:	f000 fd5d 	bl	8006584 <__mcmp>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	da5b      	bge.n	8005b86 <_dtoa_r+0x91e>
 8005ace:	2300      	movs	r3, #0
 8005ad0:	220a      	movs	r2, #10
 8005ad2:	4648      	mov	r0, r9
 8005ad4:	9903      	ldr	r1, [sp, #12]
 8005ad6:	f000 fafb 	bl	80060d0 <__multadd>
 8005ada:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005adc:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ae0:	9003      	str	r0, [sp, #12]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 8177 	beq.w	8005dd6 <_dtoa_r+0xb6e>
 8005ae8:	4629      	mov	r1, r5
 8005aea:	2300      	movs	r3, #0
 8005aec:	220a      	movs	r2, #10
 8005aee:	4648      	mov	r0, r9
 8005af0:	f000 faee 	bl	80060d0 <__multadd>
 8005af4:	f1bb 0f00 	cmp.w	fp, #0
 8005af8:	4605      	mov	r5, r0
 8005afa:	dc6f      	bgt.n	8005bdc <_dtoa_r+0x974>
 8005afc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	dc49      	bgt.n	8005b96 <_dtoa_r+0x92e>
 8005b02:	e06b      	b.n	8005bdc <_dtoa_r+0x974>
 8005b04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b0a:	e73c      	b.n	8005986 <_dtoa_r+0x71e>
 8005b0c:	3fe00000 	.word	0x3fe00000
 8005b10:	40240000 	.word	0x40240000
 8005b14:	9b08      	ldr	r3, [sp, #32]
 8005b16:	1e5c      	subs	r4, r3, #1
 8005b18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b1a:	42a3      	cmp	r3, r4
 8005b1c:	db09      	blt.n	8005b32 <_dtoa_r+0x8ca>
 8005b1e:	1b1c      	subs	r4, r3, r4
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f6bf af30 	bge.w	8005988 <_dtoa_r+0x720>
 8005b28:	9b04      	ldr	r3, [sp, #16]
 8005b2a:	9a08      	ldr	r2, [sp, #32]
 8005b2c:	1a9e      	subs	r6, r3, r2
 8005b2e:	2300      	movs	r3, #0
 8005b30:	e72b      	b.n	800598a <_dtoa_r+0x722>
 8005b32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b36:	1ae3      	subs	r3, r4, r3
 8005b38:	441a      	add	r2, r3
 8005b3a:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b3c:	9e04      	ldr	r6, [sp, #16]
 8005b3e:	2400      	movs	r4, #0
 8005b40:	9b08      	ldr	r3, [sp, #32]
 8005b42:	920e      	str	r2, [sp, #56]	@ 0x38
 8005b44:	e721      	b.n	800598a <_dtoa_r+0x722>
 8005b46:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b48:	9e04      	ldr	r6, [sp, #16]
 8005b4a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b4c:	e728      	b.n	80059a0 <_dtoa_r+0x738>
 8005b4e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b52:	e751      	b.n	80059f8 <_dtoa_r+0x790>
 8005b54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b56:	9903      	ldr	r1, [sp, #12]
 8005b58:	e750      	b.n	80059fc <_dtoa_r+0x794>
 8005b5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b5e:	e751      	b.n	8005a04 <_dtoa_r+0x79c>
 8005b60:	2300      	movs	r3, #0
 8005b62:	e779      	b.n	8005a58 <_dtoa_r+0x7f0>
 8005b64:	9b06      	ldr	r3, [sp, #24]
 8005b66:	e777      	b.n	8005a58 <_dtoa_r+0x7f0>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b6c:	e779      	b.n	8005a62 <_dtoa_r+0x7fa>
 8005b6e:	d093      	beq.n	8005a98 <_dtoa_r+0x830>
 8005b70:	9a04      	ldr	r2, [sp, #16]
 8005b72:	331c      	adds	r3, #28
 8005b74:	441a      	add	r2, r3
 8005b76:	9204      	str	r2, [sp, #16]
 8005b78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b7a:	441e      	add	r6, r3
 8005b7c:	441a      	add	r2, r3
 8005b7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b80:	e78a      	b.n	8005a98 <_dtoa_r+0x830>
 8005b82:	4603      	mov	r3, r0
 8005b84:	e7f4      	b.n	8005b70 <_dtoa_r+0x908>
 8005b86:	9b08      	ldr	r3, [sp, #32]
 8005b88:	46b8      	mov	r8, r7
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	dc20      	bgt.n	8005bd0 <_dtoa_r+0x968>
 8005b8e:	469b      	mov	fp, r3
 8005b90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	dd1e      	ble.n	8005bd4 <_dtoa_r+0x96c>
 8005b96:	f1bb 0f00 	cmp.w	fp, #0
 8005b9a:	f47f adb1 	bne.w	8005700 <_dtoa_r+0x498>
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	465b      	mov	r3, fp
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	4648      	mov	r0, r9
 8005ba6:	f000 fa93 	bl	80060d0 <__multadd>
 8005baa:	4601      	mov	r1, r0
 8005bac:	4604      	mov	r4, r0
 8005bae:	9803      	ldr	r0, [sp, #12]
 8005bb0:	f000 fce8 	bl	8006584 <__mcmp>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	f77f ada3 	ble.w	8005700 <_dtoa_r+0x498>
 8005bba:	4656      	mov	r6, sl
 8005bbc:	2331      	movs	r3, #49	@ 0x31
 8005bbe:	f108 0801 	add.w	r8, r8, #1
 8005bc2:	f806 3b01 	strb.w	r3, [r6], #1
 8005bc6:	e59f      	b.n	8005708 <_dtoa_r+0x4a0>
 8005bc8:	46b8      	mov	r8, r7
 8005bca:	9c08      	ldr	r4, [sp, #32]
 8005bcc:	4625      	mov	r5, r4
 8005bce:	e7f4      	b.n	8005bba <_dtoa_r+0x952>
 8005bd0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005bd4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 8101 	beq.w	8005dde <_dtoa_r+0xb76>
 8005bdc:	2e00      	cmp	r6, #0
 8005bde:	dd05      	ble.n	8005bec <_dtoa_r+0x984>
 8005be0:	4629      	mov	r1, r5
 8005be2:	4632      	mov	r2, r6
 8005be4:	4648      	mov	r0, r9
 8005be6:	f000 fc61 	bl	80064ac <__lshift>
 8005bea:	4605      	mov	r5, r0
 8005bec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d05c      	beq.n	8005cac <_dtoa_r+0xa44>
 8005bf2:	4648      	mov	r0, r9
 8005bf4:	6869      	ldr	r1, [r5, #4]
 8005bf6:	f000 fa09 	bl	800600c <_Balloc>
 8005bfa:	4606      	mov	r6, r0
 8005bfc:	b928      	cbnz	r0, 8005c0a <_dtoa_r+0x9a2>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005c04:	4b80      	ldr	r3, [pc, #512]	@ (8005e08 <_dtoa_r+0xba0>)
 8005c06:	f7ff bb43 	b.w	8005290 <_dtoa_r+0x28>
 8005c0a:	692a      	ldr	r2, [r5, #16]
 8005c0c:	f105 010c 	add.w	r1, r5, #12
 8005c10:	3202      	adds	r2, #2
 8005c12:	0092      	lsls	r2, r2, #2
 8005c14:	300c      	adds	r0, #12
 8005c16:	f002 f925 	bl	8007e64 <memcpy>
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	4648      	mov	r0, r9
 8005c20:	f000 fc44 	bl	80064ac <__lshift>
 8005c24:	462f      	mov	r7, r5
 8005c26:	4605      	mov	r5, r0
 8005c28:	f10a 0301 	add.w	r3, sl, #1
 8005c2c:	9304      	str	r3, [sp, #16]
 8005c2e:	eb0a 030b 	add.w	r3, sl, fp
 8005c32:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c34:	9b06      	ldr	r3, [sp, #24]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c3c:	9b04      	ldr	r3, [sp, #16]
 8005c3e:	4621      	mov	r1, r4
 8005c40:	9803      	ldr	r0, [sp, #12]
 8005c42:	f103 3bff 	add.w	fp, r3, #4294967295
 8005c46:	f7ff fa87 	bl	8005158 <quorem>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	4639      	mov	r1, r7
 8005c4e:	3330      	adds	r3, #48	@ 0x30
 8005c50:	9006      	str	r0, [sp, #24]
 8005c52:	9803      	ldr	r0, [sp, #12]
 8005c54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c56:	f000 fc95 	bl	8006584 <__mcmp>
 8005c5a:	462a      	mov	r2, r5
 8005c5c:	9008      	str	r0, [sp, #32]
 8005c5e:	4621      	mov	r1, r4
 8005c60:	4648      	mov	r0, r9
 8005c62:	f000 fcab 	bl	80065bc <__mdiff>
 8005c66:	68c2      	ldr	r2, [r0, #12]
 8005c68:	4606      	mov	r6, r0
 8005c6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c6c:	bb02      	cbnz	r2, 8005cb0 <_dtoa_r+0xa48>
 8005c6e:	4601      	mov	r1, r0
 8005c70:	9803      	ldr	r0, [sp, #12]
 8005c72:	f000 fc87 	bl	8006584 <__mcmp>
 8005c76:	4602      	mov	r2, r0
 8005c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	4648      	mov	r0, r9
 8005c7e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005c82:	f000 fa03 	bl	800608c <_Bfree>
 8005c86:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c8a:	9e04      	ldr	r6, [sp, #16]
 8005c8c:	ea42 0103 	orr.w	r1, r2, r3
 8005c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c92:	4319      	orrs	r1, r3
 8005c94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c96:	d10d      	bne.n	8005cb4 <_dtoa_r+0xa4c>
 8005c98:	2b39      	cmp	r3, #57	@ 0x39
 8005c9a:	d027      	beq.n	8005cec <_dtoa_r+0xa84>
 8005c9c:	9a08      	ldr	r2, [sp, #32]
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	dd01      	ble.n	8005ca6 <_dtoa_r+0xa3e>
 8005ca2:	9b06      	ldr	r3, [sp, #24]
 8005ca4:	3331      	adds	r3, #49	@ 0x31
 8005ca6:	f88b 3000 	strb.w	r3, [fp]
 8005caa:	e52e      	b.n	800570a <_dtoa_r+0x4a2>
 8005cac:	4628      	mov	r0, r5
 8005cae:	e7b9      	b.n	8005c24 <_dtoa_r+0x9bc>
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	e7e2      	b.n	8005c7a <_dtoa_r+0xa12>
 8005cb4:	9908      	ldr	r1, [sp, #32]
 8005cb6:	2900      	cmp	r1, #0
 8005cb8:	db04      	blt.n	8005cc4 <_dtoa_r+0xa5c>
 8005cba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005cbc:	4301      	orrs	r1, r0
 8005cbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cc0:	4301      	orrs	r1, r0
 8005cc2:	d120      	bne.n	8005d06 <_dtoa_r+0xa9e>
 8005cc4:	2a00      	cmp	r2, #0
 8005cc6:	ddee      	ble.n	8005ca6 <_dtoa_r+0xa3e>
 8005cc8:	2201      	movs	r2, #1
 8005cca:	9903      	ldr	r1, [sp, #12]
 8005ccc:	4648      	mov	r0, r9
 8005cce:	9304      	str	r3, [sp, #16]
 8005cd0:	f000 fbec 	bl	80064ac <__lshift>
 8005cd4:	4621      	mov	r1, r4
 8005cd6:	9003      	str	r0, [sp, #12]
 8005cd8:	f000 fc54 	bl	8006584 <__mcmp>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	9b04      	ldr	r3, [sp, #16]
 8005ce0:	dc02      	bgt.n	8005ce8 <_dtoa_r+0xa80>
 8005ce2:	d1e0      	bne.n	8005ca6 <_dtoa_r+0xa3e>
 8005ce4:	07da      	lsls	r2, r3, #31
 8005ce6:	d5de      	bpl.n	8005ca6 <_dtoa_r+0xa3e>
 8005ce8:	2b39      	cmp	r3, #57	@ 0x39
 8005cea:	d1da      	bne.n	8005ca2 <_dtoa_r+0xa3a>
 8005cec:	2339      	movs	r3, #57	@ 0x39
 8005cee:	f88b 3000 	strb.w	r3, [fp]
 8005cf2:	4633      	mov	r3, r6
 8005cf4:	461e      	mov	r6, r3
 8005cf6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	2a39      	cmp	r2, #57	@ 0x39
 8005cfe:	d04e      	beq.n	8005d9e <_dtoa_r+0xb36>
 8005d00:	3201      	adds	r2, #1
 8005d02:	701a      	strb	r2, [r3, #0]
 8005d04:	e501      	b.n	800570a <_dtoa_r+0x4a2>
 8005d06:	2a00      	cmp	r2, #0
 8005d08:	dd03      	ble.n	8005d12 <_dtoa_r+0xaaa>
 8005d0a:	2b39      	cmp	r3, #57	@ 0x39
 8005d0c:	d0ee      	beq.n	8005cec <_dtoa_r+0xa84>
 8005d0e:	3301      	adds	r3, #1
 8005d10:	e7c9      	b.n	8005ca6 <_dtoa_r+0xa3e>
 8005d12:	9a04      	ldr	r2, [sp, #16]
 8005d14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d1a:	428a      	cmp	r2, r1
 8005d1c:	d028      	beq.n	8005d70 <_dtoa_r+0xb08>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	220a      	movs	r2, #10
 8005d22:	9903      	ldr	r1, [sp, #12]
 8005d24:	4648      	mov	r0, r9
 8005d26:	f000 f9d3 	bl	80060d0 <__multadd>
 8005d2a:	42af      	cmp	r7, r5
 8005d2c:	9003      	str	r0, [sp, #12]
 8005d2e:	f04f 0300 	mov.w	r3, #0
 8005d32:	f04f 020a 	mov.w	r2, #10
 8005d36:	4639      	mov	r1, r7
 8005d38:	4648      	mov	r0, r9
 8005d3a:	d107      	bne.n	8005d4c <_dtoa_r+0xae4>
 8005d3c:	f000 f9c8 	bl	80060d0 <__multadd>
 8005d40:	4607      	mov	r7, r0
 8005d42:	4605      	mov	r5, r0
 8005d44:	9b04      	ldr	r3, [sp, #16]
 8005d46:	3301      	adds	r3, #1
 8005d48:	9304      	str	r3, [sp, #16]
 8005d4a:	e777      	b.n	8005c3c <_dtoa_r+0x9d4>
 8005d4c:	f000 f9c0 	bl	80060d0 <__multadd>
 8005d50:	4629      	mov	r1, r5
 8005d52:	4607      	mov	r7, r0
 8005d54:	2300      	movs	r3, #0
 8005d56:	220a      	movs	r2, #10
 8005d58:	4648      	mov	r0, r9
 8005d5a:	f000 f9b9 	bl	80060d0 <__multadd>
 8005d5e:	4605      	mov	r5, r0
 8005d60:	e7f0      	b.n	8005d44 <_dtoa_r+0xadc>
 8005d62:	f1bb 0f00 	cmp.w	fp, #0
 8005d66:	bfcc      	ite	gt
 8005d68:	465e      	movgt	r6, fp
 8005d6a:	2601      	movle	r6, #1
 8005d6c:	2700      	movs	r7, #0
 8005d6e:	4456      	add	r6, sl
 8005d70:	2201      	movs	r2, #1
 8005d72:	9903      	ldr	r1, [sp, #12]
 8005d74:	4648      	mov	r0, r9
 8005d76:	9304      	str	r3, [sp, #16]
 8005d78:	f000 fb98 	bl	80064ac <__lshift>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	9003      	str	r0, [sp, #12]
 8005d80:	f000 fc00 	bl	8006584 <__mcmp>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	dcb4      	bgt.n	8005cf2 <_dtoa_r+0xa8a>
 8005d88:	d102      	bne.n	8005d90 <_dtoa_r+0xb28>
 8005d8a:	9b04      	ldr	r3, [sp, #16]
 8005d8c:	07db      	lsls	r3, r3, #31
 8005d8e:	d4b0      	bmi.n	8005cf2 <_dtoa_r+0xa8a>
 8005d90:	4633      	mov	r3, r6
 8005d92:	461e      	mov	r6, r3
 8005d94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d98:	2a30      	cmp	r2, #48	@ 0x30
 8005d9a:	d0fa      	beq.n	8005d92 <_dtoa_r+0xb2a>
 8005d9c:	e4b5      	b.n	800570a <_dtoa_r+0x4a2>
 8005d9e:	459a      	cmp	sl, r3
 8005da0:	d1a8      	bne.n	8005cf4 <_dtoa_r+0xa8c>
 8005da2:	2331      	movs	r3, #49	@ 0x31
 8005da4:	f108 0801 	add.w	r8, r8, #1
 8005da8:	f88a 3000 	strb.w	r3, [sl]
 8005dac:	e4ad      	b.n	800570a <_dtoa_r+0x4a2>
 8005dae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005db0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005e0c <_dtoa_r+0xba4>
 8005db4:	b11b      	cbz	r3, 8005dbe <_dtoa_r+0xb56>
 8005db6:	f10a 0308 	add.w	r3, sl, #8
 8005dba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4650      	mov	r0, sl
 8005dc0:	b017      	add	sp, #92	@ 0x5c
 8005dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	f77f ae2e 	ble.w	8005a2a <_dtoa_r+0x7c2>
 8005dce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005dd0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dd2:	2001      	movs	r0, #1
 8005dd4:	e64d      	b.n	8005a72 <_dtoa_r+0x80a>
 8005dd6:	f1bb 0f00 	cmp.w	fp, #0
 8005dda:	f77f aed9 	ble.w	8005b90 <_dtoa_r+0x928>
 8005dde:	4656      	mov	r6, sl
 8005de0:	4621      	mov	r1, r4
 8005de2:	9803      	ldr	r0, [sp, #12]
 8005de4:	f7ff f9b8 	bl	8005158 <quorem>
 8005de8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005dec:	f806 3b01 	strb.w	r3, [r6], #1
 8005df0:	eba6 020a 	sub.w	r2, r6, sl
 8005df4:	4593      	cmp	fp, r2
 8005df6:	ddb4      	ble.n	8005d62 <_dtoa_r+0xafa>
 8005df8:	2300      	movs	r3, #0
 8005dfa:	220a      	movs	r2, #10
 8005dfc:	4648      	mov	r0, r9
 8005dfe:	9903      	ldr	r1, [sp, #12]
 8005e00:	f000 f966 	bl	80060d0 <__multadd>
 8005e04:	9003      	str	r0, [sp, #12]
 8005e06:	e7eb      	b.n	8005de0 <_dtoa_r+0xb78>
 8005e08:	080088d3 	.word	0x080088d3
 8005e0c:	08008857 	.word	0x08008857

08005e10 <_free_r>:
 8005e10:	b538      	push	{r3, r4, r5, lr}
 8005e12:	4605      	mov	r5, r0
 8005e14:	2900      	cmp	r1, #0
 8005e16:	d040      	beq.n	8005e9a <_free_r+0x8a>
 8005e18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e1c:	1f0c      	subs	r4, r1, #4
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	bfb8      	it	lt
 8005e22:	18e4      	addlt	r4, r4, r3
 8005e24:	f000 f8e6 	bl	8005ff4 <__malloc_lock>
 8005e28:	4a1c      	ldr	r2, [pc, #112]	@ (8005e9c <_free_r+0x8c>)
 8005e2a:	6813      	ldr	r3, [r2, #0]
 8005e2c:	b933      	cbnz	r3, 8005e3c <_free_r+0x2c>
 8005e2e:	6063      	str	r3, [r4, #4]
 8005e30:	6014      	str	r4, [r2, #0]
 8005e32:	4628      	mov	r0, r5
 8005e34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e38:	f000 b8e2 	b.w	8006000 <__malloc_unlock>
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	d908      	bls.n	8005e52 <_free_r+0x42>
 8005e40:	6820      	ldr	r0, [r4, #0]
 8005e42:	1821      	adds	r1, r4, r0
 8005e44:	428b      	cmp	r3, r1
 8005e46:	bf01      	itttt	eq
 8005e48:	6819      	ldreq	r1, [r3, #0]
 8005e4a:	685b      	ldreq	r3, [r3, #4]
 8005e4c:	1809      	addeq	r1, r1, r0
 8005e4e:	6021      	streq	r1, [r4, #0]
 8005e50:	e7ed      	b.n	8005e2e <_free_r+0x1e>
 8005e52:	461a      	mov	r2, r3
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	b10b      	cbz	r3, 8005e5c <_free_r+0x4c>
 8005e58:	42a3      	cmp	r3, r4
 8005e5a:	d9fa      	bls.n	8005e52 <_free_r+0x42>
 8005e5c:	6811      	ldr	r1, [r2, #0]
 8005e5e:	1850      	adds	r0, r2, r1
 8005e60:	42a0      	cmp	r0, r4
 8005e62:	d10b      	bne.n	8005e7c <_free_r+0x6c>
 8005e64:	6820      	ldr	r0, [r4, #0]
 8005e66:	4401      	add	r1, r0
 8005e68:	1850      	adds	r0, r2, r1
 8005e6a:	4283      	cmp	r3, r0
 8005e6c:	6011      	str	r1, [r2, #0]
 8005e6e:	d1e0      	bne.n	8005e32 <_free_r+0x22>
 8005e70:	6818      	ldr	r0, [r3, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	4408      	add	r0, r1
 8005e76:	6010      	str	r0, [r2, #0]
 8005e78:	6053      	str	r3, [r2, #4]
 8005e7a:	e7da      	b.n	8005e32 <_free_r+0x22>
 8005e7c:	d902      	bls.n	8005e84 <_free_r+0x74>
 8005e7e:	230c      	movs	r3, #12
 8005e80:	602b      	str	r3, [r5, #0]
 8005e82:	e7d6      	b.n	8005e32 <_free_r+0x22>
 8005e84:	6820      	ldr	r0, [r4, #0]
 8005e86:	1821      	adds	r1, r4, r0
 8005e88:	428b      	cmp	r3, r1
 8005e8a:	bf01      	itttt	eq
 8005e8c:	6819      	ldreq	r1, [r3, #0]
 8005e8e:	685b      	ldreq	r3, [r3, #4]
 8005e90:	1809      	addeq	r1, r1, r0
 8005e92:	6021      	streq	r1, [r4, #0]
 8005e94:	6063      	str	r3, [r4, #4]
 8005e96:	6054      	str	r4, [r2, #4]
 8005e98:	e7cb      	b.n	8005e32 <_free_r+0x22>
 8005e9a:	bd38      	pop	{r3, r4, r5, pc}
 8005e9c:	20000438 	.word	0x20000438

08005ea0 <malloc>:
 8005ea0:	4b02      	ldr	r3, [pc, #8]	@ (8005eac <malloc+0xc>)
 8005ea2:	4601      	mov	r1, r0
 8005ea4:	6818      	ldr	r0, [r3, #0]
 8005ea6:	f000 b825 	b.w	8005ef4 <_malloc_r>
 8005eaa:	bf00      	nop
 8005eac:	2000001c 	.word	0x2000001c

08005eb0 <sbrk_aligned>:
 8005eb0:	b570      	push	{r4, r5, r6, lr}
 8005eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef0 <sbrk_aligned+0x40>)
 8005eb4:	460c      	mov	r4, r1
 8005eb6:	6831      	ldr	r1, [r6, #0]
 8005eb8:	4605      	mov	r5, r0
 8005eba:	b911      	cbnz	r1, 8005ec2 <sbrk_aligned+0x12>
 8005ebc:	f001 ffc2 	bl	8007e44 <_sbrk_r>
 8005ec0:	6030      	str	r0, [r6, #0]
 8005ec2:	4621      	mov	r1, r4
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	f001 ffbd 	bl	8007e44 <_sbrk_r>
 8005eca:	1c43      	adds	r3, r0, #1
 8005ecc:	d103      	bne.n	8005ed6 <sbrk_aligned+0x26>
 8005ece:	f04f 34ff 	mov.w	r4, #4294967295
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	bd70      	pop	{r4, r5, r6, pc}
 8005ed6:	1cc4      	adds	r4, r0, #3
 8005ed8:	f024 0403 	bic.w	r4, r4, #3
 8005edc:	42a0      	cmp	r0, r4
 8005ede:	d0f8      	beq.n	8005ed2 <sbrk_aligned+0x22>
 8005ee0:	1a21      	subs	r1, r4, r0
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f001 ffae 	bl	8007e44 <_sbrk_r>
 8005ee8:	3001      	adds	r0, #1
 8005eea:	d1f2      	bne.n	8005ed2 <sbrk_aligned+0x22>
 8005eec:	e7ef      	b.n	8005ece <sbrk_aligned+0x1e>
 8005eee:	bf00      	nop
 8005ef0:	20000434 	.word	0x20000434

08005ef4 <_malloc_r>:
 8005ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef8:	1ccd      	adds	r5, r1, #3
 8005efa:	f025 0503 	bic.w	r5, r5, #3
 8005efe:	3508      	adds	r5, #8
 8005f00:	2d0c      	cmp	r5, #12
 8005f02:	bf38      	it	cc
 8005f04:	250c      	movcc	r5, #12
 8005f06:	2d00      	cmp	r5, #0
 8005f08:	4606      	mov	r6, r0
 8005f0a:	db01      	blt.n	8005f10 <_malloc_r+0x1c>
 8005f0c:	42a9      	cmp	r1, r5
 8005f0e:	d904      	bls.n	8005f1a <_malloc_r+0x26>
 8005f10:	230c      	movs	r3, #12
 8005f12:	6033      	str	r3, [r6, #0]
 8005f14:	2000      	movs	r0, #0
 8005f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff0 <_malloc_r+0xfc>
 8005f1e:	f000 f869 	bl	8005ff4 <__malloc_lock>
 8005f22:	f8d8 3000 	ldr.w	r3, [r8]
 8005f26:	461c      	mov	r4, r3
 8005f28:	bb44      	cbnz	r4, 8005f7c <_malloc_r+0x88>
 8005f2a:	4629      	mov	r1, r5
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f7ff ffbf 	bl	8005eb0 <sbrk_aligned>
 8005f32:	1c43      	adds	r3, r0, #1
 8005f34:	4604      	mov	r4, r0
 8005f36:	d158      	bne.n	8005fea <_malloc_r+0xf6>
 8005f38:	f8d8 4000 	ldr.w	r4, [r8]
 8005f3c:	4627      	mov	r7, r4
 8005f3e:	2f00      	cmp	r7, #0
 8005f40:	d143      	bne.n	8005fca <_malloc_r+0xd6>
 8005f42:	2c00      	cmp	r4, #0
 8005f44:	d04b      	beq.n	8005fde <_malloc_r+0xea>
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	4639      	mov	r1, r7
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	eb04 0903 	add.w	r9, r4, r3
 8005f50:	f001 ff78 	bl	8007e44 <_sbrk_r>
 8005f54:	4581      	cmp	r9, r0
 8005f56:	d142      	bne.n	8005fde <_malloc_r+0xea>
 8005f58:	6821      	ldr	r1, [r4, #0]
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	1a6d      	subs	r5, r5, r1
 8005f5e:	4629      	mov	r1, r5
 8005f60:	f7ff ffa6 	bl	8005eb0 <sbrk_aligned>
 8005f64:	3001      	adds	r0, #1
 8005f66:	d03a      	beq.n	8005fde <_malloc_r+0xea>
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	442b      	add	r3, r5
 8005f6c:	6023      	str	r3, [r4, #0]
 8005f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	bb62      	cbnz	r2, 8005fd0 <_malloc_r+0xdc>
 8005f76:	f8c8 7000 	str.w	r7, [r8]
 8005f7a:	e00f      	b.n	8005f9c <_malloc_r+0xa8>
 8005f7c:	6822      	ldr	r2, [r4, #0]
 8005f7e:	1b52      	subs	r2, r2, r5
 8005f80:	d420      	bmi.n	8005fc4 <_malloc_r+0xd0>
 8005f82:	2a0b      	cmp	r2, #11
 8005f84:	d917      	bls.n	8005fb6 <_malloc_r+0xc2>
 8005f86:	1961      	adds	r1, r4, r5
 8005f88:	42a3      	cmp	r3, r4
 8005f8a:	6025      	str	r5, [r4, #0]
 8005f8c:	bf18      	it	ne
 8005f8e:	6059      	strne	r1, [r3, #4]
 8005f90:	6863      	ldr	r3, [r4, #4]
 8005f92:	bf08      	it	eq
 8005f94:	f8c8 1000 	streq.w	r1, [r8]
 8005f98:	5162      	str	r2, [r4, r5]
 8005f9a:	604b      	str	r3, [r1, #4]
 8005f9c:	4630      	mov	r0, r6
 8005f9e:	f000 f82f 	bl	8006000 <__malloc_unlock>
 8005fa2:	f104 000b 	add.w	r0, r4, #11
 8005fa6:	1d23      	adds	r3, r4, #4
 8005fa8:	f020 0007 	bic.w	r0, r0, #7
 8005fac:	1ac2      	subs	r2, r0, r3
 8005fae:	bf1c      	itt	ne
 8005fb0:	1a1b      	subne	r3, r3, r0
 8005fb2:	50a3      	strne	r3, [r4, r2]
 8005fb4:	e7af      	b.n	8005f16 <_malloc_r+0x22>
 8005fb6:	6862      	ldr	r2, [r4, #4]
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	bf0c      	ite	eq
 8005fbc:	f8c8 2000 	streq.w	r2, [r8]
 8005fc0:	605a      	strne	r2, [r3, #4]
 8005fc2:	e7eb      	b.n	8005f9c <_malloc_r+0xa8>
 8005fc4:	4623      	mov	r3, r4
 8005fc6:	6864      	ldr	r4, [r4, #4]
 8005fc8:	e7ae      	b.n	8005f28 <_malloc_r+0x34>
 8005fca:	463c      	mov	r4, r7
 8005fcc:	687f      	ldr	r7, [r7, #4]
 8005fce:	e7b6      	b.n	8005f3e <_malloc_r+0x4a>
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	42a3      	cmp	r3, r4
 8005fd6:	d1fb      	bne.n	8005fd0 <_malloc_r+0xdc>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	6053      	str	r3, [r2, #4]
 8005fdc:	e7de      	b.n	8005f9c <_malloc_r+0xa8>
 8005fde:	230c      	movs	r3, #12
 8005fe0:	4630      	mov	r0, r6
 8005fe2:	6033      	str	r3, [r6, #0]
 8005fe4:	f000 f80c 	bl	8006000 <__malloc_unlock>
 8005fe8:	e794      	b.n	8005f14 <_malloc_r+0x20>
 8005fea:	6005      	str	r5, [r0, #0]
 8005fec:	e7d6      	b.n	8005f9c <_malloc_r+0xa8>
 8005fee:	bf00      	nop
 8005ff0:	20000438 	.word	0x20000438

08005ff4 <__malloc_lock>:
 8005ff4:	4801      	ldr	r0, [pc, #4]	@ (8005ffc <__malloc_lock+0x8>)
 8005ff6:	f7ff b89a 	b.w	800512e <__retarget_lock_acquire_recursive>
 8005ffa:	bf00      	nop
 8005ffc:	20000430 	.word	0x20000430

08006000 <__malloc_unlock>:
 8006000:	4801      	ldr	r0, [pc, #4]	@ (8006008 <__malloc_unlock+0x8>)
 8006002:	f7ff b895 	b.w	8005130 <__retarget_lock_release_recursive>
 8006006:	bf00      	nop
 8006008:	20000430 	.word	0x20000430

0800600c <_Balloc>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	69c6      	ldr	r6, [r0, #28]
 8006010:	4604      	mov	r4, r0
 8006012:	460d      	mov	r5, r1
 8006014:	b976      	cbnz	r6, 8006034 <_Balloc+0x28>
 8006016:	2010      	movs	r0, #16
 8006018:	f7ff ff42 	bl	8005ea0 <malloc>
 800601c:	4602      	mov	r2, r0
 800601e:	61e0      	str	r0, [r4, #28]
 8006020:	b920      	cbnz	r0, 800602c <_Balloc+0x20>
 8006022:	216b      	movs	r1, #107	@ 0x6b
 8006024:	4b17      	ldr	r3, [pc, #92]	@ (8006084 <_Balloc+0x78>)
 8006026:	4818      	ldr	r0, [pc, #96]	@ (8006088 <_Balloc+0x7c>)
 8006028:	f001 ff30 	bl	8007e8c <__assert_func>
 800602c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006030:	6006      	str	r6, [r0, #0]
 8006032:	60c6      	str	r6, [r0, #12]
 8006034:	69e6      	ldr	r6, [r4, #28]
 8006036:	68f3      	ldr	r3, [r6, #12]
 8006038:	b183      	cbz	r3, 800605c <_Balloc+0x50>
 800603a:	69e3      	ldr	r3, [r4, #28]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006042:	b9b8      	cbnz	r0, 8006074 <_Balloc+0x68>
 8006044:	2101      	movs	r1, #1
 8006046:	fa01 f605 	lsl.w	r6, r1, r5
 800604a:	1d72      	adds	r2, r6, #5
 800604c:	4620      	mov	r0, r4
 800604e:	0092      	lsls	r2, r2, #2
 8006050:	f001 ff3a 	bl	8007ec8 <_calloc_r>
 8006054:	b160      	cbz	r0, 8006070 <_Balloc+0x64>
 8006056:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800605a:	e00e      	b.n	800607a <_Balloc+0x6e>
 800605c:	2221      	movs	r2, #33	@ 0x21
 800605e:	2104      	movs	r1, #4
 8006060:	4620      	mov	r0, r4
 8006062:	f001 ff31 	bl	8007ec8 <_calloc_r>
 8006066:	69e3      	ldr	r3, [r4, #28]
 8006068:	60f0      	str	r0, [r6, #12]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d1e4      	bne.n	800603a <_Balloc+0x2e>
 8006070:	2000      	movs	r0, #0
 8006072:	bd70      	pop	{r4, r5, r6, pc}
 8006074:	6802      	ldr	r2, [r0, #0]
 8006076:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800607a:	2300      	movs	r3, #0
 800607c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006080:	e7f7      	b.n	8006072 <_Balloc+0x66>
 8006082:	bf00      	nop
 8006084:	08008864 	.word	0x08008864
 8006088:	080088e4 	.word	0x080088e4

0800608c <_Bfree>:
 800608c:	b570      	push	{r4, r5, r6, lr}
 800608e:	69c6      	ldr	r6, [r0, #28]
 8006090:	4605      	mov	r5, r0
 8006092:	460c      	mov	r4, r1
 8006094:	b976      	cbnz	r6, 80060b4 <_Bfree+0x28>
 8006096:	2010      	movs	r0, #16
 8006098:	f7ff ff02 	bl	8005ea0 <malloc>
 800609c:	4602      	mov	r2, r0
 800609e:	61e8      	str	r0, [r5, #28]
 80060a0:	b920      	cbnz	r0, 80060ac <_Bfree+0x20>
 80060a2:	218f      	movs	r1, #143	@ 0x8f
 80060a4:	4b08      	ldr	r3, [pc, #32]	@ (80060c8 <_Bfree+0x3c>)
 80060a6:	4809      	ldr	r0, [pc, #36]	@ (80060cc <_Bfree+0x40>)
 80060a8:	f001 fef0 	bl	8007e8c <__assert_func>
 80060ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060b0:	6006      	str	r6, [r0, #0]
 80060b2:	60c6      	str	r6, [r0, #12]
 80060b4:	b13c      	cbz	r4, 80060c6 <_Bfree+0x3a>
 80060b6:	69eb      	ldr	r3, [r5, #28]
 80060b8:	6862      	ldr	r2, [r4, #4]
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060c0:	6021      	str	r1, [r4, #0]
 80060c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060c6:	bd70      	pop	{r4, r5, r6, pc}
 80060c8:	08008864 	.word	0x08008864
 80060cc:	080088e4 	.word	0x080088e4

080060d0 <__multadd>:
 80060d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060d4:	4607      	mov	r7, r0
 80060d6:	460c      	mov	r4, r1
 80060d8:	461e      	mov	r6, r3
 80060da:	2000      	movs	r0, #0
 80060dc:	690d      	ldr	r5, [r1, #16]
 80060de:	f101 0c14 	add.w	ip, r1, #20
 80060e2:	f8dc 3000 	ldr.w	r3, [ip]
 80060e6:	3001      	adds	r0, #1
 80060e8:	b299      	uxth	r1, r3
 80060ea:	fb02 6101 	mla	r1, r2, r1, r6
 80060ee:	0c1e      	lsrs	r6, r3, #16
 80060f0:	0c0b      	lsrs	r3, r1, #16
 80060f2:	fb02 3306 	mla	r3, r2, r6, r3
 80060f6:	b289      	uxth	r1, r1
 80060f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80060fc:	4285      	cmp	r5, r0
 80060fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006102:	f84c 1b04 	str.w	r1, [ip], #4
 8006106:	dcec      	bgt.n	80060e2 <__multadd+0x12>
 8006108:	b30e      	cbz	r6, 800614e <__multadd+0x7e>
 800610a:	68a3      	ldr	r3, [r4, #8]
 800610c:	42ab      	cmp	r3, r5
 800610e:	dc19      	bgt.n	8006144 <__multadd+0x74>
 8006110:	6861      	ldr	r1, [r4, #4]
 8006112:	4638      	mov	r0, r7
 8006114:	3101      	adds	r1, #1
 8006116:	f7ff ff79 	bl	800600c <_Balloc>
 800611a:	4680      	mov	r8, r0
 800611c:	b928      	cbnz	r0, 800612a <__multadd+0x5a>
 800611e:	4602      	mov	r2, r0
 8006120:	21ba      	movs	r1, #186	@ 0xba
 8006122:	4b0c      	ldr	r3, [pc, #48]	@ (8006154 <__multadd+0x84>)
 8006124:	480c      	ldr	r0, [pc, #48]	@ (8006158 <__multadd+0x88>)
 8006126:	f001 feb1 	bl	8007e8c <__assert_func>
 800612a:	6922      	ldr	r2, [r4, #16]
 800612c:	f104 010c 	add.w	r1, r4, #12
 8006130:	3202      	adds	r2, #2
 8006132:	0092      	lsls	r2, r2, #2
 8006134:	300c      	adds	r0, #12
 8006136:	f001 fe95 	bl	8007e64 <memcpy>
 800613a:	4621      	mov	r1, r4
 800613c:	4638      	mov	r0, r7
 800613e:	f7ff ffa5 	bl	800608c <_Bfree>
 8006142:	4644      	mov	r4, r8
 8006144:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006148:	3501      	adds	r5, #1
 800614a:	615e      	str	r6, [r3, #20]
 800614c:	6125      	str	r5, [r4, #16]
 800614e:	4620      	mov	r0, r4
 8006150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006154:	080088d3 	.word	0x080088d3
 8006158:	080088e4 	.word	0x080088e4

0800615c <__s2b>:
 800615c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006160:	4615      	mov	r5, r2
 8006162:	2209      	movs	r2, #9
 8006164:	461f      	mov	r7, r3
 8006166:	3308      	adds	r3, #8
 8006168:	460c      	mov	r4, r1
 800616a:	fb93 f3f2 	sdiv	r3, r3, r2
 800616e:	4606      	mov	r6, r0
 8006170:	2201      	movs	r2, #1
 8006172:	2100      	movs	r1, #0
 8006174:	429a      	cmp	r2, r3
 8006176:	db09      	blt.n	800618c <__s2b+0x30>
 8006178:	4630      	mov	r0, r6
 800617a:	f7ff ff47 	bl	800600c <_Balloc>
 800617e:	b940      	cbnz	r0, 8006192 <__s2b+0x36>
 8006180:	4602      	mov	r2, r0
 8006182:	21d3      	movs	r1, #211	@ 0xd3
 8006184:	4b18      	ldr	r3, [pc, #96]	@ (80061e8 <__s2b+0x8c>)
 8006186:	4819      	ldr	r0, [pc, #100]	@ (80061ec <__s2b+0x90>)
 8006188:	f001 fe80 	bl	8007e8c <__assert_func>
 800618c:	0052      	lsls	r2, r2, #1
 800618e:	3101      	adds	r1, #1
 8006190:	e7f0      	b.n	8006174 <__s2b+0x18>
 8006192:	9b08      	ldr	r3, [sp, #32]
 8006194:	2d09      	cmp	r5, #9
 8006196:	6143      	str	r3, [r0, #20]
 8006198:	f04f 0301 	mov.w	r3, #1
 800619c:	6103      	str	r3, [r0, #16]
 800619e:	dd16      	ble.n	80061ce <__s2b+0x72>
 80061a0:	f104 0909 	add.w	r9, r4, #9
 80061a4:	46c8      	mov	r8, r9
 80061a6:	442c      	add	r4, r5
 80061a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80061ac:	4601      	mov	r1, r0
 80061ae:	220a      	movs	r2, #10
 80061b0:	4630      	mov	r0, r6
 80061b2:	3b30      	subs	r3, #48	@ 0x30
 80061b4:	f7ff ff8c 	bl	80060d0 <__multadd>
 80061b8:	45a0      	cmp	r8, r4
 80061ba:	d1f5      	bne.n	80061a8 <__s2b+0x4c>
 80061bc:	f1a5 0408 	sub.w	r4, r5, #8
 80061c0:	444c      	add	r4, r9
 80061c2:	1b2d      	subs	r5, r5, r4
 80061c4:	1963      	adds	r3, r4, r5
 80061c6:	42bb      	cmp	r3, r7
 80061c8:	db04      	blt.n	80061d4 <__s2b+0x78>
 80061ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061ce:	2509      	movs	r5, #9
 80061d0:	340a      	adds	r4, #10
 80061d2:	e7f6      	b.n	80061c2 <__s2b+0x66>
 80061d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061d8:	4601      	mov	r1, r0
 80061da:	220a      	movs	r2, #10
 80061dc:	4630      	mov	r0, r6
 80061de:	3b30      	subs	r3, #48	@ 0x30
 80061e0:	f7ff ff76 	bl	80060d0 <__multadd>
 80061e4:	e7ee      	b.n	80061c4 <__s2b+0x68>
 80061e6:	bf00      	nop
 80061e8:	080088d3 	.word	0x080088d3
 80061ec:	080088e4 	.word	0x080088e4

080061f0 <__hi0bits>:
 80061f0:	4603      	mov	r3, r0
 80061f2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80061f6:	bf3a      	itte	cc
 80061f8:	0403      	lslcc	r3, r0, #16
 80061fa:	2010      	movcc	r0, #16
 80061fc:	2000      	movcs	r0, #0
 80061fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006202:	bf3c      	itt	cc
 8006204:	021b      	lslcc	r3, r3, #8
 8006206:	3008      	addcc	r0, #8
 8006208:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800620c:	bf3c      	itt	cc
 800620e:	011b      	lslcc	r3, r3, #4
 8006210:	3004      	addcc	r0, #4
 8006212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006216:	bf3c      	itt	cc
 8006218:	009b      	lslcc	r3, r3, #2
 800621a:	3002      	addcc	r0, #2
 800621c:	2b00      	cmp	r3, #0
 800621e:	db05      	blt.n	800622c <__hi0bits+0x3c>
 8006220:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006224:	f100 0001 	add.w	r0, r0, #1
 8006228:	bf08      	it	eq
 800622a:	2020      	moveq	r0, #32
 800622c:	4770      	bx	lr

0800622e <__lo0bits>:
 800622e:	6803      	ldr	r3, [r0, #0]
 8006230:	4602      	mov	r2, r0
 8006232:	f013 0007 	ands.w	r0, r3, #7
 8006236:	d00b      	beq.n	8006250 <__lo0bits+0x22>
 8006238:	07d9      	lsls	r1, r3, #31
 800623a:	d421      	bmi.n	8006280 <__lo0bits+0x52>
 800623c:	0798      	lsls	r0, r3, #30
 800623e:	bf49      	itett	mi
 8006240:	085b      	lsrmi	r3, r3, #1
 8006242:	089b      	lsrpl	r3, r3, #2
 8006244:	2001      	movmi	r0, #1
 8006246:	6013      	strmi	r3, [r2, #0]
 8006248:	bf5c      	itt	pl
 800624a:	2002      	movpl	r0, #2
 800624c:	6013      	strpl	r3, [r2, #0]
 800624e:	4770      	bx	lr
 8006250:	b299      	uxth	r1, r3
 8006252:	b909      	cbnz	r1, 8006258 <__lo0bits+0x2a>
 8006254:	2010      	movs	r0, #16
 8006256:	0c1b      	lsrs	r3, r3, #16
 8006258:	b2d9      	uxtb	r1, r3
 800625a:	b909      	cbnz	r1, 8006260 <__lo0bits+0x32>
 800625c:	3008      	adds	r0, #8
 800625e:	0a1b      	lsrs	r3, r3, #8
 8006260:	0719      	lsls	r1, r3, #28
 8006262:	bf04      	itt	eq
 8006264:	091b      	lsreq	r3, r3, #4
 8006266:	3004      	addeq	r0, #4
 8006268:	0799      	lsls	r1, r3, #30
 800626a:	bf04      	itt	eq
 800626c:	089b      	lsreq	r3, r3, #2
 800626e:	3002      	addeq	r0, #2
 8006270:	07d9      	lsls	r1, r3, #31
 8006272:	d403      	bmi.n	800627c <__lo0bits+0x4e>
 8006274:	085b      	lsrs	r3, r3, #1
 8006276:	f100 0001 	add.w	r0, r0, #1
 800627a:	d003      	beq.n	8006284 <__lo0bits+0x56>
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	4770      	bx	lr
 8006280:	2000      	movs	r0, #0
 8006282:	4770      	bx	lr
 8006284:	2020      	movs	r0, #32
 8006286:	4770      	bx	lr

08006288 <__i2b>:
 8006288:	b510      	push	{r4, lr}
 800628a:	460c      	mov	r4, r1
 800628c:	2101      	movs	r1, #1
 800628e:	f7ff febd 	bl	800600c <_Balloc>
 8006292:	4602      	mov	r2, r0
 8006294:	b928      	cbnz	r0, 80062a2 <__i2b+0x1a>
 8006296:	f240 1145 	movw	r1, #325	@ 0x145
 800629a:	4b04      	ldr	r3, [pc, #16]	@ (80062ac <__i2b+0x24>)
 800629c:	4804      	ldr	r0, [pc, #16]	@ (80062b0 <__i2b+0x28>)
 800629e:	f001 fdf5 	bl	8007e8c <__assert_func>
 80062a2:	2301      	movs	r3, #1
 80062a4:	6144      	str	r4, [r0, #20]
 80062a6:	6103      	str	r3, [r0, #16]
 80062a8:	bd10      	pop	{r4, pc}
 80062aa:	bf00      	nop
 80062ac:	080088d3 	.word	0x080088d3
 80062b0:	080088e4 	.word	0x080088e4

080062b4 <__multiply>:
 80062b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062b8:	4617      	mov	r7, r2
 80062ba:	690a      	ldr	r2, [r1, #16]
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	4689      	mov	r9, r1
 80062c0:	429a      	cmp	r2, r3
 80062c2:	bfa2      	ittt	ge
 80062c4:	463b      	movge	r3, r7
 80062c6:	460f      	movge	r7, r1
 80062c8:	4699      	movge	r9, r3
 80062ca:	693d      	ldr	r5, [r7, #16]
 80062cc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	6879      	ldr	r1, [r7, #4]
 80062d4:	eb05 060a 	add.w	r6, r5, sl
 80062d8:	42b3      	cmp	r3, r6
 80062da:	b085      	sub	sp, #20
 80062dc:	bfb8      	it	lt
 80062de:	3101      	addlt	r1, #1
 80062e0:	f7ff fe94 	bl	800600c <_Balloc>
 80062e4:	b930      	cbnz	r0, 80062f4 <__multiply+0x40>
 80062e6:	4602      	mov	r2, r0
 80062e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80062ec:	4b40      	ldr	r3, [pc, #256]	@ (80063f0 <__multiply+0x13c>)
 80062ee:	4841      	ldr	r0, [pc, #260]	@ (80063f4 <__multiply+0x140>)
 80062f0:	f001 fdcc 	bl	8007e8c <__assert_func>
 80062f4:	f100 0414 	add.w	r4, r0, #20
 80062f8:	4623      	mov	r3, r4
 80062fa:	2200      	movs	r2, #0
 80062fc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006300:	4573      	cmp	r3, lr
 8006302:	d320      	bcc.n	8006346 <__multiply+0x92>
 8006304:	f107 0814 	add.w	r8, r7, #20
 8006308:	f109 0114 	add.w	r1, r9, #20
 800630c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006310:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006314:	9302      	str	r3, [sp, #8]
 8006316:	1beb      	subs	r3, r5, r7
 8006318:	3b15      	subs	r3, #21
 800631a:	f023 0303 	bic.w	r3, r3, #3
 800631e:	3304      	adds	r3, #4
 8006320:	3715      	adds	r7, #21
 8006322:	42bd      	cmp	r5, r7
 8006324:	bf38      	it	cc
 8006326:	2304      	movcc	r3, #4
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	9b02      	ldr	r3, [sp, #8]
 800632c:	9103      	str	r1, [sp, #12]
 800632e:	428b      	cmp	r3, r1
 8006330:	d80c      	bhi.n	800634c <__multiply+0x98>
 8006332:	2e00      	cmp	r6, #0
 8006334:	dd03      	ble.n	800633e <__multiply+0x8a>
 8006336:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800633a:	2b00      	cmp	r3, #0
 800633c:	d055      	beq.n	80063ea <__multiply+0x136>
 800633e:	6106      	str	r6, [r0, #16]
 8006340:	b005      	add	sp, #20
 8006342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006346:	f843 2b04 	str.w	r2, [r3], #4
 800634a:	e7d9      	b.n	8006300 <__multiply+0x4c>
 800634c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006350:	f1ba 0f00 	cmp.w	sl, #0
 8006354:	d01f      	beq.n	8006396 <__multiply+0xe2>
 8006356:	46c4      	mov	ip, r8
 8006358:	46a1      	mov	r9, r4
 800635a:	2700      	movs	r7, #0
 800635c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006360:	f8d9 3000 	ldr.w	r3, [r9]
 8006364:	fa1f fb82 	uxth.w	fp, r2
 8006368:	b29b      	uxth	r3, r3
 800636a:	fb0a 330b 	mla	r3, sl, fp, r3
 800636e:	443b      	add	r3, r7
 8006370:	f8d9 7000 	ldr.w	r7, [r9]
 8006374:	0c12      	lsrs	r2, r2, #16
 8006376:	0c3f      	lsrs	r7, r7, #16
 8006378:	fb0a 7202 	mla	r2, sl, r2, r7
 800637c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006380:	b29b      	uxth	r3, r3
 8006382:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006386:	4565      	cmp	r5, ip
 8006388:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800638c:	f849 3b04 	str.w	r3, [r9], #4
 8006390:	d8e4      	bhi.n	800635c <__multiply+0xa8>
 8006392:	9b01      	ldr	r3, [sp, #4]
 8006394:	50e7      	str	r7, [r4, r3]
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	3104      	adds	r1, #4
 800639a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800639e:	f1b9 0f00 	cmp.w	r9, #0
 80063a2:	d020      	beq.n	80063e6 <__multiply+0x132>
 80063a4:	4647      	mov	r7, r8
 80063a6:	46a4      	mov	ip, r4
 80063a8:	f04f 0a00 	mov.w	sl, #0
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	f8b7 b000 	ldrh.w	fp, [r7]
 80063b2:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	fb09 220b 	mla	r2, r9, fp, r2
 80063bc:	4452      	add	r2, sl
 80063be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063c2:	f84c 3b04 	str.w	r3, [ip], #4
 80063c6:	f857 3b04 	ldr.w	r3, [r7], #4
 80063ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063ce:	f8bc 3000 	ldrh.w	r3, [ip]
 80063d2:	42bd      	cmp	r5, r7
 80063d4:	fb09 330a 	mla	r3, r9, sl, r3
 80063d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80063dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063e0:	d8e5      	bhi.n	80063ae <__multiply+0xfa>
 80063e2:	9a01      	ldr	r2, [sp, #4]
 80063e4:	50a3      	str	r3, [r4, r2]
 80063e6:	3404      	adds	r4, #4
 80063e8:	e79f      	b.n	800632a <__multiply+0x76>
 80063ea:	3e01      	subs	r6, #1
 80063ec:	e7a1      	b.n	8006332 <__multiply+0x7e>
 80063ee:	bf00      	nop
 80063f0:	080088d3 	.word	0x080088d3
 80063f4:	080088e4 	.word	0x080088e4

080063f8 <__pow5mult>:
 80063f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063fc:	4615      	mov	r5, r2
 80063fe:	f012 0203 	ands.w	r2, r2, #3
 8006402:	4607      	mov	r7, r0
 8006404:	460e      	mov	r6, r1
 8006406:	d007      	beq.n	8006418 <__pow5mult+0x20>
 8006408:	4c25      	ldr	r4, [pc, #148]	@ (80064a0 <__pow5mult+0xa8>)
 800640a:	3a01      	subs	r2, #1
 800640c:	2300      	movs	r3, #0
 800640e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006412:	f7ff fe5d 	bl	80060d0 <__multadd>
 8006416:	4606      	mov	r6, r0
 8006418:	10ad      	asrs	r5, r5, #2
 800641a:	d03d      	beq.n	8006498 <__pow5mult+0xa0>
 800641c:	69fc      	ldr	r4, [r7, #28]
 800641e:	b97c      	cbnz	r4, 8006440 <__pow5mult+0x48>
 8006420:	2010      	movs	r0, #16
 8006422:	f7ff fd3d 	bl	8005ea0 <malloc>
 8006426:	4602      	mov	r2, r0
 8006428:	61f8      	str	r0, [r7, #28]
 800642a:	b928      	cbnz	r0, 8006438 <__pow5mult+0x40>
 800642c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006430:	4b1c      	ldr	r3, [pc, #112]	@ (80064a4 <__pow5mult+0xac>)
 8006432:	481d      	ldr	r0, [pc, #116]	@ (80064a8 <__pow5mult+0xb0>)
 8006434:	f001 fd2a 	bl	8007e8c <__assert_func>
 8006438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800643c:	6004      	str	r4, [r0, #0]
 800643e:	60c4      	str	r4, [r0, #12]
 8006440:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006444:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006448:	b94c      	cbnz	r4, 800645e <__pow5mult+0x66>
 800644a:	f240 2171 	movw	r1, #625	@ 0x271
 800644e:	4638      	mov	r0, r7
 8006450:	f7ff ff1a 	bl	8006288 <__i2b>
 8006454:	2300      	movs	r3, #0
 8006456:	4604      	mov	r4, r0
 8006458:	f8c8 0008 	str.w	r0, [r8, #8]
 800645c:	6003      	str	r3, [r0, #0]
 800645e:	f04f 0900 	mov.w	r9, #0
 8006462:	07eb      	lsls	r3, r5, #31
 8006464:	d50a      	bpl.n	800647c <__pow5mult+0x84>
 8006466:	4631      	mov	r1, r6
 8006468:	4622      	mov	r2, r4
 800646a:	4638      	mov	r0, r7
 800646c:	f7ff ff22 	bl	80062b4 <__multiply>
 8006470:	4680      	mov	r8, r0
 8006472:	4631      	mov	r1, r6
 8006474:	4638      	mov	r0, r7
 8006476:	f7ff fe09 	bl	800608c <_Bfree>
 800647a:	4646      	mov	r6, r8
 800647c:	106d      	asrs	r5, r5, #1
 800647e:	d00b      	beq.n	8006498 <__pow5mult+0xa0>
 8006480:	6820      	ldr	r0, [r4, #0]
 8006482:	b938      	cbnz	r0, 8006494 <__pow5mult+0x9c>
 8006484:	4622      	mov	r2, r4
 8006486:	4621      	mov	r1, r4
 8006488:	4638      	mov	r0, r7
 800648a:	f7ff ff13 	bl	80062b4 <__multiply>
 800648e:	6020      	str	r0, [r4, #0]
 8006490:	f8c0 9000 	str.w	r9, [r0]
 8006494:	4604      	mov	r4, r0
 8006496:	e7e4      	b.n	8006462 <__pow5mult+0x6a>
 8006498:	4630      	mov	r0, r6
 800649a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800649e:	bf00      	nop
 80064a0:	080089f4 	.word	0x080089f4
 80064a4:	08008864 	.word	0x08008864
 80064a8:	080088e4 	.word	0x080088e4

080064ac <__lshift>:
 80064ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	460c      	mov	r4, r1
 80064b2:	4607      	mov	r7, r0
 80064b4:	4691      	mov	r9, r2
 80064b6:	6923      	ldr	r3, [r4, #16]
 80064b8:	6849      	ldr	r1, [r1, #4]
 80064ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064be:	68a3      	ldr	r3, [r4, #8]
 80064c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064c4:	f108 0601 	add.w	r6, r8, #1
 80064c8:	42b3      	cmp	r3, r6
 80064ca:	db0b      	blt.n	80064e4 <__lshift+0x38>
 80064cc:	4638      	mov	r0, r7
 80064ce:	f7ff fd9d 	bl	800600c <_Balloc>
 80064d2:	4605      	mov	r5, r0
 80064d4:	b948      	cbnz	r0, 80064ea <__lshift+0x3e>
 80064d6:	4602      	mov	r2, r0
 80064d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80064dc:	4b27      	ldr	r3, [pc, #156]	@ (800657c <__lshift+0xd0>)
 80064de:	4828      	ldr	r0, [pc, #160]	@ (8006580 <__lshift+0xd4>)
 80064e0:	f001 fcd4 	bl	8007e8c <__assert_func>
 80064e4:	3101      	adds	r1, #1
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	e7ee      	b.n	80064c8 <__lshift+0x1c>
 80064ea:	2300      	movs	r3, #0
 80064ec:	f100 0114 	add.w	r1, r0, #20
 80064f0:	f100 0210 	add.w	r2, r0, #16
 80064f4:	4618      	mov	r0, r3
 80064f6:	4553      	cmp	r3, sl
 80064f8:	db33      	blt.n	8006562 <__lshift+0xb6>
 80064fa:	6920      	ldr	r0, [r4, #16]
 80064fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006500:	f104 0314 	add.w	r3, r4, #20
 8006504:	f019 091f 	ands.w	r9, r9, #31
 8006508:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800650c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006510:	d02b      	beq.n	800656a <__lshift+0xbe>
 8006512:	468a      	mov	sl, r1
 8006514:	2200      	movs	r2, #0
 8006516:	f1c9 0e20 	rsb	lr, r9, #32
 800651a:	6818      	ldr	r0, [r3, #0]
 800651c:	fa00 f009 	lsl.w	r0, r0, r9
 8006520:	4310      	orrs	r0, r2
 8006522:	f84a 0b04 	str.w	r0, [sl], #4
 8006526:	f853 2b04 	ldr.w	r2, [r3], #4
 800652a:	459c      	cmp	ip, r3
 800652c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006530:	d8f3      	bhi.n	800651a <__lshift+0x6e>
 8006532:	ebac 0304 	sub.w	r3, ip, r4
 8006536:	3b15      	subs	r3, #21
 8006538:	f023 0303 	bic.w	r3, r3, #3
 800653c:	3304      	adds	r3, #4
 800653e:	f104 0015 	add.w	r0, r4, #21
 8006542:	4560      	cmp	r0, ip
 8006544:	bf88      	it	hi
 8006546:	2304      	movhi	r3, #4
 8006548:	50ca      	str	r2, [r1, r3]
 800654a:	b10a      	cbz	r2, 8006550 <__lshift+0xa4>
 800654c:	f108 0602 	add.w	r6, r8, #2
 8006550:	3e01      	subs	r6, #1
 8006552:	4638      	mov	r0, r7
 8006554:	4621      	mov	r1, r4
 8006556:	612e      	str	r6, [r5, #16]
 8006558:	f7ff fd98 	bl	800608c <_Bfree>
 800655c:	4628      	mov	r0, r5
 800655e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006562:	f842 0f04 	str.w	r0, [r2, #4]!
 8006566:	3301      	adds	r3, #1
 8006568:	e7c5      	b.n	80064f6 <__lshift+0x4a>
 800656a:	3904      	subs	r1, #4
 800656c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006570:	459c      	cmp	ip, r3
 8006572:	f841 2f04 	str.w	r2, [r1, #4]!
 8006576:	d8f9      	bhi.n	800656c <__lshift+0xc0>
 8006578:	e7ea      	b.n	8006550 <__lshift+0xa4>
 800657a:	bf00      	nop
 800657c:	080088d3 	.word	0x080088d3
 8006580:	080088e4 	.word	0x080088e4

08006584 <__mcmp>:
 8006584:	4603      	mov	r3, r0
 8006586:	690a      	ldr	r2, [r1, #16]
 8006588:	6900      	ldr	r0, [r0, #16]
 800658a:	b530      	push	{r4, r5, lr}
 800658c:	1a80      	subs	r0, r0, r2
 800658e:	d10e      	bne.n	80065ae <__mcmp+0x2a>
 8006590:	3314      	adds	r3, #20
 8006592:	3114      	adds	r1, #20
 8006594:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006598:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800659c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80065a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80065a4:	4295      	cmp	r5, r2
 80065a6:	d003      	beq.n	80065b0 <__mcmp+0x2c>
 80065a8:	d205      	bcs.n	80065b6 <__mcmp+0x32>
 80065aa:	f04f 30ff 	mov.w	r0, #4294967295
 80065ae:	bd30      	pop	{r4, r5, pc}
 80065b0:	42a3      	cmp	r3, r4
 80065b2:	d3f3      	bcc.n	800659c <__mcmp+0x18>
 80065b4:	e7fb      	b.n	80065ae <__mcmp+0x2a>
 80065b6:	2001      	movs	r0, #1
 80065b8:	e7f9      	b.n	80065ae <__mcmp+0x2a>
	...

080065bc <__mdiff>:
 80065bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c0:	4689      	mov	r9, r1
 80065c2:	4606      	mov	r6, r0
 80065c4:	4611      	mov	r1, r2
 80065c6:	4648      	mov	r0, r9
 80065c8:	4614      	mov	r4, r2
 80065ca:	f7ff ffdb 	bl	8006584 <__mcmp>
 80065ce:	1e05      	subs	r5, r0, #0
 80065d0:	d112      	bne.n	80065f8 <__mdiff+0x3c>
 80065d2:	4629      	mov	r1, r5
 80065d4:	4630      	mov	r0, r6
 80065d6:	f7ff fd19 	bl	800600c <_Balloc>
 80065da:	4602      	mov	r2, r0
 80065dc:	b928      	cbnz	r0, 80065ea <__mdiff+0x2e>
 80065de:	f240 2137 	movw	r1, #567	@ 0x237
 80065e2:	4b3e      	ldr	r3, [pc, #248]	@ (80066dc <__mdiff+0x120>)
 80065e4:	483e      	ldr	r0, [pc, #248]	@ (80066e0 <__mdiff+0x124>)
 80065e6:	f001 fc51 	bl	8007e8c <__assert_func>
 80065ea:	2301      	movs	r3, #1
 80065ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80065f0:	4610      	mov	r0, r2
 80065f2:	b003      	add	sp, #12
 80065f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f8:	bfbc      	itt	lt
 80065fa:	464b      	movlt	r3, r9
 80065fc:	46a1      	movlt	r9, r4
 80065fe:	4630      	mov	r0, r6
 8006600:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006604:	bfba      	itte	lt
 8006606:	461c      	movlt	r4, r3
 8006608:	2501      	movlt	r5, #1
 800660a:	2500      	movge	r5, #0
 800660c:	f7ff fcfe 	bl	800600c <_Balloc>
 8006610:	4602      	mov	r2, r0
 8006612:	b918      	cbnz	r0, 800661c <__mdiff+0x60>
 8006614:	f240 2145 	movw	r1, #581	@ 0x245
 8006618:	4b30      	ldr	r3, [pc, #192]	@ (80066dc <__mdiff+0x120>)
 800661a:	e7e3      	b.n	80065e4 <__mdiff+0x28>
 800661c:	f100 0b14 	add.w	fp, r0, #20
 8006620:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006624:	f109 0310 	add.w	r3, r9, #16
 8006628:	60c5      	str	r5, [r0, #12]
 800662a:	f04f 0c00 	mov.w	ip, #0
 800662e:	f109 0514 	add.w	r5, r9, #20
 8006632:	46d9      	mov	r9, fp
 8006634:	6926      	ldr	r6, [r4, #16]
 8006636:	f104 0e14 	add.w	lr, r4, #20
 800663a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800663e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006642:	9301      	str	r3, [sp, #4]
 8006644:	9b01      	ldr	r3, [sp, #4]
 8006646:	f85e 0b04 	ldr.w	r0, [lr], #4
 800664a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800664e:	b281      	uxth	r1, r0
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	fa1f f38a 	uxth.w	r3, sl
 8006656:	1a5b      	subs	r3, r3, r1
 8006658:	0c00      	lsrs	r0, r0, #16
 800665a:	4463      	add	r3, ip
 800665c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006660:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006664:	b29b      	uxth	r3, r3
 8006666:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800666a:	4576      	cmp	r6, lr
 800666c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006670:	f849 3b04 	str.w	r3, [r9], #4
 8006674:	d8e6      	bhi.n	8006644 <__mdiff+0x88>
 8006676:	1b33      	subs	r3, r6, r4
 8006678:	3b15      	subs	r3, #21
 800667a:	f023 0303 	bic.w	r3, r3, #3
 800667e:	3415      	adds	r4, #21
 8006680:	3304      	adds	r3, #4
 8006682:	42a6      	cmp	r6, r4
 8006684:	bf38      	it	cc
 8006686:	2304      	movcc	r3, #4
 8006688:	441d      	add	r5, r3
 800668a:	445b      	add	r3, fp
 800668c:	461e      	mov	r6, r3
 800668e:	462c      	mov	r4, r5
 8006690:	4544      	cmp	r4, r8
 8006692:	d30e      	bcc.n	80066b2 <__mdiff+0xf6>
 8006694:	f108 0103 	add.w	r1, r8, #3
 8006698:	1b49      	subs	r1, r1, r5
 800669a:	f021 0103 	bic.w	r1, r1, #3
 800669e:	3d03      	subs	r5, #3
 80066a0:	45a8      	cmp	r8, r5
 80066a2:	bf38      	it	cc
 80066a4:	2100      	movcc	r1, #0
 80066a6:	440b      	add	r3, r1
 80066a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80066ac:	b199      	cbz	r1, 80066d6 <__mdiff+0x11a>
 80066ae:	6117      	str	r7, [r2, #16]
 80066b0:	e79e      	b.n	80065f0 <__mdiff+0x34>
 80066b2:	46e6      	mov	lr, ip
 80066b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80066b8:	fa1f fc81 	uxth.w	ip, r1
 80066bc:	44f4      	add	ip, lr
 80066be:	0c08      	lsrs	r0, r1, #16
 80066c0:	4471      	add	r1, lr
 80066c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80066c6:	b289      	uxth	r1, r1
 80066c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80066cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066d0:	f846 1b04 	str.w	r1, [r6], #4
 80066d4:	e7dc      	b.n	8006690 <__mdiff+0xd4>
 80066d6:	3f01      	subs	r7, #1
 80066d8:	e7e6      	b.n	80066a8 <__mdiff+0xec>
 80066da:	bf00      	nop
 80066dc:	080088d3 	.word	0x080088d3
 80066e0:	080088e4 	.word	0x080088e4

080066e4 <__ulp>:
 80066e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006720 <__ulp+0x3c>)
 80066e6:	400b      	ands	r3, r1
 80066e8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	dc08      	bgt.n	8006702 <__ulp+0x1e>
 80066f0:	425b      	negs	r3, r3
 80066f2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80066f6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80066fa:	da04      	bge.n	8006706 <__ulp+0x22>
 80066fc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006700:	4113      	asrs	r3, r2
 8006702:	2200      	movs	r2, #0
 8006704:	e008      	b.n	8006718 <__ulp+0x34>
 8006706:	f1a2 0314 	sub.w	r3, r2, #20
 800670a:	2b1e      	cmp	r3, #30
 800670c:	bfd6      	itet	le
 800670e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006712:	2201      	movgt	r2, #1
 8006714:	40da      	lsrle	r2, r3
 8006716:	2300      	movs	r3, #0
 8006718:	4619      	mov	r1, r3
 800671a:	4610      	mov	r0, r2
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	7ff00000 	.word	0x7ff00000

08006724 <__b2d>:
 8006724:	6902      	ldr	r2, [r0, #16]
 8006726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006728:	f100 0614 	add.w	r6, r0, #20
 800672c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006730:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006734:	4f1e      	ldr	r7, [pc, #120]	@ (80067b0 <__b2d+0x8c>)
 8006736:	4620      	mov	r0, r4
 8006738:	f7ff fd5a 	bl	80061f0 <__hi0bits>
 800673c:	4603      	mov	r3, r0
 800673e:	f1c0 0020 	rsb	r0, r0, #32
 8006742:	2b0a      	cmp	r3, #10
 8006744:	f1a2 0504 	sub.w	r5, r2, #4
 8006748:	6008      	str	r0, [r1, #0]
 800674a:	dc12      	bgt.n	8006772 <__b2d+0x4e>
 800674c:	42ae      	cmp	r6, r5
 800674e:	bf2c      	ite	cs
 8006750:	2200      	movcs	r2, #0
 8006752:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006756:	f1c3 0c0b 	rsb	ip, r3, #11
 800675a:	3315      	adds	r3, #21
 800675c:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006760:	fa04 f303 	lsl.w	r3, r4, r3
 8006764:	fa22 f20c 	lsr.w	r2, r2, ip
 8006768:	ea4e 0107 	orr.w	r1, lr, r7
 800676c:	431a      	orrs	r2, r3
 800676e:	4610      	mov	r0, r2
 8006770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006772:	42ae      	cmp	r6, r5
 8006774:	bf36      	itet	cc
 8006776:	f1a2 0508 	subcc.w	r5, r2, #8
 800677a:	2200      	movcs	r2, #0
 800677c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006780:	3b0b      	subs	r3, #11
 8006782:	d012      	beq.n	80067aa <__b2d+0x86>
 8006784:	f1c3 0720 	rsb	r7, r3, #32
 8006788:	fa22 f107 	lsr.w	r1, r2, r7
 800678c:	409c      	lsls	r4, r3
 800678e:	430c      	orrs	r4, r1
 8006790:	42b5      	cmp	r5, r6
 8006792:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006796:	bf94      	ite	ls
 8006798:	2400      	movls	r4, #0
 800679a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800679e:	409a      	lsls	r2, r3
 80067a0:	40fc      	lsrs	r4, r7
 80067a2:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80067a6:	4322      	orrs	r2, r4
 80067a8:	e7e1      	b.n	800676e <__b2d+0x4a>
 80067aa:	ea44 0107 	orr.w	r1, r4, r7
 80067ae:	e7de      	b.n	800676e <__b2d+0x4a>
 80067b0:	3ff00000 	.word	0x3ff00000

080067b4 <__d2b>:
 80067b4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80067b8:	2101      	movs	r1, #1
 80067ba:	4690      	mov	r8, r2
 80067bc:	4699      	mov	r9, r3
 80067be:	9e08      	ldr	r6, [sp, #32]
 80067c0:	f7ff fc24 	bl	800600c <_Balloc>
 80067c4:	4604      	mov	r4, r0
 80067c6:	b930      	cbnz	r0, 80067d6 <__d2b+0x22>
 80067c8:	4602      	mov	r2, r0
 80067ca:	f240 310f 	movw	r1, #783	@ 0x30f
 80067ce:	4b23      	ldr	r3, [pc, #140]	@ (800685c <__d2b+0xa8>)
 80067d0:	4823      	ldr	r0, [pc, #140]	@ (8006860 <__d2b+0xac>)
 80067d2:	f001 fb5b 	bl	8007e8c <__assert_func>
 80067d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80067da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067de:	b10d      	cbz	r5, 80067e4 <__d2b+0x30>
 80067e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067e4:	9301      	str	r3, [sp, #4]
 80067e6:	f1b8 0300 	subs.w	r3, r8, #0
 80067ea:	d024      	beq.n	8006836 <__d2b+0x82>
 80067ec:	4668      	mov	r0, sp
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	f7ff fd1d 	bl	800622e <__lo0bits>
 80067f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067f8:	b1d8      	cbz	r0, 8006832 <__d2b+0x7e>
 80067fa:	f1c0 0320 	rsb	r3, r0, #32
 80067fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006802:	430b      	orrs	r3, r1
 8006804:	40c2      	lsrs	r2, r0
 8006806:	6163      	str	r3, [r4, #20]
 8006808:	9201      	str	r2, [sp, #4]
 800680a:	9b01      	ldr	r3, [sp, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	bf0c      	ite	eq
 8006810:	2201      	moveq	r2, #1
 8006812:	2202      	movne	r2, #2
 8006814:	61a3      	str	r3, [r4, #24]
 8006816:	6122      	str	r2, [r4, #16]
 8006818:	b1ad      	cbz	r5, 8006846 <__d2b+0x92>
 800681a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800681e:	4405      	add	r5, r0
 8006820:	6035      	str	r5, [r6, #0]
 8006822:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006828:	6018      	str	r0, [r3, #0]
 800682a:	4620      	mov	r0, r4
 800682c:	b002      	add	sp, #8
 800682e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006832:	6161      	str	r1, [r4, #20]
 8006834:	e7e9      	b.n	800680a <__d2b+0x56>
 8006836:	a801      	add	r0, sp, #4
 8006838:	f7ff fcf9 	bl	800622e <__lo0bits>
 800683c:	9b01      	ldr	r3, [sp, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	6163      	str	r3, [r4, #20]
 8006842:	3020      	adds	r0, #32
 8006844:	e7e7      	b.n	8006816 <__d2b+0x62>
 8006846:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800684a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800684e:	6030      	str	r0, [r6, #0]
 8006850:	6918      	ldr	r0, [r3, #16]
 8006852:	f7ff fccd 	bl	80061f0 <__hi0bits>
 8006856:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800685a:	e7e4      	b.n	8006826 <__d2b+0x72>
 800685c:	080088d3 	.word	0x080088d3
 8006860:	080088e4 	.word	0x080088e4

08006864 <__ratio>:
 8006864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006868:	b085      	sub	sp, #20
 800686a:	e9cd 1000 	strd	r1, r0, [sp]
 800686e:	a902      	add	r1, sp, #8
 8006870:	f7ff ff58 	bl	8006724 <__b2d>
 8006874:	468b      	mov	fp, r1
 8006876:	4606      	mov	r6, r0
 8006878:	460f      	mov	r7, r1
 800687a:	9800      	ldr	r0, [sp, #0]
 800687c:	a903      	add	r1, sp, #12
 800687e:	f7ff ff51 	bl	8006724 <__b2d>
 8006882:	460d      	mov	r5, r1
 8006884:	9b01      	ldr	r3, [sp, #4]
 8006886:	4689      	mov	r9, r1
 8006888:	6919      	ldr	r1, [r3, #16]
 800688a:	9b00      	ldr	r3, [sp, #0]
 800688c:	4604      	mov	r4, r0
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	4630      	mov	r0, r6
 8006892:	1ac9      	subs	r1, r1, r3
 8006894:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006898:	1a9b      	subs	r3, r3, r2
 800689a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800689e:	2b00      	cmp	r3, #0
 80068a0:	bfcd      	iteet	gt
 80068a2:	463a      	movgt	r2, r7
 80068a4:	462a      	movle	r2, r5
 80068a6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80068aa:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80068ae:	bfd8      	it	le
 80068b0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80068b4:	464b      	mov	r3, r9
 80068b6:	4622      	mov	r2, r4
 80068b8:	4659      	mov	r1, fp
 80068ba:	f7f9 ff37 	bl	800072c <__aeabi_ddiv>
 80068be:	b005      	add	sp, #20
 80068c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068c4 <__copybits>:
 80068c4:	3901      	subs	r1, #1
 80068c6:	b570      	push	{r4, r5, r6, lr}
 80068c8:	1149      	asrs	r1, r1, #5
 80068ca:	6914      	ldr	r4, [r2, #16]
 80068cc:	3101      	adds	r1, #1
 80068ce:	f102 0314 	add.w	r3, r2, #20
 80068d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80068d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80068da:	1f05      	subs	r5, r0, #4
 80068dc:	42a3      	cmp	r3, r4
 80068de:	d30c      	bcc.n	80068fa <__copybits+0x36>
 80068e0:	1aa3      	subs	r3, r4, r2
 80068e2:	3b11      	subs	r3, #17
 80068e4:	f023 0303 	bic.w	r3, r3, #3
 80068e8:	3211      	adds	r2, #17
 80068ea:	42a2      	cmp	r2, r4
 80068ec:	bf88      	it	hi
 80068ee:	2300      	movhi	r3, #0
 80068f0:	4418      	add	r0, r3
 80068f2:	2300      	movs	r3, #0
 80068f4:	4288      	cmp	r0, r1
 80068f6:	d305      	bcc.n	8006904 <__copybits+0x40>
 80068f8:	bd70      	pop	{r4, r5, r6, pc}
 80068fa:	f853 6b04 	ldr.w	r6, [r3], #4
 80068fe:	f845 6f04 	str.w	r6, [r5, #4]!
 8006902:	e7eb      	b.n	80068dc <__copybits+0x18>
 8006904:	f840 3b04 	str.w	r3, [r0], #4
 8006908:	e7f4      	b.n	80068f4 <__copybits+0x30>

0800690a <__any_on>:
 800690a:	f100 0214 	add.w	r2, r0, #20
 800690e:	6900      	ldr	r0, [r0, #16]
 8006910:	114b      	asrs	r3, r1, #5
 8006912:	4298      	cmp	r0, r3
 8006914:	b510      	push	{r4, lr}
 8006916:	db11      	blt.n	800693c <__any_on+0x32>
 8006918:	dd0a      	ble.n	8006930 <__any_on+0x26>
 800691a:	f011 011f 	ands.w	r1, r1, #31
 800691e:	d007      	beq.n	8006930 <__any_on+0x26>
 8006920:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006924:	fa24 f001 	lsr.w	r0, r4, r1
 8006928:	fa00 f101 	lsl.w	r1, r0, r1
 800692c:	428c      	cmp	r4, r1
 800692e:	d10b      	bne.n	8006948 <__any_on+0x3e>
 8006930:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006934:	4293      	cmp	r3, r2
 8006936:	d803      	bhi.n	8006940 <__any_on+0x36>
 8006938:	2000      	movs	r0, #0
 800693a:	bd10      	pop	{r4, pc}
 800693c:	4603      	mov	r3, r0
 800693e:	e7f7      	b.n	8006930 <__any_on+0x26>
 8006940:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006944:	2900      	cmp	r1, #0
 8006946:	d0f5      	beq.n	8006934 <__any_on+0x2a>
 8006948:	2001      	movs	r0, #1
 800694a:	e7f6      	b.n	800693a <__any_on+0x30>

0800694c <sulp>:
 800694c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006950:	460f      	mov	r7, r1
 8006952:	4690      	mov	r8, r2
 8006954:	f7ff fec6 	bl	80066e4 <__ulp>
 8006958:	4604      	mov	r4, r0
 800695a:	460d      	mov	r5, r1
 800695c:	f1b8 0f00 	cmp.w	r8, #0
 8006960:	d011      	beq.n	8006986 <sulp+0x3a>
 8006962:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006966:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800696a:	2b00      	cmp	r3, #0
 800696c:	dd0b      	ble.n	8006986 <sulp+0x3a>
 800696e:	2400      	movs	r4, #0
 8006970:	051b      	lsls	r3, r3, #20
 8006972:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006976:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800697a:	4622      	mov	r2, r4
 800697c:	462b      	mov	r3, r5
 800697e:	f7f9 fdab 	bl	80004d8 <__aeabi_dmul>
 8006982:	4604      	mov	r4, r0
 8006984:	460d      	mov	r5, r1
 8006986:	4620      	mov	r0, r4
 8006988:	4629      	mov	r1, r5
 800698a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006990 <_strtod_l>:
 8006990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006994:	b09f      	sub	sp, #124	@ 0x7c
 8006996:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006998:	2200      	movs	r2, #0
 800699a:	460c      	mov	r4, r1
 800699c:	921a      	str	r2, [sp, #104]	@ 0x68
 800699e:	f04f 0a00 	mov.w	sl, #0
 80069a2:	f04f 0b00 	mov.w	fp, #0
 80069a6:	460a      	mov	r2, r1
 80069a8:	9005      	str	r0, [sp, #20]
 80069aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80069ac:	7811      	ldrb	r1, [r2, #0]
 80069ae:	292b      	cmp	r1, #43	@ 0x2b
 80069b0:	d048      	beq.n	8006a44 <_strtod_l+0xb4>
 80069b2:	d836      	bhi.n	8006a22 <_strtod_l+0x92>
 80069b4:	290d      	cmp	r1, #13
 80069b6:	d830      	bhi.n	8006a1a <_strtod_l+0x8a>
 80069b8:	2908      	cmp	r1, #8
 80069ba:	d830      	bhi.n	8006a1e <_strtod_l+0x8e>
 80069bc:	2900      	cmp	r1, #0
 80069be:	d039      	beq.n	8006a34 <_strtod_l+0xa4>
 80069c0:	2200      	movs	r2, #0
 80069c2:	920e      	str	r2, [sp, #56]	@ 0x38
 80069c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80069c6:	782a      	ldrb	r2, [r5, #0]
 80069c8:	2a30      	cmp	r2, #48	@ 0x30
 80069ca:	f040 80b0 	bne.w	8006b2e <_strtod_l+0x19e>
 80069ce:	786a      	ldrb	r2, [r5, #1]
 80069d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80069d4:	2a58      	cmp	r2, #88	@ 0x58
 80069d6:	d16c      	bne.n	8006ab2 <_strtod_l+0x122>
 80069d8:	9302      	str	r3, [sp, #8]
 80069da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069dc:	4a8f      	ldr	r2, [pc, #572]	@ (8006c1c <_strtod_l+0x28c>)
 80069de:	9301      	str	r3, [sp, #4]
 80069e0:	ab1a      	add	r3, sp, #104	@ 0x68
 80069e2:	9300      	str	r3, [sp, #0]
 80069e4:	9805      	ldr	r0, [sp, #20]
 80069e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80069e8:	a919      	add	r1, sp, #100	@ 0x64
 80069ea:	f001 fae9 	bl	8007fc0 <__gethex>
 80069ee:	f010 060f 	ands.w	r6, r0, #15
 80069f2:	4604      	mov	r4, r0
 80069f4:	d005      	beq.n	8006a02 <_strtod_l+0x72>
 80069f6:	2e06      	cmp	r6, #6
 80069f8:	d126      	bne.n	8006a48 <_strtod_l+0xb8>
 80069fa:	2300      	movs	r3, #0
 80069fc:	3501      	adds	r5, #1
 80069fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8006a00:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f040 8582 	bne.w	800750e <_strtod_l+0xb7e>
 8006a0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a0c:	b1bb      	cbz	r3, 8006a3e <_strtod_l+0xae>
 8006a0e:	4650      	mov	r0, sl
 8006a10:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006a14:	b01f      	add	sp, #124	@ 0x7c
 8006a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a1a:	2920      	cmp	r1, #32
 8006a1c:	d1d0      	bne.n	80069c0 <_strtod_l+0x30>
 8006a1e:	3201      	adds	r2, #1
 8006a20:	e7c3      	b.n	80069aa <_strtod_l+0x1a>
 8006a22:	292d      	cmp	r1, #45	@ 0x2d
 8006a24:	d1cc      	bne.n	80069c0 <_strtod_l+0x30>
 8006a26:	2101      	movs	r1, #1
 8006a28:	910e      	str	r1, [sp, #56]	@ 0x38
 8006a2a:	1c51      	adds	r1, r2, #1
 8006a2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006a2e:	7852      	ldrb	r2, [r2, #1]
 8006a30:	2a00      	cmp	r2, #0
 8006a32:	d1c7      	bne.n	80069c4 <_strtod_l+0x34>
 8006a34:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a36:	9419      	str	r4, [sp, #100]	@ 0x64
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f040 8566 	bne.w	800750a <_strtod_l+0xb7a>
 8006a3e:	4650      	mov	r0, sl
 8006a40:	4659      	mov	r1, fp
 8006a42:	e7e7      	b.n	8006a14 <_strtod_l+0x84>
 8006a44:	2100      	movs	r1, #0
 8006a46:	e7ef      	b.n	8006a28 <_strtod_l+0x98>
 8006a48:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006a4a:	b13a      	cbz	r2, 8006a5c <_strtod_l+0xcc>
 8006a4c:	2135      	movs	r1, #53	@ 0x35
 8006a4e:	a81c      	add	r0, sp, #112	@ 0x70
 8006a50:	f7ff ff38 	bl	80068c4 <__copybits>
 8006a54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a56:	9805      	ldr	r0, [sp, #20]
 8006a58:	f7ff fb18 	bl	800608c <_Bfree>
 8006a5c:	3e01      	subs	r6, #1
 8006a5e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006a60:	2e04      	cmp	r6, #4
 8006a62:	d806      	bhi.n	8006a72 <_strtod_l+0xe2>
 8006a64:	e8df f006 	tbb	[pc, r6]
 8006a68:	201d0314 	.word	0x201d0314
 8006a6c:	14          	.byte	0x14
 8006a6d:	00          	.byte	0x00
 8006a6e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006a72:	05e1      	lsls	r1, r4, #23
 8006a74:	bf48      	it	mi
 8006a76:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006a7a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006a7e:	0d1b      	lsrs	r3, r3, #20
 8006a80:	051b      	lsls	r3, r3, #20
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1bd      	bne.n	8006a02 <_strtod_l+0x72>
 8006a86:	f7fe fb27 	bl	80050d8 <__errno>
 8006a8a:	2322      	movs	r3, #34	@ 0x22
 8006a8c:	6003      	str	r3, [r0, #0]
 8006a8e:	e7b8      	b.n	8006a02 <_strtod_l+0x72>
 8006a90:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006a94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006a98:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006a9c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006aa0:	e7e7      	b.n	8006a72 <_strtod_l+0xe2>
 8006aa2:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8006c20 <_strtod_l+0x290>
 8006aa6:	e7e4      	b.n	8006a72 <_strtod_l+0xe2>
 8006aa8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006aac:	f04f 3aff 	mov.w	sl, #4294967295
 8006ab0:	e7df      	b.n	8006a72 <_strtod_l+0xe2>
 8006ab2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006ab8:	785b      	ldrb	r3, [r3, #1]
 8006aba:	2b30      	cmp	r3, #48	@ 0x30
 8006abc:	d0f9      	beq.n	8006ab2 <_strtod_l+0x122>
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d09f      	beq.n	8006a02 <_strtod_l+0x72>
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	2700      	movs	r7, #0
 8006ac6:	220a      	movs	r2, #10
 8006ac8:	46b9      	mov	r9, r7
 8006aca:	9308      	str	r3, [sp, #32]
 8006acc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006ace:	970b      	str	r7, [sp, #44]	@ 0x2c
 8006ad0:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ad2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006ad4:	7805      	ldrb	r5, [r0, #0]
 8006ad6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006ada:	b2d9      	uxtb	r1, r3
 8006adc:	2909      	cmp	r1, #9
 8006ade:	d928      	bls.n	8006b32 <_strtod_l+0x1a2>
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	4950      	ldr	r1, [pc, #320]	@ (8006c24 <_strtod_l+0x294>)
 8006ae4:	f001 f99c 	bl	8007e20 <strncmp>
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	d032      	beq.n	8006b52 <_strtod_l+0x1c2>
 8006aec:	2000      	movs	r0, #0
 8006aee:	462a      	mov	r2, r5
 8006af0:	4603      	mov	r3, r0
 8006af2:	464d      	mov	r5, r9
 8006af4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006af6:	2a65      	cmp	r2, #101	@ 0x65
 8006af8:	d001      	beq.n	8006afe <_strtod_l+0x16e>
 8006afa:	2a45      	cmp	r2, #69	@ 0x45
 8006afc:	d114      	bne.n	8006b28 <_strtod_l+0x198>
 8006afe:	b91d      	cbnz	r5, 8006b08 <_strtod_l+0x178>
 8006b00:	9a08      	ldr	r2, [sp, #32]
 8006b02:	4302      	orrs	r2, r0
 8006b04:	d096      	beq.n	8006a34 <_strtod_l+0xa4>
 8006b06:	2500      	movs	r5, #0
 8006b08:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006b0a:	1c62      	adds	r2, r4, #1
 8006b0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b0e:	7862      	ldrb	r2, [r4, #1]
 8006b10:	2a2b      	cmp	r2, #43	@ 0x2b
 8006b12:	d07a      	beq.n	8006c0a <_strtod_l+0x27a>
 8006b14:	2a2d      	cmp	r2, #45	@ 0x2d
 8006b16:	d07e      	beq.n	8006c16 <_strtod_l+0x286>
 8006b18:	f04f 0c00 	mov.w	ip, #0
 8006b1c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006b20:	2909      	cmp	r1, #9
 8006b22:	f240 8085 	bls.w	8006c30 <_strtod_l+0x2a0>
 8006b26:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b28:	f04f 0800 	mov.w	r8, #0
 8006b2c:	e0a5      	b.n	8006c7a <_strtod_l+0x2ea>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	e7c8      	b.n	8006ac4 <_strtod_l+0x134>
 8006b32:	f1b9 0f08 	cmp.w	r9, #8
 8006b36:	bfd8      	it	le
 8006b38:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006b3a:	f100 0001 	add.w	r0, r0, #1
 8006b3e:	bfd6      	itet	le
 8006b40:	fb02 3301 	mlale	r3, r2, r1, r3
 8006b44:	fb02 3707 	mlagt	r7, r2, r7, r3
 8006b48:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8006b4a:	f109 0901 	add.w	r9, r9, #1
 8006b4e:	9019      	str	r0, [sp, #100]	@ 0x64
 8006b50:	e7bf      	b.n	8006ad2 <_strtod_l+0x142>
 8006b52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b54:	1c5a      	adds	r2, r3, #1
 8006b56:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b58:	785a      	ldrb	r2, [r3, #1]
 8006b5a:	f1b9 0f00 	cmp.w	r9, #0
 8006b5e:	d03b      	beq.n	8006bd8 <_strtod_l+0x248>
 8006b60:	464d      	mov	r5, r9
 8006b62:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b64:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006b68:	2b09      	cmp	r3, #9
 8006b6a:	d912      	bls.n	8006b92 <_strtod_l+0x202>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e7c2      	b.n	8006af6 <_strtod_l+0x166>
 8006b70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b72:	3001      	adds	r0, #1
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b78:	785a      	ldrb	r2, [r3, #1]
 8006b7a:	2a30      	cmp	r2, #48	@ 0x30
 8006b7c:	d0f8      	beq.n	8006b70 <_strtod_l+0x1e0>
 8006b7e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006b82:	2b08      	cmp	r3, #8
 8006b84:	f200 84c8 	bhi.w	8007518 <_strtod_l+0xb88>
 8006b88:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	4605      	mov	r5, r0
 8006b8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b90:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b92:	3a30      	subs	r2, #48	@ 0x30
 8006b94:	f100 0301 	add.w	r3, r0, #1
 8006b98:	d018      	beq.n	8006bcc <_strtod_l+0x23c>
 8006b9a:	462e      	mov	r6, r5
 8006b9c:	f04f 0e0a 	mov.w	lr, #10
 8006ba0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ba2:	4419      	add	r1, r3
 8006ba4:	910a      	str	r1, [sp, #40]	@ 0x28
 8006ba6:	1c71      	adds	r1, r6, #1
 8006ba8:	eba1 0c05 	sub.w	ip, r1, r5
 8006bac:	4563      	cmp	r3, ip
 8006bae:	dc15      	bgt.n	8006bdc <_strtod_l+0x24c>
 8006bb0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006bb4:	182b      	adds	r3, r5, r0
 8006bb6:	2b08      	cmp	r3, #8
 8006bb8:	f105 0501 	add.w	r5, r5, #1
 8006bbc:	4405      	add	r5, r0
 8006bbe:	dc1a      	bgt.n	8006bf6 <_strtod_l+0x266>
 8006bc0:	230a      	movs	r3, #10
 8006bc2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bc4:	fb03 2301 	mla	r3, r3, r1, r2
 8006bc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bca:	2300      	movs	r3, #0
 8006bcc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006bce:	4618      	mov	r0, r3
 8006bd0:	1c51      	adds	r1, r2, #1
 8006bd2:	9119      	str	r1, [sp, #100]	@ 0x64
 8006bd4:	7852      	ldrb	r2, [r2, #1]
 8006bd6:	e7c5      	b.n	8006b64 <_strtod_l+0x1d4>
 8006bd8:	4648      	mov	r0, r9
 8006bda:	e7ce      	b.n	8006b7a <_strtod_l+0x1ea>
 8006bdc:	2e08      	cmp	r6, #8
 8006bde:	dc05      	bgt.n	8006bec <_strtod_l+0x25c>
 8006be0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006be2:	fb0e f606 	mul.w	r6, lr, r6
 8006be6:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006be8:	460e      	mov	r6, r1
 8006bea:	e7dc      	b.n	8006ba6 <_strtod_l+0x216>
 8006bec:	2910      	cmp	r1, #16
 8006bee:	bfd8      	it	le
 8006bf0:	fb0e f707 	mulle.w	r7, lr, r7
 8006bf4:	e7f8      	b.n	8006be8 <_strtod_l+0x258>
 8006bf6:	2b0f      	cmp	r3, #15
 8006bf8:	bfdc      	itt	le
 8006bfa:	230a      	movle	r3, #10
 8006bfc:	fb03 2707 	mlale	r7, r3, r7, r2
 8006c00:	e7e3      	b.n	8006bca <_strtod_l+0x23a>
 8006c02:	2300      	movs	r3, #0
 8006c04:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c06:	2301      	movs	r3, #1
 8006c08:	e77a      	b.n	8006b00 <_strtod_l+0x170>
 8006c0a:	f04f 0c00 	mov.w	ip, #0
 8006c0e:	1ca2      	adds	r2, r4, #2
 8006c10:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c12:	78a2      	ldrb	r2, [r4, #2]
 8006c14:	e782      	b.n	8006b1c <_strtod_l+0x18c>
 8006c16:	f04f 0c01 	mov.w	ip, #1
 8006c1a:	e7f8      	b.n	8006c0e <_strtod_l+0x27e>
 8006c1c:	08008b04 	.word	0x08008b04
 8006c20:	7ff00000 	.word	0x7ff00000
 8006c24:	0800893d 	.word	0x0800893d
 8006c28:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c2a:	1c51      	adds	r1, r2, #1
 8006c2c:	9119      	str	r1, [sp, #100]	@ 0x64
 8006c2e:	7852      	ldrb	r2, [r2, #1]
 8006c30:	2a30      	cmp	r2, #48	@ 0x30
 8006c32:	d0f9      	beq.n	8006c28 <_strtod_l+0x298>
 8006c34:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006c38:	2908      	cmp	r1, #8
 8006c3a:	f63f af75 	bhi.w	8006b28 <_strtod_l+0x198>
 8006c3e:	f04f 080a 	mov.w	r8, #10
 8006c42:	3a30      	subs	r2, #48	@ 0x30
 8006c44:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c48:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006c4a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006c4c:	1c56      	adds	r6, r2, #1
 8006c4e:	9619      	str	r6, [sp, #100]	@ 0x64
 8006c50:	7852      	ldrb	r2, [r2, #1]
 8006c52:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006c56:	f1be 0f09 	cmp.w	lr, #9
 8006c5a:	d939      	bls.n	8006cd0 <_strtod_l+0x340>
 8006c5c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006c5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006c62:	1a76      	subs	r6, r6, r1
 8006c64:	2e08      	cmp	r6, #8
 8006c66:	dc03      	bgt.n	8006c70 <_strtod_l+0x2e0>
 8006c68:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c6a:	4588      	cmp	r8, r1
 8006c6c:	bfa8      	it	ge
 8006c6e:	4688      	movge	r8, r1
 8006c70:	f1bc 0f00 	cmp.w	ip, #0
 8006c74:	d001      	beq.n	8006c7a <_strtod_l+0x2ea>
 8006c76:	f1c8 0800 	rsb	r8, r8, #0
 8006c7a:	2d00      	cmp	r5, #0
 8006c7c:	d14e      	bne.n	8006d1c <_strtod_l+0x38c>
 8006c7e:	9908      	ldr	r1, [sp, #32]
 8006c80:	4308      	orrs	r0, r1
 8006c82:	f47f aebe 	bne.w	8006a02 <_strtod_l+0x72>
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f47f aed4 	bne.w	8006a34 <_strtod_l+0xa4>
 8006c8c:	2a69      	cmp	r2, #105	@ 0x69
 8006c8e:	d028      	beq.n	8006ce2 <_strtod_l+0x352>
 8006c90:	dc25      	bgt.n	8006cde <_strtod_l+0x34e>
 8006c92:	2a49      	cmp	r2, #73	@ 0x49
 8006c94:	d025      	beq.n	8006ce2 <_strtod_l+0x352>
 8006c96:	2a4e      	cmp	r2, #78	@ 0x4e
 8006c98:	f47f aecc 	bne.w	8006a34 <_strtod_l+0xa4>
 8006c9c:	4999      	ldr	r1, [pc, #612]	@ (8006f04 <_strtod_l+0x574>)
 8006c9e:	a819      	add	r0, sp, #100	@ 0x64
 8006ca0:	f001 fbb0 	bl	8008404 <__match>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	f43f aec5 	beq.w	8006a34 <_strtod_l+0xa4>
 8006caa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	2b28      	cmp	r3, #40	@ 0x28
 8006cb0:	d12e      	bne.n	8006d10 <_strtod_l+0x380>
 8006cb2:	4995      	ldr	r1, [pc, #596]	@ (8006f08 <_strtod_l+0x578>)
 8006cb4:	aa1c      	add	r2, sp, #112	@ 0x70
 8006cb6:	a819      	add	r0, sp, #100	@ 0x64
 8006cb8:	f001 fbb8 	bl	800842c <__hexnan>
 8006cbc:	2805      	cmp	r0, #5
 8006cbe:	d127      	bne.n	8006d10 <_strtod_l+0x380>
 8006cc0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006cc2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006cc6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006cca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006cce:	e698      	b.n	8006a02 <_strtod_l+0x72>
 8006cd0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cd2:	fb08 2101 	mla	r1, r8, r1, r2
 8006cd6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cdc:	e7b5      	b.n	8006c4a <_strtod_l+0x2ba>
 8006cde:	2a6e      	cmp	r2, #110	@ 0x6e
 8006ce0:	e7da      	b.n	8006c98 <_strtod_l+0x308>
 8006ce2:	498a      	ldr	r1, [pc, #552]	@ (8006f0c <_strtod_l+0x57c>)
 8006ce4:	a819      	add	r0, sp, #100	@ 0x64
 8006ce6:	f001 fb8d 	bl	8008404 <__match>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	f43f aea2 	beq.w	8006a34 <_strtod_l+0xa4>
 8006cf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006cf2:	4987      	ldr	r1, [pc, #540]	@ (8006f10 <_strtod_l+0x580>)
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	a819      	add	r0, sp, #100	@ 0x64
 8006cf8:	9319      	str	r3, [sp, #100]	@ 0x64
 8006cfa:	f001 fb83 	bl	8008404 <__match>
 8006cfe:	b910      	cbnz	r0, 8006d06 <_strtod_l+0x376>
 8006d00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d02:	3301      	adds	r3, #1
 8006d04:	9319      	str	r3, [sp, #100]	@ 0x64
 8006d06:	f04f 0a00 	mov.w	sl, #0
 8006d0a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8006f14 <_strtod_l+0x584>
 8006d0e:	e678      	b.n	8006a02 <_strtod_l+0x72>
 8006d10:	4881      	ldr	r0, [pc, #516]	@ (8006f18 <_strtod_l+0x588>)
 8006d12:	f001 f8b5 	bl	8007e80 <nan>
 8006d16:	4682      	mov	sl, r0
 8006d18:	468b      	mov	fp, r1
 8006d1a:	e672      	b.n	8006a02 <_strtod_l+0x72>
 8006d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d1e:	f1b9 0f00 	cmp.w	r9, #0
 8006d22:	bf08      	it	eq
 8006d24:	46a9      	moveq	r9, r5
 8006d26:	eba8 0303 	sub.w	r3, r8, r3
 8006d2a:	2d10      	cmp	r5, #16
 8006d2c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8006d2e:	462c      	mov	r4, r5
 8006d30:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d32:	bfa8      	it	ge
 8006d34:	2410      	movge	r4, #16
 8006d36:	f7f9 fb55 	bl	80003e4 <__aeabi_ui2d>
 8006d3a:	2d09      	cmp	r5, #9
 8006d3c:	4682      	mov	sl, r0
 8006d3e:	468b      	mov	fp, r1
 8006d40:	dc11      	bgt.n	8006d66 <_strtod_l+0x3d6>
 8006d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f43f ae5c 	beq.w	8006a02 <_strtod_l+0x72>
 8006d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d4c:	dd76      	ble.n	8006e3c <_strtod_l+0x4ac>
 8006d4e:	2b16      	cmp	r3, #22
 8006d50:	dc5d      	bgt.n	8006e0e <_strtod_l+0x47e>
 8006d52:	4972      	ldr	r1, [pc, #456]	@ (8006f1c <_strtod_l+0x58c>)
 8006d54:	4652      	mov	r2, sl
 8006d56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006d5a:	465b      	mov	r3, fp
 8006d5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d60:	f7f9 fbba 	bl	80004d8 <__aeabi_dmul>
 8006d64:	e7d7      	b.n	8006d16 <_strtod_l+0x386>
 8006d66:	4b6d      	ldr	r3, [pc, #436]	@ (8006f1c <_strtod_l+0x58c>)
 8006d68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006d70:	f7f9 fbb2 	bl	80004d8 <__aeabi_dmul>
 8006d74:	4682      	mov	sl, r0
 8006d76:	4638      	mov	r0, r7
 8006d78:	468b      	mov	fp, r1
 8006d7a:	f7f9 fb33 	bl	80003e4 <__aeabi_ui2d>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4650      	mov	r0, sl
 8006d84:	4659      	mov	r1, fp
 8006d86:	f7f9 f9f1 	bl	800016c <__adddf3>
 8006d8a:	2d0f      	cmp	r5, #15
 8006d8c:	4682      	mov	sl, r0
 8006d8e:	468b      	mov	fp, r1
 8006d90:	ddd7      	ble.n	8006d42 <_strtod_l+0x3b2>
 8006d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d94:	1b2c      	subs	r4, r5, r4
 8006d96:	441c      	add	r4, r3
 8006d98:	2c00      	cmp	r4, #0
 8006d9a:	f340 8093 	ble.w	8006ec4 <_strtod_l+0x534>
 8006d9e:	f014 030f 	ands.w	r3, r4, #15
 8006da2:	d00a      	beq.n	8006dba <_strtod_l+0x42a>
 8006da4:	495d      	ldr	r1, [pc, #372]	@ (8006f1c <_strtod_l+0x58c>)
 8006da6:	4652      	mov	r2, sl
 8006da8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006dac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006db0:	465b      	mov	r3, fp
 8006db2:	f7f9 fb91 	bl	80004d8 <__aeabi_dmul>
 8006db6:	4682      	mov	sl, r0
 8006db8:	468b      	mov	fp, r1
 8006dba:	f034 040f 	bics.w	r4, r4, #15
 8006dbe:	d073      	beq.n	8006ea8 <_strtod_l+0x518>
 8006dc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006dc4:	dd49      	ble.n	8006e5a <_strtod_l+0x4ca>
 8006dc6:	2400      	movs	r4, #0
 8006dc8:	46a0      	mov	r8, r4
 8006dca:	46a1      	mov	r9, r4
 8006dcc:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006dce:	2322      	movs	r3, #34	@ 0x22
 8006dd0:	f04f 0a00 	mov.w	sl, #0
 8006dd4:	9a05      	ldr	r2, [sp, #20]
 8006dd6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8006f14 <_strtod_l+0x584>
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f43f ae0f 	beq.w	8006a02 <_strtod_l+0x72>
 8006de4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006de6:	9805      	ldr	r0, [sp, #20]
 8006de8:	f7ff f950 	bl	800608c <_Bfree>
 8006dec:	4649      	mov	r1, r9
 8006dee:	9805      	ldr	r0, [sp, #20]
 8006df0:	f7ff f94c 	bl	800608c <_Bfree>
 8006df4:	4641      	mov	r1, r8
 8006df6:	9805      	ldr	r0, [sp, #20]
 8006df8:	f7ff f948 	bl	800608c <_Bfree>
 8006dfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dfe:	9805      	ldr	r0, [sp, #20]
 8006e00:	f7ff f944 	bl	800608c <_Bfree>
 8006e04:	4621      	mov	r1, r4
 8006e06:	9805      	ldr	r0, [sp, #20]
 8006e08:	f7ff f940 	bl	800608c <_Bfree>
 8006e0c:	e5f9      	b.n	8006a02 <_strtod_l+0x72>
 8006e0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006e14:	4293      	cmp	r3, r2
 8006e16:	dbbc      	blt.n	8006d92 <_strtod_l+0x402>
 8006e18:	4c40      	ldr	r4, [pc, #256]	@ (8006f1c <_strtod_l+0x58c>)
 8006e1a:	f1c5 050f 	rsb	r5, r5, #15
 8006e1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e22:	4652      	mov	r2, sl
 8006e24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e28:	465b      	mov	r3, fp
 8006e2a:	f7f9 fb55 	bl	80004d8 <__aeabi_dmul>
 8006e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e30:	1b5d      	subs	r5, r3, r5
 8006e32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e3a:	e791      	b.n	8006d60 <_strtod_l+0x3d0>
 8006e3c:	3316      	adds	r3, #22
 8006e3e:	dba8      	blt.n	8006d92 <_strtod_l+0x402>
 8006e40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e42:	4650      	mov	r0, sl
 8006e44:	eba3 0808 	sub.w	r8, r3, r8
 8006e48:	4b34      	ldr	r3, [pc, #208]	@ (8006f1c <_strtod_l+0x58c>)
 8006e4a:	4659      	mov	r1, fp
 8006e4c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006e50:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e54:	f7f9 fc6a 	bl	800072c <__aeabi_ddiv>
 8006e58:	e75d      	b.n	8006d16 <_strtod_l+0x386>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	4650      	mov	r0, sl
 8006e5e:	4659      	mov	r1, fp
 8006e60:	461e      	mov	r6, r3
 8006e62:	4f2f      	ldr	r7, [pc, #188]	@ (8006f20 <_strtod_l+0x590>)
 8006e64:	1124      	asrs	r4, r4, #4
 8006e66:	2c01      	cmp	r4, #1
 8006e68:	dc21      	bgt.n	8006eae <_strtod_l+0x51e>
 8006e6a:	b10b      	cbz	r3, 8006e70 <_strtod_l+0x4e0>
 8006e6c:	4682      	mov	sl, r0
 8006e6e:	468b      	mov	fp, r1
 8006e70:	492b      	ldr	r1, [pc, #172]	@ (8006f20 <_strtod_l+0x590>)
 8006e72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006e76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006e7a:	4652      	mov	r2, sl
 8006e7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e80:	465b      	mov	r3, fp
 8006e82:	f7f9 fb29 	bl	80004d8 <__aeabi_dmul>
 8006e86:	4b23      	ldr	r3, [pc, #140]	@ (8006f14 <_strtod_l+0x584>)
 8006e88:	460a      	mov	r2, r1
 8006e8a:	400b      	ands	r3, r1
 8006e8c:	4925      	ldr	r1, [pc, #148]	@ (8006f24 <_strtod_l+0x594>)
 8006e8e:	4682      	mov	sl, r0
 8006e90:	428b      	cmp	r3, r1
 8006e92:	d898      	bhi.n	8006dc6 <_strtod_l+0x436>
 8006e94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006e98:	428b      	cmp	r3, r1
 8006e9a:	bf86      	itte	hi
 8006e9c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006ea0:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8006f28 <_strtod_l+0x598>
 8006ea4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	9308      	str	r3, [sp, #32]
 8006eac:	e076      	b.n	8006f9c <_strtod_l+0x60c>
 8006eae:	07e2      	lsls	r2, r4, #31
 8006eb0:	d504      	bpl.n	8006ebc <_strtod_l+0x52c>
 8006eb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eb6:	f7f9 fb0f 	bl	80004d8 <__aeabi_dmul>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	3601      	adds	r6, #1
 8006ebe:	1064      	asrs	r4, r4, #1
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	e7d0      	b.n	8006e66 <_strtod_l+0x4d6>
 8006ec4:	d0f0      	beq.n	8006ea8 <_strtod_l+0x518>
 8006ec6:	4264      	negs	r4, r4
 8006ec8:	f014 020f 	ands.w	r2, r4, #15
 8006ecc:	d00a      	beq.n	8006ee4 <_strtod_l+0x554>
 8006ece:	4b13      	ldr	r3, [pc, #76]	@ (8006f1c <_strtod_l+0x58c>)
 8006ed0:	4650      	mov	r0, sl
 8006ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ed6:	4659      	mov	r1, fp
 8006ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006edc:	f7f9 fc26 	bl	800072c <__aeabi_ddiv>
 8006ee0:	4682      	mov	sl, r0
 8006ee2:	468b      	mov	fp, r1
 8006ee4:	1124      	asrs	r4, r4, #4
 8006ee6:	d0df      	beq.n	8006ea8 <_strtod_l+0x518>
 8006ee8:	2c1f      	cmp	r4, #31
 8006eea:	dd1f      	ble.n	8006f2c <_strtod_l+0x59c>
 8006eec:	2400      	movs	r4, #0
 8006eee:	46a0      	mov	r8, r4
 8006ef0:	46a1      	mov	r9, r4
 8006ef2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006ef4:	2322      	movs	r3, #34	@ 0x22
 8006ef6:	9a05      	ldr	r2, [sp, #20]
 8006ef8:	f04f 0a00 	mov.w	sl, #0
 8006efc:	f04f 0b00 	mov.w	fp, #0
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	e76b      	b.n	8006ddc <_strtod_l+0x44c>
 8006f04:	0800882b 	.word	0x0800882b
 8006f08:	08008af0 	.word	0x08008af0
 8006f0c:	08008823 	.word	0x08008823
 8006f10:	0800885a 	.word	0x0800885a
 8006f14:	7ff00000 	.word	0x7ff00000
 8006f18:	08008993 	.word	0x08008993
 8006f1c:	08008a28 	.word	0x08008a28
 8006f20:	08008a00 	.word	0x08008a00
 8006f24:	7ca00000 	.word	0x7ca00000
 8006f28:	7fefffff 	.word	0x7fefffff
 8006f2c:	f014 0310 	ands.w	r3, r4, #16
 8006f30:	bf18      	it	ne
 8006f32:	236a      	movne	r3, #106	@ 0x6a
 8006f34:	4650      	mov	r0, sl
 8006f36:	9308      	str	r3, [sp, #32]
 8006f38:	4659      	mov	r1, fp
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	4e77      	ldr	r6, [pc, #476]	@ (800711c <_strtod_l+0x78c>)
 8006f3e:	07e7      	lsls	r7, r4, #31
 8006f40:	d504      	bpl.n	8006f4c <_strtod_l+0x5bc>
 8006f42:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006f46:	f7f9 fac7 	bl	80004d8 <__aeabi_dmul>
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	1064      	asrs	r4, r4, #1
 8006f4e:	f106 0608 	add.w	r6, r6, #8
 8006f52:	d1f4      	bne.n	8006f3e <_strtod_l+0x5ae>
 8006f54:	b10b      	cbz	r3, 8006f5a <_strtod_l+0x5ca>
 8006f56:	4682      	mov	sl, r0
 8006f58:	468b      	mov	fp, r1
 8006f5a:	9b08      	ldr	r3, [sp, #32]
 8006f5c:	b1b3      	cbz	r3, 8006f8c <_strtod_l+0x5fc>
 8006f5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006f62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	4659      	mov	r1, fp
 8006f6a:	dd0f      	ble.n	8006f8c <_strtod_l+0x5fc>
 8006f6c:	2b1f      	cmp	r3, #31
 8006f6e:	dd58      	ble.n	8007022 <_strtod_l+0x692>
 8006f70:	2b34      	cmp	r3, #52	@ 0x34
 8006f72:	bfd8      	it	le
 8006f74:	f04f 33ff 	movle.w	r3, #4294967295
 8006f78:	f04f 0a00 	mov.w	sl, #0
 8006f7c:	bfcf      	iteee	gt
 8006f7e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006f82:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006f86:	4093      	lslle	r3, r2
 8006f88:	ea03 0b01 	andle.w	fp, r3, r1
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2300      	movs	r3, #0
 8006f90:	4650      	mov	r0, sl
 8006f92:	4659      	mov	r1, fp
 8006f94:	f7f9 fd08 	bl	80009a8 <__aeabi_dcmpeq>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	d1a7      	bne.n	8006eec <_strtod_l+0x55c>
 8006f9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f9e:	464a      	mov	r2, r9
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006fa4:	462b      	mov	r3, r5
 8006fa6:	9805      	ldr	r0, [sp, #20]
 8006fa8:	f7ff f8d8 	bl	800615c <__s2b>
 8006fac:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f43f af09 	beq.w	8006dc6 <_strtod_l+0x436>
 8006fb4:	2400      	movs	r4, #0
 8006fb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fba:	2a00      	cmp	r2, #0
 8006fbc:	eba3 0308 	sub.w	r3, r3, r8
 8006fc0:	bfa8      	it	ge
 8006fc2:	2300      	movge	r3, #0
 8006fc4:	46a0      	mov	r8, r4
 8006fc6:	9312      	str	r3, [sp, #72]	@ 0x48
 8006fc8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006fcc:	9316      	str	r3, [sp, #88]	@ 0x58
 8006fce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fd0:	9805      	ldr	r0, [sp, #20]
 8006fd2:	6859      	ldr	r1, [r3, #4]
 8006fd4:	f7ff f81a 	bl	800600c <_Balloc>
 8006fd8:	4681      	mov	r9, r0
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	f43f aef7 	beq.w	8006dce <_strtod_l+0x43e>
 8006fe0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe2:	300c      	adds	r0, #12
 8006fe4:	691a      	ldr	r2, [r3, #16]
 8006fe6:	f103 010c 	add.w	r1, r3, #12
 8006fea:	3202      	adds	r2, #2
 8006fec:	0092      	lsls	r2, r2, #2
 8006fee:	f000 ff39 	bl	8007e64 <memcpy>
 8006ff2:	ab1c      	add	r3, sp, #112	@ 0x70
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	4652      	mov	r2, sl
 8006ffc:	465b      	mov	r3, fp
 8006ffe:	9805      	ldr	r0, [sp, #20]
 8007000:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007004:	f7ff fbd6 	bl	80067b4 <__d2b>
 8007008:	901a      	str	r0, [sp, #104]	@ 0x68
 800700a:	2800      	cmp	r0, #0
 800700c:	f43f aedf 	beq.w	8006dce <_strtod_l+0x43e>
 8007010:	2101      	movs	r1, #1
 8007012:	9805      	ldr	r0, [sp, #20]
 8007014:	f7ff f938 	bl	8006288 <__i2b>
 8007018:	4680      	mov	r8, r0
 800701a:	b948      	cbnz	r0, 8007030 <_strtod_l+0x6a0>
 800701c:	f04f 0800 	mov.w	r8, #0
 8007020:	e6d5      	b.n	8006dce <_strtod_l+0x43e>
 8007022:	f04f 32ff 	mov.w	r2, #4294967295
 8007026:	fa02 f303 	lsl.w	r3, r2, r3
 800702a:	ea03 0a0a 	and.w	sl, r3, sl
 800702e:	e7ad      	b.n	8006f8c <_strtod_l+0x5fc>
 8007030:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007032:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007034:	2d00      	cmp	r5, #0
 8007036:	bfab      	itete	ge
 8007038:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800703a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800703c:	18ef      	addge	r7, r5, r3
 800703e:	1b5e      	sublt	r6, r3, r5
 8007040:	9b08      	ldr	r3, [sp, #32]
 8007042:	bfa8      	it	ge
 8007044:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007046:	eba5 0503 	sub.w	r5, r5, r3
 800704a:	4415      	add	r5, r2
 800704c:	4b34      	ldr	r3, [pc, #208]	@ (8007120 <_strtod_l+0x790>)
 800704e:	f105 35ff 	add.w	r5, r5, #4294967295
 8007052:	bfb8      	it	lt
 8007054:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007056:	429d      	cmp	r5, r3
 8007058:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800705c:	da50      	bge.n	8007100 <_strtod_l+0x770>
 800705e:	1b5b      	subs	r3, r3, r5
 8007060:	2b1f      	cmp	r3, #31
 8007062:	f04f 0101 	mov.w	r1, #1
 8007066:	eba2 0203 	sub.w	r2, r2, r3
 800706a:	dc3d      	bgt.n	80070e8 <_strtod_l+0x758>
 800706c:	fa01 f303 	lsl.w	r3, r1, r3
 8007070:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007072:	2300      	movs	r3, #0
 8007074:	9310      	str	r3, [sp, #64]	@ 0x40
 8007076:	18bd      	adds	r5, r7, r2
 8007078:	9b08      	ldr	r3, [sp, #32]
 800707a:	42af      	cmp	r7, r5
 800707c:	4416      	add	r6, r2
 800707e:	441e      	add	r6, r3
 8007080:	463b      	mov	r3, r7
 8007082:	bfa8      	it	ge
 8007084:	462b      	movge	r3, r5
 8007086:	42b3      	cmp	r3, r6
 8007088:	bfa8      	it	ge
 800708a:	4633      	movge	r3, r6
 800708c:	2b00      	cmp	r3, #0
 800708e:	bfc2      	ittt	gt
 8007090:	1aed      	subgt	r5, r5, r3
 8007092:	1af6      	subgt	r6, r6, r3
 8007094:	1aff      	subgt	r7, r7, r3
 8007096:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007098:	2b00      	cmp	r3, #0
 800709a:	dd16      	ble.n	80070ca <_strtod_l+0x73a>
 800709c:	4641      	mov	r1, r8
 800709e:	461a      	mov	r2, r3
 80070a0:	9805      	ldr	r0, [sp, #20]
 80070a2:	f7ff f9a9 	bl	80063f8 <__pow5mult>
 80070a6:	4680      	mov	r8, r0
 80070a8:	2800      	cmp	r0, #0
 80070aa:	d0b7      	beq.n	800701c <_strtod_l+0x68c>
 80070ac:	4601      	mov	r1, r0
 80070ae:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80070b0:	9805      	ldr	r0, [sp, #20]
 80070b2:	f7ff f8ff 	bl	80062b4 <__multiply>
 80070b6:	900a      	str	r0, [sp, #40]	@ 0x28
 80070b8:	2800      	cmp	r0, #0
 80070ba:	f43f ae88 	beq.w	8006dce <_strtod_l+0x43e>
 80070be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070c0:	9805      	ldr	r0, [sp, #20]
 80070c2:	f7fe ffe3 	bl	800608c <_Bfree>
 80070c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80070ca:	2d00      	cmp	r5, #0
 80070cc:	dc1d      	bgt.n	800710a <_strtod_l+0x77a>
 80070ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	dd27      	ble.n	8007124 <_strtod_l+0x794>
 80070d4:	4649      	mov	r1, r9
 80070d6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80070d8:	9805      	ldr	r0, [sp, #20]
 80070da:	f7ff f98d 	bl	80063f8 <__pow5mult>
 80070de:	4681      	mov	r9, r0
 80070e0:	bb00      	cbnz	r0, 8007124 <_strtod_l+0x794>
 80070e2:	f04f 0900 	mov.w	r9, #0
 80070e6:	e672      	b.n	8006dce <_strtod_l+0x43e>
 80070e8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80070ec:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80070f0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80070f4:	35e2      	adds	r5, #226	@ 0xe2
 80070f6:	fa01 f305 	lsl.w	r3, r1, r5
 80070fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80070fc:	9113      	str	r1, [sp, #76]	@ 0x4c
 80070fe:	e7ba      	b.n	8007076 <_strtod_l+0x6e6>
 8007100:	2300      	movs	r3, #0
 8007102:	9310      	str	r3, [sp, #64]	@ 0x40
 8007104:	2301      	movs	r3, #1
 8007106:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007108:	e7b5      	b.n	8007076 <_strtod_l+0x6e6>
 800710a:	462a      	mov	r2, r5
 800710c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800710e:	9805      	ldr	r0, [sp, #20]
 8007110:	f7ff f9cc 	bl	80064ac <__lshift>
 8007114:	901a      	str	r0, [sp, #104]	@ 0x68
 8007116:	2800      	cmp	r0, #0
 8007118:	d1d9      	bne.n	80070ce <_strtod_l+0x73e>
 800711a:	e658      	b.n	8006dce <_strtod_l+0x43e>
 800711c:	08008b18 	.word	0x08008b18
 8007120:	fffffc02 	.word	0xfffffc02
 8007124:	2e00      	cmp	r6, #0
 8007126:	dd07      	ble.n	8007138 <_strtod_l+0x7a8>
 8007128:	4649      	mov	r1, r9
 800712a:	4632      	mov	r2, r6
 800712c:	9805      	ldr	r0, [sp, #20]
 800712e:	f7ff f9bd 	bl	80064ac <__lshift>
 8007132:	4681      	mov	r9, r0
 8007134:	2800      	cmp	r0, #0
 8007136:	d0d4      	beq.n	80070e2 <_strtod_l+0x752>
 8007138:	2f00      	cmp	r7, #0
 800713a:	dd08      	ble.n	800714e <_strtod_l+0x7be>
 800713c:	4641      	mov	r1, r8
 800713e:	463a      	mov	r2, r7
 8007140:	9805      	ldr	r0, [sp, #20]
 8007142:	f7ff f9b3 	bl	80064ac <__lshift>
 8007146:	4680      	mov	r8, r0
 8007148:	2800      	cmp	r0, #0
 800714a:	f43f ae40 	beq.w	8006dce <_strtod_l+0x43e>
 800714e:	464a      	mov	r2, r9
 8007150:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007152:	9805      	ldr	r0, [sp, #20]
 8007154:	f7ff fa32 	bl	80065bc <__mdiff>
 8007158:	4604      	mov	r4, r0
 800715a:	2800      	cmp	r0, #0
 800715c:	f43f ae37 	beq.w	8006dce <_strtod_l+0x43e>
 8007160:	68c3      	ldr	r3, [r0, #12]
 8007162:	4641      	mov	r1, r8
 8007164:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007166:	2300      	movs	r3, #0
 8007168:	60c3      	str	r3, [r0, #12]
 800716a:	f7ff fa0b 	bl	8006584 <__mcmp>
 800716e:	2800      	cmp	r0, #0
 8007170:	da3d      	bge.n	80071ee <_strtod_l+0x85e>
 8007172:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007174:	ea53 030a 	orrs.w	r3, r3, sl
 8007178:	d163      	bne.n	8007242 <_strtod_l+0x8b2>
 800717a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800717e:	2b00      	cmp	r3, #0
 8007180:	d15f      	bne.n	8007242 <_strtod_l+0x8b2>
 8007182:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007186:	0d1b      	lsrs	r3, r3, #20
 8007188:	051b      	lsls	r3, r3, #20
 800718a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800718e:	d958      	bls.n	8007242 <_strtod_l+0x8b2>
 8007190:	6963      	ldr	r3, [r4, #20]
 8007192:	b913      	cbnz	r3, 800719a <_strtod_l+0x80a>
 8007194:	6923      	ldr	r3, [r4, #16]
 8007196:	2b01      	cmp	r3, #1
 8007198:	dd53      	ble.n	8007242 <_strtod_l+0x8b2>
 800719a:	4621      	mov	r1, r4
 800719c:	2201      	movs	r2, #1
 800719e:	9805      	ldr	r0, [sp, #20]
 80071a0:	f7ff f984 	bl	80064ac <__lshift>
 80071a4:	4641      	mov	r1, r8
 80071a6:	4604      	mov	r4, r0
 80071a8:	f7ff f9ec 	bl	8006584 <__mcmp>
 80071ac:	2800      	cmp	r0, #0
 80071ae:	dd48      	ble.n	8007242 <_strtod_l+0x8b2>
 80071b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80071b4:	9a08      	ldr	r2, [sp, #32]
 80071b6:	0d1b      	lsrs	r3, r3, #20
 80071b8:	051b      	lsls	r3, r3, #20
 80071ba:	2a00      	cmp	r2, #0
 80071bc:	d062      	beq.n	8007284 <_strtod_l+0x8f4>
 80071be:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80071c2:	d85f      	bhi.n	8007284 <_strtod_l+0x8f4>
 80071c4:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80071c8:	f67f ae94 	bls.w	8006ef4 <_strtod_l+0x564>
 80071cc:	4650      	mov	r0, sl
 80071ce:	4659      	mov	r1, fp
 80071d0:	4ba3      	ldr	r3, [pc, #652]	@ (8007460 <_strtod_l+0xad0>)
 80071d2:	2200      	movs	r2, #0
 80071d4:	f7f9 f980 	bl	80004d8 <__aeabi_dmul>
 80071d8:	4ba2      	ldr	r3, [pc, #648]	@ (8007464 <_strtod_l+0xad4>)
 80071da:	4682      	mov	sl, r0
 80071dc:	400b      	ands	r3, r1
 80071de:	468b      	mov	fp, r1
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f47f adff 	bne.w	8006de4 <_strtod_l+0x454>
 80071e6:	2322      	movs	r3, #34	@ 0x22
 80071e8:	9a05      	ldr	r2, [sp, #20]
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	e5fa      	b.n	8006de4 <_strtod_l+0x454>
 80071ee:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80071f2:	d165      	bne.n	80072c0 <_strtod_l+0x930>
 80071f4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80071f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80071fa:	b35a      	cbz	r2, 8007254 <_strtod_l+0x8c4>
 80071fc:	4a9a      	ldr	r2, [pc, #616]	@ (8007468 <_strtod_l+0xad8>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d12b      	bne.n	800725a <_strtod_l+0x8ca>
 8007202:	9b08      	ldr	r3, [sp, #32]
 8007204:	4651      	mov	r1, sl
 8007206:	b303      	cbz	r3, 800724a <_strtod_l+0x8ba>
 8007208:	465a      	mov	r2, fp
 800720a:	4b96      	ldr	r3, [pc, #600]	@ (8007464 <_strtod_l+0xad4>)
 800720c:	4013      	ands	r3, r2
 800720e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007212:	f04f 32ff 	mov.w	r2, #4294967295
 8007216:	d81b      	bhi.n	8007250 <_strtod_l+0x8c0>
 8007218:	0d1b      	lsrs	r3, r3, #20
 800721a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800721e:	fa02 f303 	lsl.w	r3, r2, r3
 8007222:	4299      	cmp	r1, r3
 8007224:	d119      	bne.n	800725a <_strtod_l+0x8ca>
 8007226:	4b91      	ldr	r3, [pc, #580]	@ (800746c <_strtod_l+0xadc>)
 8007228:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800722a:	429a      	cmp	r2, r3
 800722c:	d102      	bne.n	8007234 <_strtod_l+0x8a4>
 800722e:	3101      	adds	r1, #1
 8007230:	f43f adcd 	beq.w	8006dce <_strtod_l+0x43e>
 8007234:	f04f 0a00 	mov.w	sl, #0
 8007238:	4b8a      	ldr	r3, [pc, #552]	@ (8007464 <_strtod_l+0xad4>)
 800723a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800723c:	401a      	ands	r2, r3
 800723e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007242:	9b08      	ldr	r3, [sp, #32]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1c1      	bne.n	80071cc <_strtod_l+0x83c>
 8007248:	e5cc      	b.n	8006de4 <_strtod_l+0x454>
 800724a:	f04f 33ff 	mov.w	r3, #4294967295
 800724e:	e7e8      	b.n	8007222 <_strtod_l+0x892>
 8007250:	4613      	mov	r3, r2
 8007252:	e7e6      	b.n	8007222 <_strtod_l+0x892>
 8007254:	ea53 030a 	orrs.w	r3, r3, sl
 8007258:	d0aa      	beq.n	80071b0 <_strtod_l+0x820>
 800725a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800725c:	b1db      	cbz	r3, 8007296 <_strtod_l+0x906>
 800725e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007260:	4213      	tst	r3, r2
 8007262:	d0ee      	beq.n	8007242 <_strtod_l+0x8b2>
 8007264:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007266:	4650      	mov	r0, sl
 8007268:	4659      	mov	r1, fp
 800726a:	9a08      	ldr	r2, [sp, #32]
 800726c:	b1bb      	cbz	r3, 800729e <_strtod_l+0x90e>
 800726e:	f7ff fb6d 	bl	800694c <sulp>
 8007272:	4602      	mov	r2, r0
 8007274:	460b      	mov	r3, r1
 8007276:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800727a:	f7f8 ff77 	bl	800016c <__adddf3>
 800727e:	4682      	mov	sl, r0
 8007280:	468b      	mov	fp, r1
 8007282:	e7de      	b.n	8007242 <_strtod_l+0x8b2>
 8007284:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007288:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800728c:	f04f 3aff 	mov.w	sl, #4294967295
 8007290:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007294:	e7d5      	b.n	8007242 <_strtod_l+0x8b2>
 8007296:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007298:	ea13 0f0a 	tst.w	r3, sl
 800729c:	e7e1      	b.n	8007262 <_strtod_l+0x8d2>
 800729e:	f7ff fb55 	bl	800694c <sulp>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072aa:	f7f8 ff5d 	bl	8000168 <__aeabi_dsub>
 80072ae:	2200      	movs	r2, #0
 80072b0:	2300      	movs	r3, #0
 80072b2:	4682      	mov	sl, r0
 80072b4:	468b      	mov	fp, r1
 80072b6:	f7f9 fb77 	bl	80009a8 <__aeabi_dcmpeq>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d0c1      	beq.n	8007242 <_strtod_l+0x8b2>
 80072be:	e619      	b.n	8006ef4 <_strtod_l+0x564>
 80072c0:	4641      	mov	r1, r8
 80072c2:	4620      	mov	r0, r4
 80072c4:	f7ff face 	bl	8006864 <__ratio>
 80072c8:	2200      	movs	r2, #0
 80072ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80072ce:	4606      	mov	r6, r0
 80072d0:	460f      	mov	r7, r1
 80072d2:	f7f9 fb7d 	bl	80009d0 <__aeabi_dcmple>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	d06d      	beq.n	80073b6 <_strtod_l+0xa26>
 80072da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d178      	bne.n	80073d2 <_strtod_l+0xa42>
 80072e0:	f1ba 0f00 	cmp.w	sl, #0
 80072e4:	d156      	bne.n	8007394 <_strtod_l+0xa04>
 80072e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d158      	bne.n	80073a2 <_strtod_l+0xa12>
 80072f0:	2200      	movs	r2, #0
 80072f2:	4630      	mov	r0, r6
 80072f4:	4639      	mov	r1, r7
 80072f6:	4b5e      	ldr	r3, [pc, #376]	@ (8007470 <_strtod_l+0xae0>)
 80072f8:	f7f9 fb60 	bl	80009bc <__aeabi_dcmplt>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d157      	bne.n	80073b0 <_strtod_l+0xa20>
 8007300:	4630      	mov	r0, r6
 8007302:	4639      	mov	r1, r7
 8007304:	2200      	movs	r2, #0
 8007306:	4b5b      	ldr	r3, [pc, #364]	@ (8007474 <_strtod_l+0xae4>)
 8007308:	f7f9 f8e6 	bl	80004d8 <__aeabi_dmul>
 800730c:	4606      	mov	r6, r0
 800730e:	460f      	mov	r7, r1
 8007310:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007314:	9606      	str	r6, [sp, #24]
 8007316:	9307      	str	r3, [sp, #28]
 8007318:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800731c:	4d51      	ldr	r5, [pc, #324]	@ (8007464 <_strtod_l+0xad4>)
 800731e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007322:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007324:	401d      	ands	r5, r3
 8007326:	4b54      	ldr	r3, [pc, #336]	@ (8007478 <_strtod_l+0xae8>)
 8007328:	429d      	cmp	r5, r3
 800732a:	f040 80ab 	bne.w	8007484 <_strtod_l+0xaf4>
 800732e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007330:	4650      	mov	r0, sl
 8007332:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007336:	4659      	mov	r1, fp
 8007338:	f7ff f9d4 	bl	80066e4 <__ulp>
 800733c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007340:	f7f9 f8ca 	bl	80004d8 <__aeabi_dmul>
 8007344:	4652      	mov	r2, sl
 8007346:	465b      	mov	r3, fp
 8007348:	f7f8 ff10 	bl	800016c <__adddf3>
 800734c:	460b      	mov	r3, r1
 800734e:	4945      	ldr	r1, [pc, #276]	@ (8007464 <_strtod_l+0xad4>)
 8007350:	4a4a      	ldr	r2, [pc, #296]	@ (800747c <_strtod_l+0xaec>)
 8007352:	4019      	ands	r1, r3
 8007354:	4291      	cmp	r1, r2
 8007356:	4682      	mov	sl, r0
 8007358:	d942      	bls.n	80073e0 <_strtod_l+0xa50>
 800735a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800735c:	4b43      	ldr	r3, [pc, #268]	@ (800746c <_strtod_l+0xadc>)
 800735e:	429a      	cmp	r2, r3
 8007360:	d103      	bne.n	800736a <_strtod_l+0x9da>
 8007362:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007364:	3301      	adds	r3, #1
 8007366:	f43f ad32 	beq.w	8006dce <_strtod_l+0x43e>
 800736a:	f04f 3aff 	mov.w	sl, #4294967295
 800736e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800746c <_strtod_l+0xadc>
 8007372:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007374:	9805      	ldr	r0, [sp, #20]
 8007376:	f7fe fe89 	bl	800608c <_Bfree>
 800737a:	4649      	mov	r1, r9
 800737c:	9805      	ldr	r0, [sp, #20]
 800737e:	f7fe fe85 	bl	800608c <_Bfree>
 8007382:	4641      	mov	r1, r8
 8007384:	9805      	ldr	r0, [sp, #20]
 8007386:	f7fe fe81 	bl	800608c <_Bfree>
 800738a:	4621      	mov	r1, r4
 800738c:	9805      	ldr	r0, [sp, #20]
 800738e:	f7fe fe7d 	bl	800608c <_Bfree>
 8007392:	e61c      	b.n	8006fce <_strtod_l+0x63e>
 8007394:	f1ba 0f01 	cmp.w	sl, #1
 8007398:	d103      	bne.n	80073a2 <_strtod_l+0xa12>
 800739a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800739c:	2b00      	cmp	r3, #0
 800739e:	f43f ada9 	beq.w	8006ef4 <_strtod_l+0x564>
 80073a2:	2200      	movs	r2, #0
 80073a4:	4b36      	ldr	r3, [pc, #216]	@ (8007480 <_strtod_l+0xaf0>)
 80073a6:	2600      	movs	r6, #0
 80073a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073ac:	4f30      	ldr	r7, [pc, #192]	@ (8007470 <_strtod_l+0xae0>)
 80073ae:	e7b3      	b.n	8007318 <_strtod_l+0x988>
 80073b0:	2600      	movs	r6, #0
 80073b2:	4f30      	ldr	r7, [pc, #192]	@ (8007474 <_strtod_l+0xae4>)
 80073b4:	e7ac      	b.n	8007310 <_strtod_l+0x980>
 80073b6:	4630      	mov	r0, r6
 80073b8:	4639      	mov	r1, r7
 80073ba:	4b2e      	ldr	r3, [pc, #184]	@ (8007474 <_strtod_l+0xae4>)
 80073bc:	2200      	movs	r2, #0
 80073be:	f7f9 f88b 	bl	80004d8 <__aeabi_dmul>
 80073c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073c4:	4606      	mov	r6, r0
 80073c6:	460f      	mov	r7, r1
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d0a1      	beq.n	8007310 <_strtod_l+0x980>
 80073cc:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80073d0:	e7a2      	b.n	8007318 <_strtod_l+0x988>
 80073d2:	2200      	movs	r2, #0
 80073d4:	4b26      	ldr	r3, [pc, #152]	@ (8007470 <_strtod_l+0xae0>)
 80073d6:	4616      	mov	r6, r2
 80073d8:	461f      	mov	r7, r3
 80073da:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80073de:	e79b      	b.n	8007318 <_strtod_l+0x988>
 80073e0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80073e4:	9b08      	ldr	r3, [sp, #32]
 80073e6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1c1      	bne.n	8007372 <_strtod_l+0x9e2>
 80073ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80073f2:	0d1b      	lsrs	r3, r3, #20
 80073f4:	051b      	lsls	r3, r3, #20
 80073f6:	429d      	cmp	r5, r3
 80073f8:	d1bb      	bne.n	8007372 <_strtod_l+0x9e2>
 80073fa:	4630      	mov	r0, r6
 80073fc:	4639      	mov	r1, r7
 80073fe:	f7f9 fe11 	bl	8001024 <__aeabi_d2lz>
 8007402:	f7f9 f83b 	bl	800047c <__aeabi_l2d>
 8007406:	4602      	mov	r2, r0
 8007408:	460b      	mov	r3, r1
 800740a:	4630      	mov	r0, r6
 800740c:	4639      	mov	r1, r7
 800740e:	f7f8 feab 	bl	8000168 <__aeabi_dsub>
 8007412:	460b      	mov	r3, r1
 8007414:	4602      	mov	r2, r0
 8007416:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800741a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800741e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007420:	ea46 060a 	orr.w	r6, r6, sl
 8007424:	431e      	orrs	r6, r3
 8007426:	d06a      	beq.n	80074fe <_strtod_l+0xb6e>
 8007428:	a309      	add	r3, pc, #36	@ (adr r3, 8007450 <_strtod_l+0xac0>)
 800742a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742e:	f7f9 fac5 	bl	80009bc <__aeabi_dcmplt>
 8007432:	2800      	cmp	r0, #0
 8007434:	f47f acd6 	bne.w	8006de4 <_strtod_l+0x454>
 8007438:	a307      	add	r3, pc, #28	@ (adr r3, 8007458 <_strtod_l+0xac8>)
 800743a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800743e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007442:	f7f9 fad9 	bl	80009f8 <__aeabi_dcmpgt>
 8007446:	2800      	cmp	r0, #0
 8007448:	d093      	beq.n	8007372 <_strtod_l+0x9e2>
 800744a:	e4cb      	b.n	8006de4 <_strtod_l+0x454>
 800744c:	f3af 8000 	nop.w
 8007450:	94a03595 	.word	0x94a03595
 8007454:	3fdfffff 	.word	0x3fdfffff
 8007458:	35afe535 	.word	0x35afe535
 800745c:	3fe00000 	.word	0x3fe00000
 8007460:	39500000 	.word	0x39500000
 8007464:	7ff00000 	.word	0x7ff00000
 8007468:	000fffff 	.word	0x000fffff
 800746c:	7fefffff 	.word	0x7fefffff
 8007470:	3ff00000 	.word	0x3ff00000
 8007474:	3fe00000 	.word	0x3fe00000
 8007478:	7fe00000 	.word	0x7fe00000
 800747c:	7c9fffff 	.word	0x7c9fffff
 8007480:	bff00000 	.word	0xbff00000
 8007484:	9b08      	ldr	r3, [sp, #32]
 8007486:	b323      	cbz	r3, 80074d2 <_strtod_l+0xb42>
 8007488:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800748c:	d821      	bhi.n	80074d2 <_strtod_l+0xb42>
 800748e:	a328      	add	r3, pc, #160	@ (adr r3, 8007530 <_strtod_l+0xba0>)
 8007490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007494:	4630      	mov	r0, r6
 8007496:	4639      	mov	r1, r7
 8007498:	f7f9 fa9a 	bl	80009d0 <__aeabi_dcmple>
 800749c:	b1a0      	cbz	r0, 80074c8 <_strtod_l+0xb38>
 800749e:	4639      	mov	r1, r7
 80074a0:	4630      	mov	r0, r6
 80074a2:	f7f9 faf1 	bl	8000a88 <__aeabi_d2uiz>
 80074a6:	2801      	cmp	r0, #1
 80074a8:	bf38      	it	cc
 80074aa:	2001      	movcc	r0, #1
 80074ac:	f7f8 ff9a 	bl	80003e4 <__aeabi_ui2d>
 80074b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074b2:	4606      	mov	r6, r0
 80074b4:	460f      	mov	r7, r1
 80074b6:	b9fb      	cbnz	r3, 80074f8 <_strtod_l+0xb68>
 80074b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80074bc:	9014      	str	r0, [sp, #80]	@ 0x50
 80074be:	9315      	str	r3, [sp, #84]	@ 0x54
 80074c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80074c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80074c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80074ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80074ce:	1b5b      	subs	r3, r3, r5
 80074d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80074da:	f7ff f903 	bl	80066e4 <__ulp>
 80074de:	4602      	mov	r2, r0
 80074e0:	460b      	mov	r3, r1
 80074e2:	4650      	mov	r0, sl
 80074e4:	4659      	mov	r1, fp
 80074e6:	f7f8 fff7 	bl	80004d8 <__aeabi_dmul>
 80074ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80074ee:	f7f8 fe3d 	bl	800016c <__adddf3>
 80074f2:	4682      	mov	sl, r0
 80074f4:	468b      	mov	fp, r1
 80074f6:	e775      	b.n	80073e4 <_strtod_l+0xa54>
 80074f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80074fc:	e7e0      	b.n	80074c0 <_strtod_l+0xb30>
 80074fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8007538 <_strtod_l+0xba8>)
 8007500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007504:	f7f9 fa5a 	bl	80009bc <__aeabi_dcmplt>
 8007508:	e79d      	b.n	8007446 <_strtod_l+0xab6>
 800750a:	2300      	movs	r3, #0
 800750c:	930e      	str	r3, [sp, #56]	@ 0x38
 800750e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007510:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007512:	6013      	str	r3, [r2, #0]
 8007514:	f7ff ba79 	b.w	8006a0a <_strtod_l+0x7a>
 8007518:	2a65      	cmp	r2, #101	@ 0x65
 800751a:	f43f ab72 	beq.w	8006c02 <_strtod_l+0x272>
 800751e:	2a45      	cmp	r2, #69	@ 0x45
 8007520:	f43f ab6f 	beq.w	8006c02 <_strtod_l+0x272>
 8007524:	2301      	movs	r3, #1
 8007526:	f7ff bbaa 	b.w	8006c7e <_strtod_l+0x2ee>
 800752a:	bf00      	nop
 800752c:	f3af 8000 	nop.w
 8007530:	ffc00000 	.word	0xffc00000
 8007534:	41dfffff 	.word	0x41dfffff
 8007538:	94a03595 	.word	0x94a03595
 800753c:	3fcfffff 	.word	0x3fcfffff

08007540 <_strtod_r>:
 8007540:	4b01      	ldr	r3, [pc, #4]	@ (8007548 <_strtod_r+0x8>)
 8007542:	f7ff ba25 	b.w	8006990 <_strtod_l>
 8007546:	bf00      	nop
 8007548:	2000006c 	.word	0x2000006c

0800754c <_strtol_l.isra.0>:
 800754c:	2b24      	cmp	r3, #36	@ 0x24
 800754e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007552:	4686      	mov	lr, r0
 8007554:	4690      	mov	r8, r2
 8007556:	d801      	bhi.n	800755c <_strtol_l.isra.0+0x10>
 8007558:	2b01      	cmp	r3, #1
 800755a:	d106      	bne.n	800756a <_strtol_l.isra.0+0x1e>
 800755c:	f7fd fdbc 	bl	80050d8 <__errno>
 8007560:	2316      	movs	r3, #22
 8007562:	6003      	str	r3, [r0, #0]
 8007564:	2000      	movs	r0, #0
 8007566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800756a:	460d      	mov	r5, r1
 800756c:	4833      	ldr	r0, [pc, #204]	@ (800763c <_strtol_l.isra.0+0xf0>)
 800756e:	462a      	mov	r2, r5
 8007570:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007574:	5d06      	ldrb	r6, [r0, r4]
 8007576:	f016 0608 	ands.w	r6, r6, #8
 800757a:	d1f8      	bne.n	800756e <_strtol_l.isra.0+0x22>
 800757c:	2c2d      	cmp	r4, #45	@ 0x2d
 800757e:	d110      	bne.n	80075a2 <_strtol_l.isra.0+0x56>
 8007580:	2601      	movs	r6, #1
 8007582:	782c      	ldrb	r4, [r5, #0]
 8007584:	1c95      	adds	r5, r2, #2
 8007586:	f033 0210 	bics.w	r2, r3, #16
 800758a:	d115      	bne.n	80075b8 <_strtol_l.isra.0+0x6c>
 800758c:	2c30      	cmp	r4, #48	@ 0x30
 800758e:	d10d      	bne.n	80075ac <_strtol_l.isra.0+0x60>
 8007590:	782a      	ldrb	r2, [r5, #0]
 8007592:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007596:	2a58      	cmp	r2, #88	@ 0x58
 8007598:	d108      	bne.n	80075ac <_strtol_l.isra.0+0x60>
 800759a:	786c      	ldrb	r4, [r5, #1]
 800759c:	3502      	adds	r5, #2
 800759e:	2310      	movs	r3, #16
 80075a0:	e00a      	b.n	80075b8 <_strtol_l.isra.0+0x6c>
 80075a2:	2c2b      	cmp	r4, #43	@ 0x2b
 80075a4:	bf04      	itt	eq
 80075a6:	782c      	ldrbeq	r4, [r5, #0]
 80075a8:	1c95      	addeq	r5, r2, #2
 80075aa:	e7ec      	b.n	8007586 <_strtol_l.isra.0+0x3a>
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d1f6      	bne.n	800759e <_strtol_l.isra.0+0x52>
 80075b0:	2c30      	cmp	r4, #48	@ 0x30
 80075b2:	bf14      	ite	ne
 80075b4:	230a      	movne	r3, #10
 80075b6:	2308      	moveq	r3, #8
 80075b8:	2200      	movs	r2, #0
 80075ba:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075be:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075c2:	fbbc f9f3 	udiv	r9, ip, r3
 80075c6:	4610      	mov	r0, r2
 80075c8:	fb03 ca19 	mls	sl, r3, r9, ip
 80075cc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075d0:	2f09      	cmp	r7, #9
 80075d2:	d80f      	bhi.n	80075f4 <_strtol_l.isra.0+0xa8>
 80075d4:	463c      	mov	r4, r7
 80075d6:	42a3      	cmp	r3, r4
 80075d8:	dd1b      	ble.n	8007612 <_strtol_l.isra.0+0xc6>
 80075da:	1c57      	adds	r7, r2, #1
 80075dc:	d007      	beq.n	80075ee <_strtol_l.isra.0+0xa2>
 80075de:	4581      	cmp	r9, r0
 80075e0:	d314      	bcc.n	800760c <_strtol_l.isra.0+0xc0>
 80075e2:	d101      	bne.n	80075e8 <_strtol_l.isra.0+0x9c>
 80075e4:	45a2      	cmp	sl, r4
 80075e6:	db11      	blt.n	800760c <_strtol_l.isra.0+0xc0>
 80075e8:	2201      	movs	r2, #1
 80075ea:	fb00 4003 	mla	r0, r0, r3, r4
 80075ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075f2:	e7eb      	b.n	80075cc <_strtol_l.isra.0+0x80>
 80075f4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80075f8:	2f19      	cmp	r7, #25
 80075fa:	d801      	bhi.n	8007600 <_strtol_l.isra.0+0xb4>
 80075fc:	3c37      	subs	r4, #55	@ 0x37
 80075fe:	e7ea      	b.n	80075d6 <_strtol_l.isra.0+0x8a>
 8007600:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007604:	2f19      	cmp	r7, #25
 8007606:	d804      	bhi.n	8007612 <_strtol_l.isra.0+0xc6>
 8007608:	3c57      	subs	r4, #87	@ 0x57
 800760a:	e7e4      	b.n	80075d6 <_strtol_l.isra.0+0x8a>
 800760c:	f04f 32ff 	mov.w	r2, #4294967295
 8007610:	e7ed      	b.n	80075ee <_strtol_l.isra.0+0xa2>
 8007612:	1c53      	adds	r3, r2, #1
 8007614:	d108      	bne.n	8007628 <_strtol_l.isra.0+0xdc>
 8007616:	2322      	movs	r3, #34	@ 0x22
 8007618:	4660      	mov	r0, ip
 800761a:	f8ce 3000 	str.w	r3, [lr]
 800761e:	f1b8 0f00 	cmp.w	r8, #0
 8007622:	d0a0      	beq.n	8007566 <_strtol_l.isra.0+0x1a>
 8007624:	1e69      	subs	r1, r5, #1
 8007626:	e006      	b.n	8007636 <_strtol_l.isra.0+0xea>
 8007628:	b106      	cbz	r6, 800762c <_strtol_l.isra.0+0xe0>
 800762a:	4240      	negs	r0, r0
 800762c:	f1b8 0f00 	cmp.w	r8, #0
 8007630:	d099      	beq.n	8007566 <_strtol_l.isra.0+0x1a>
 8007632:	2a00      	cmp	r2, #0
 8007634:	d1f6      	bne.n	8007624 <_strtol_l.isra.0+0xd8>
 8007636:	f8c8 1000 	str.w	r1, [r8]
 800763a:	e794      	b.n	8007566 <_strtol_l.isra.0+0x1a>
 800763c:	08008b41 	.word	0x08008b41

08007640 <_strtol_r>:
 8007640:	f7ff bf84 	b.w	800754c <_strtol_l.isra.0>

08007644 <__ssputs_r>:
 8007644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007648:	461f      	mov	r7, r3
 800764a:	688e      	ldr	r6, [r1, #8]
 800764c:	4682      	mov	sl, r0
 800764e:	42be      	cmp	r6, r7
 8007650:	460c      	mov	r4, r1
 8007652:	4690      	mov	r8, r2
 8007654:	680b      	ldr	r3, [r1, #0]
 8007656:	d82d      	bhi.n	80076b4 <__ssputs_r+0x70>
 8007658:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800765c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007660:	d026      	beq.n	80076b0 <__ssputs_r+0x6c>
 8007662:	6965      	ldr	r5, [r4, #20]
 8007664:	6909      	ldr	r1, [r1, #16]
 8007666:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800766a:	eba3 0901 	sub.w	r9, r3, r1
 800766e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007672:	1c7b      	adds	r3, r7, #1
 8007674:	444b      	add	r3, r9
 8007676:	106d      	asrs	r5, r5, #1
 8007678:	429d      	cmp	r5, r3
 800767a:	bf38      	it	cc
 800767c:	461d      	movcc	r5, r3
 800767e:	0553      	lsls	r3, r2, #21
 8007680:	d527      	bpl.n	80076d2 <__ssputs_r+0x8e>
 8007682:	4629      	mov	r1, r5
 8007684:	f7fe fc36 	bl	8005ef4 <_malloc_r>
 8007688:	4606      	mov	r6, r0
 800768a:	b360      	cbz	r0, 80076e6 <__ssputs_r+0xa2>
 800768c:	464a      	mov	r2, r9
 800768e:	6921      	ldr	r1, [r4, #16]
 8007690:	f000 fbe8 	bl	8007e64 <memcpy>
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800769a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800769e:	81a3      	strh	r3, [r4, #12]
 80076a0:	6126      	str	r6, [r4, #16]
 80076a2:	444e      	add	r6, r9
 80076a4:	6026      	str	r6, [r4, #0]
 80076a6:	463e      	mov	r6, r7
 80076a8:	6165      	str	r5, [r4, #20]
 80076aa:	eba5 0509 	sub.w	r5, r5, r9
 80076ae:	60a5      	str	r5, [r4, #8]
 80076b0:	42be      	cmp	r6, r7
 80076b2:	d900      	bls.n	80076b6 <__ssputs_r+0x72>
 80076b4:	463e      	mov	r6, r7
 80076b6:	4632      	mov	r2, r6
 80076b8:	4641      	mov	r1, r8
 80076ba:	6820      	ldr	r0, [r4, #0]
 80076bc:	f000 fb96 	bl	8007dec <memmove>
 80076c0:	2000      	movs	r0, #0
 80076c2:	68a3      	ldr	r3, [r4, #8]
 80076c4:	1b9b      	subs	r3, r3, r6
 80076c6:	60a3      	str	r3, [r4, #8]
 80076c8:	6823      	ldr	r3, [r4, #0]
 80076ca:	4433      	add	r3, r6
 80076cc:	6023      	str	r3, [r4, #0]
 80076ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076d2:	462a      	mov	r2, r5
 80076d4:	f000 ff57 	bl	8008586 <_realloc_r>
 80076d8:	4606      	mov	r6, r0
 80076da:	2800      	cmp	r0, #0
 80076dc:	d1e0      	bne.n	80076a0 <__ssputs_r+0x5c>
 80076de:	4650      	mov	r0, sl
 80076e0:	6921      	ldr	r1, [r4, #16]
 80076e2:	f7fe fb95 	bl	8005e10 <_free_r>
 80076e6:	230c      	movs	r3, #12
 80076e8:	f8ca 3000 	str.w	r3, [sl]
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	f04f 30ff 	mov.w	r0, #4294967295
 80076f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076f6:	81a3      	strh	r3, [r4, #12]
 80076f8:	e7e9      	b.n	80076ce <__ssputs_r+0x8a>
	...

080076fc <_svfiprintf_r>:
 80076fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007700:	4698      	mov	r8, r3
 8007702:	898b      	ldrh	r3, [r1, #12]
 8007704:	4607      	mov	r7, r0
 8007706:	061b      	lsls	r3, r3, #24
 8007708:	460d      	mov	r5, r1
 800770a:	4614      	mov	r4, r2
 800770c:	b09d      	sub	sp, #116	@ 0x74
 800770e:	d510      	bpl.n	8007732 <_svfiprintf_r+0x36>
 8007710:	690b      	ldr	r3, [r1, #16]
 8007712:	b973      	cbnz	r3, 8007732 <_svfiprintf_r+0x36>
 8007714:	2140      	movs	r1, #64	@ 0x40
 8007716:	f7fe fbed 	bl	8005ef4 <_malloc_r>
 800771a:	6028      	str	r0, [r5, #0]
 800771c:	6128      	str	r0, [r5, #16]
 800771e:	b930      	cbnz	r0, 800772e <_svfiprintf_r+0x32>
 8007720:	230c      	movs	r3, #12
 8007722:	603b      	str	r3, [r7, #0]
 8007724:	f04f 30ff 	mov.w	r0, #4294967295
 8007728:	b01d      	add	sp, #116	@ 0x74
 800772a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772e:	2340      	movs	r3, #64	@ 0x40
 8007730:	616b      	str	r3, [r5, #20]
 8007732:	2300      	movs	r3, #0
 8007734:	9309      	str	r3, [sp, #36]	@ 0x24
 8007736:	2320      	movs	r3, #32
 8007738:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800773c:	2330      	movs	r3, #48	@ 0x30
 800773e:	f04f 0901 	mov.w	r9, #1
 8007742:	f8cd 800c 	str.w	r8, [sp, #12]
 8007746:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80078e0 <_svfiprintf_r+0x1e4>
 800774a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800774e:	4623      	mov	r3, r4
 8007750:	469a      	mov	sl, r3
 8007752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007756:	b10a      	cbz	r2, 800775c <_svfiprintf_r+0x60>
 8007758:	2a25      	cmp	r2, #37	@ 0x25
 800775a:	d1f9      	bne.n	8007750 <_svfiprintf_r+0x54>
 800775c:	ebba 0b04 	subs.w	fp, sl, r4
 8007760:	d00b      	beq.n	800777a <_svfiprintf_r+0x7e>
 8007762:	465b      	mov	r3, fp
 8007764:	4622      	mov	r2, r4
 8007766:	4629      	mov	r1, r5
 8007768:	4638      	mov	r0, r7
 800776a:	f7ff ff6b 	bl	8007644 <__ssputs_r>
 800776e:	3001      	adds	r0, #1
 8007770:	f000 80a7 	beq.w	80078c2 <_svfiprintf_r+0x1c6>
 8007774:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007776:	445a      	add	r2, fp
 8007778:	9209      	str	r2, [sp, #36]	@ 0x24
 800777a:	f89a 3000 	ldrb.w	r3, [sl]
 800777e:	2b00      	cmp	r3, #0
 8007780:	f000 809f 	beq.w	80078c2 <_svfiprintf_r+0x1c6>
 8007784:	2300      	movs	r3, #0
 8007786:	f04f 32ff 	mov.w	r2, #4294967295
 800778a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800778e:	f10a 0a01 	add.w	sl, sl, #1
 8007792:	9304      	str	r3, [sp, #16]
 8007794:	9307      	str	r3, [sp, #28]
 8007796:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800779a:	931a      	str	r3, [sp, #104]	@ 0x68
 800779c:	4654      	mov	r4, sl
 800779e:	2205      	movs	r2, #5
 80077a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a4:	484e      	ldr	r0, [pc, #312]	@ (80078e0 <_svfiprintf_r+0x1e4>)
 80077a6:	f7fd fcc4 	bl	8005132 <memchr>
 80077aa:	9a04      	ldr	r2, [sp, #16]
 80077ac:	b9d8      	cbnz	r0, 80077e6 <_svfiprintf_r+0xea>
 80077ae:	06d0      	lsls	r0, r2, #27
 80077b0:	bf44      	itt	mi
 80077b2:	2320      	movmi	r3, #32
 80077b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077b8:	0711      	lsls	r1, r2, #28
 80077ba:	bf44      	itt	mi
 80077bc:	232b      	movmi	r3, #43	@ 0x2b
 80077be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80077c2:	f89a 3000 	ldrb.w	r3, [sl]
 80077c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80077c8:	d015      	beq.n	80077f6 <_svfiprintf_r+0xfa>
 80077ca:	4654      	mov	r4, sl
 80077cc:	2000      	movs	r0, #0
 80077ce:	f04f 0c0a 	mov.w	ip, #10
 80077d2:	9a07      	ldr	r2, [sp, #28]
 80077d4:	4621      	mov	r1, r4
 80077d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077da:	3b30      	subs	r3, #48	@ 0x30
 80077dc:	2b09      	cmp	r3, #9
 80077de:	d94b      	bls.n	8007878 <_svfiprintf_r+0x17c>
 80077e0:	b1b0      	cbz	r0, 8007810 <_svfiprintf_r+0x114>
 80077e2:	9207      	str	r2, [sp, #28]
 80077e4:	e014      	b.n	8007810 <_svfiprintf_r+0x114>
 80077e6:	eba0 0308 	sub.w	r3, r0, r8
 80077ea:	fa09 f303 	lsl.w	r3, r9, r3
 80077ee:	4313      	orrs	r3, r2
 80077f0:	46a2      	mov	sl, r4
 80077f2:	9304      	str	r3, [sp, #16]
 80077f4:	e7d2      	b.n	800779c <_svfiprintf_r+0xa0>
 80077f6:	9b03      	ldr	r3, [sp, #12]
 80077f8:	1d19      	adds	r1, r3, #4
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	9103      	str	r1, [sp, #12]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	bfbb      	ittet	lt
 8007802:	425b      	neglt	r3, r3
 8007804:	f042 0202 	orrlt.w	r2, r2, #2
 8007808:	9307      	strge	r3, [sp, #28]
 800780a:	9307      	strlt	r3, [sp, #28]
 800780c:	bfb8      	it	lt
 800780e:	9204      	strlt	r2, [sp, #16]
 8007810:	7823      	ldrb	r3, [r4, #0]
 8007812:	2b2e      	cmp	r3, #46	@ 0x2e
 8007814:	d10a      	bne.n	800782c <_svfiprintf_r+0x130>
 8007816:	7863      	ldrb	r3, [r4, #1]
 8007818:	2b2a      	cmp	r3, #42	@ 0x2a
 800781a:	d132      	bne.n	8007882 <_svfiprintf_r+0x186>
 800781c:	9b03      	ldr	r3, [sp, #12]
 800781e:	3402      	adds	r4, #2
 8007820:	1d1a      	adds	r2, r3, #4
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	9203      	str	r2, [sp, #12]
 8007826:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800782a:	9305      	str	r3, [sp, #20]
 800782c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80078e4 <_svfiprintf_r+0x1e8>
 8007830:	2203      	movs	r2, #3
 8007832:	4650      	mov	r0, sl
 8007834:	7821      	ldrb	r1, [r4, #0]
 8007836:	f7fd fc7c 	bl	8005132 <memchr>
 800783a:	b138      	cbz	r0, 800784c <_svfiprintf_r+0x150>
 800783c:	2240      	movs	r2, #64	@ 0x40
 800783e:	9b04      	ldr	r3, [sp, #16]
 8007840:	eba0 000a 	sub.w	r0, r0, sl
 8007844:	4082      	lsls	r2, r0
 8007846:	4313      	orrs	r3, r2
 8007848:	3401      	adds	r4, #1
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007850:	2206      	movs	r2, #6
 8007852:	4825      	ldr	r0, [pc, #148]	@ (80078e8 <_svfiprintf_r+0x1ec>)
 8007854:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007858:	f7fd fc6b 	bl	8005132 <memchr>
 800785c:	2800      	cmp	r0, #0
 800785e:	d036      	beq.n	80078ce <_svfiprintf_r+0x1d2>
 8007860:	4b22      	ldr	r3, [pc, #136]	@ (80078ec <_svfiprintf_r+0x1f0>)
 8007862:	bb1b      	cbnz	r3, 80078ac <_svfiprintf_r+0x1b0>
 8007864:	9b03      	ldr	r3, [sp, #12]
 8007866:	3307      	adds	r3, #7
 8007868:	f023 0307 	bic.w	r3, r3, #7
 800786c:	3308      	adds	r3, #8
 800786e:	9303      	str	r3, [sp, #12]
 8007870:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007872:	4433      	add	r3, r6
 8007874:	9309      	str	r3, [sp, #36]	@ 0x24
 8007876:	e76a      	b.n	800774e <_svfiprintf_r+0x52>
 8007878:	460c      	mov	r4, r1
 800787a:	2001      	movs	r0, #1
 800787c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007880:	e7a8      	b.n	80077d4 <_svfiprintf_r+0xd8>
 8007882:	2300      	movs	r3, #0
 8007884:	f04f 0c0a 	mov.w	ip, #10
 8007888:	4619      	mov	r1, r3
 800788a:	3401      	adds	r4, #1
 800788c:	9305      	str	r3, [sp, #20]
 800788e:	4620      	mov	r0, r4
 8007890:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007894:	3a30      	subs	r2, #48	@ 0x30
 8007896:	2a09      	cmp	r2, #9
 8007898:	d903      	bls.n	80078a2 <_svfiprintf_r+0x1a6>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d0c6      	beq.n	800782c <_svfiprintf_r+0x130>
 800789e:	9105      	str	r1, [sp, #20]
 80078a0:	e7c4      	b.n	800782c <_svfiprintf_r+0x130>
 80078a2:	4604      	mov	r4, r0
 80078a4:	2301      	movs	r3, #1
 80078a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80078aa:	e7f0      	b.n	800788e <_svfiprintf_r+0x192>
 80078ac:	ab03      	add	r3, sp, #12
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	462a      	mov	r2, r5
 80078b2:	4638      	mov	r0, r7
 80078b4:	4b0e      	ldr	r3, [pc, #56]	@ (80078f0 <_svfiprintf_r+0x1f4>)
 80078b6:	a904      	add	r1, sp, #16
 80078b8:	f7fc fcbc 	bl	8004234 <_printf_float>
 80078bc:	1c42      	adds	r2, r0, #1
 80078be:	4606      	mov	r6, r0
 80078c0:	d1d6      	bne.n	8007870 <_svfiprintf_r+0x174>
 80078c2:	89ab      	ldrh	r3, [r5, #12]
 80078c4:	065b      	lsls	r3, r3, #25
 80078c6:	f53f af2d 	bmi.w	8007724 <_svfiprintf_r+0x28>
 80078ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80078cc:	e72c      	b.n	8007728 <_svfiprintf_r+0x2c>
 80078ce:	ab03      	add	r3, sp, #12
 80078d0:	9300      	str	r3, [sp, #0]
 80078d2:	462a      	mov	r2, r5
 80078d4:	4638      	mov	r0, r7
 80078d6:	4b06      	ldr	r3, [pc, #24]	@ (80078f0 <_svfiprintf_r+0x1f4>)
 80078d8:	a904      	add	r1, sp, #16
 80078da:	f7fc ff49 	bl	8004770 <_printf_i>
 80078de:	e7ed      	b.n	80078bc <_svfiprintf_r+0x1c0>
 80078e0:	0800893f 	.word	0x0800893f
 80078e4:	08008945 	.word	0x08008945
 80078e8:	08008949 	.word	0x08008949
 80078ec:	08004235 	.word	0x08004235
 80078f0:	08007645 	.word	0x08007645

080078f4 <__sfputc_r>:
 80078f4:	6893      	ldr	r3, [r2, #8]
 80078f6:	b410      	push	{r4}
 80078f8:	3b01      	subs	r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	6093      	str	r3, [r2, #8]
 80078fe:	da07      	bge.n	8007910 <__sfputc_r+0x1c>
 8007900:	6994      	ldr	r4, [r2, #24]
 8007902:	42a3      	cmp	r3, r4
 8007904:	db01      	blt.n	800790a <__sfputc_r+0x16>
 8007906:	290a      	cmp	r1, #10
 8007908:	d102      	bne.n	8007910 <__sfputc_r+0x1c>
 800790a:	bc10      	pop	{r4}
 800790c:	f000 b9da 	b.w	8007cc4 <__swbuf_r>
 8007910:	6813      	ldr	r3, [r2, #0]
 8007912:	1c58      	adds	r0, r3, #1
 8007914:	6010      	str	r0, [r2, #0]
 8007916:	7019      	strb	r1, [r3, #0]
 8007918:	4608      	mov	r0, r1
 800791a:	bc10      	pop	{r4}
 800791c:	4770      	bx	lr

0800791e <__sfputs_r>:
 800791e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007920:	4606      	mov	r6, r0
 8007922:	460f      	mov	r7, r1
 8007924:	4614      	mov	r4, r2
 8007926:	18d5      	adds	r5, r2, r3
 8007928:	42ac      	cmp	r4, r5
 800792a:	d101      	bne.n	8007930 <__sfputs_r+0x12>
 800792c:	2000      	movs	r0, #0
 800792e:	e007      	b.n	8007940 <__sfputs_r+0x22>
 8007930:	463a      	mov	r2, r7
 8007932:	4630      	mov	r0, r6
 8007934:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007938:	f7ff ffdc 	bl	80078f4 <__sfputc_r>
 800793c:	1c43      	adds	r3, r0, #1
 800793e:	d1f3      	bne.n	8007928 <__sfputs_r+0xa>
 8007940:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007944 <_vfiprintf_r>:
 8007944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007948:	460d      	mov	r5, r1
 800794a:	4614      	mov	r4, r2
 800794c:	4698      	mov	r8, r3
 800794e:	4606      	mov	r6, r0
 8007950:	b09d      	sub	sp, #116	@ 0x74
 8007952:	b118      	cbz	r0, 800795c <_vfiprintf_r+0x18>
 8007954:	6a03      	ldr	r3, [r0, #32]
 8007956:	b90b      	cbnz	r3, 800795c <_vfiprintf_r+0x18>
 8007958:	f7fd fabe 	bl	8004ed8 <__sinit>
 800795c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800795e:	07d9      	lsls	r1, r3, #31
 8007960:	d405      	bmi.n	800796e <_vfiprintf_r+0x2a>
 8007962:	89ab      	ldrh	r3, [r5, #12]
 8007964:	059a      	lsls	r2, r3, #22
 8007966:	d402      	bmi.n	800796e <_vfiprintf_r+0x2a>
 8007968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800796a:	f7fd fbe0 	bl	800512e <__retarget_lock_acquire_recursive>
 800796e:	89ab      	ldrh	r3, [r5, #12]
 8007970:	071b      	lsls	r3, r3, #28
 8007972:	d501      	bpl.n	8007978 <_vfiprintf_r+0x34>
 8007974:	692b      	ldr	r3, [r5, #16]
 8007976:	b99b      	cbnz	r3, 80079a0 <_vfiprintf_r+0x5c>
 8007978:	4629      	mov	r1, r5
 800797a:	4630      	mov	r0, r6
 800797c:	f000 f9e0 	bl	8007d40 <__swsetup_r>
 8007980:	b170      	cbz	r0, 80079a0 <_vfiprintf_r+0x5c>
 8007982:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007984:	07dc      	lsls	r4, r3, #31
 8007986:	d504      	bpl.n	8007992 <_vfiprintf_r+0x4e>
 8007988:	f04f 30ff 	mov.w	r0, #4294967295
 800798c:	b01d      	add	sp, #116	@ 0x74
 800798e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007992:	89ab      	ldrh	r3, [r5, #12]
 8007994:	0598      	lsls	r0, r3, #22
 8007996:	d4f7      	bmi.n	8007988 <_vfiprintf_r+0x44>
 8007998:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800799a:	f7fd fbc9 	bl	8005130 <__retarget_lock_release_recursive>
 800799e:	e7f3      	b.n	8007988 <_vfiprintf_r+0x44>
 80079a0:	2300      	movs	r3, #0
 80079a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a4:	2320      	movs	r3, #32
 80079a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079aa:	2330      	movs	r3, #48	@ 0x30
 80079ac:	f04f 0901 	mov.w	r9, #1
 80079b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80079b4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b60 <_vfiprintf_r+0x21c>
 80079b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079bc:	4623      	mov	r3, r4
 80079be:	469a      	mov	sl, r3
 80079c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079c4:	b10a      	cbz	r2, 80079ca <_vfiprintf_r+0x86>
 80079c6:	2a25      	cmp	r2, #37	@ 0x25
 80079c8:	d1f9      	bne.n	80079be <_vfiprintf_r+0x7a>
 80079ca:	ebba 0b04 	subs.w	fp, sl, r4
 80079ce:	d00b      	beq.n	80079e8 <_vfiprintf_r+0xa4>
 80079d0:	465b      	mov	r3, fp
 80079d2:	4622      	mov	r2, r4
 80079d4:	4629      	mov	r1, r5
 80079d6:	4630      	mov	r0, r6
 80079d8:	f7ff ffa1 	bl	800791e <__sfputs_r>
 80079dc:	3001      	adds	r0, #1
 80079de:	f000 80a7 	beq.w	8007b30 <_vfiprintf_r+0x1ec>
 80079e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079e4:	445a      	add	r2, fp
 80079e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80079e8:	f89a 3000 	ldrb.w	r3, [sl]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 809f 	beq.w	8007b30 <_vfiprintf_r+0x1ec>
 80079f2:	2300      	movs	r3, #0
 80079f4:	f04f 32ff 	mov.w	r2, #4294967295
 80079f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079fc:	f10a 0a01 	add.w	sl, sl, #1
 8007a00:	9304      	str	r3, [sp, #16]
 8007a02:	9307      	str	r3, [sp, #28]
 8007a04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a08:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a0a:	4654      	mov	r4, sl
 8007a0c:	2205      	movs	r2, #5
 8007a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a12:	4853      	ldr	r0, [pc, #332]	@ (8007b60 <_vfiprintf_r+0x21c>)
 8007a14:	f7fd fb8d 	bl	8005132 <memchr>
 8007a18:	9a04      	ldr	r2, [sp, #16]
 8007a1a:	b9d8      	cbnz	r0, 8007a54 <_vfiprintf_r+0x110>
 8007a1c:	06d1      	lsls	r1, r2, #27
 8007a1e:	bf44      	itt	mi
 8007a20:	2320      	movmi	r3, #32
 8007a22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a26:	0713      	lsls	r3, r2, #28
 8007a28:	bf44      	itt	mi
 8007a2a:	232b      	movmi	r3, #43	@ 0x2b
 8007a2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a30:	f89a 3000 	ldrb.w	r3, [sl]
 8007a34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a36:	d015      	beq.n	8007a64 <_vfiprintf_r+0x120>
 8007a38:	4654      	mov	r4, sl
 8007a3a:	2000      	movs	r0, #0
 8007a3c:	f04f 0c0a 	mov.w	ip, #10
 8007a40:	9a07      	ldr	r2, [sp, #28]
 8007a42:	4621      	mov	r1, r4
 8007a44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a48:	3b30      	subs	r3, #48	@ 0x30
 8007a4a:	2b09      	cmp	r3, #9
 8007a4c:	d94b      	bls.n	8007ae6 <_vfiprintf_r+0x1a2>
 8007a4e:	b1b0      	cbz	r0, 8007a7e <_vfiprintf_r+0x13a>
 8007a50:	9207      	str	r2, [sp, #28]
 8007a52:	e014      	b.n	8007a7e <_vfiprintf_r+0x13a>
 8007a54:	eba0 0308 	sub.w	r3, r0, r8
 8007a58:	fa09 f303 	lsl.w	r3, r9, r3
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	46a2      	mov	sl, r4
 8007a60:	9304      	str	r3, [sp, #16]
 8007a62:	e7d2      	b.n	8007a0a <_vfiprintf_r+0xc6>
 8007a64:	9b03      	ldr	r3, [sp, #12]
 8007a66:	1d19      	adds	r1, r3, #4
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	9103      	str	r1, [sp, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	bfbb      	ittet	lt
 8007a70:	425b      	neglt	r3, r3
 8007a72:	f042 0202 	orrlt.w	r2, r2, #2
 8007a76:	9307      	strge	r3, [sp, #28]
 8007a78:	9307      	strlt	r3, [sp, #28]
 8007a7a:	bfb8      	it	lt
 8007a7c:	9204      	strlt	r2, [sp, #16]
 8007a7e:	7823      	ldrb	r3, [r4, #0]
 8007a80:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a82:	d10a      	bne.n	8007a9a <_vfiprintf_r+0x156>
 8007a84:	7863      	ldrb	r3, [r4, #1]
 8007a86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a88:	d132      	bne.n	8007af0 <_vfiprintf_r+0x1ac>
 8007a8a:	9b03      	ldr	r3, [sp, #12]
 8007a8c:	3402      	adds	r4, #2
 8007a8e:	1d1a      	adds	r2, r3, #4
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	9203      	str	r2, [sp, #12]
 8007a94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a98:	9305      	str	r3, [sp, #20]
 8007a9a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b64 <_vfiprintf_r+0x220>
 8007a9e:	2203      	movs	r2, #3
 8007aa0:	4650      	mov	r0, sl
 8007aa2:	7821      	ldrb	r1, [r4, #0]
 8007aa4:	f7fd fb45 	bl	8005132 <memchr>
 8007aa8:	b138      	cbz	r0, 8007aba <_vfiprintf_r+0x176>
 8007aaa:	2240      	movs	r2, #64	@ 0x40
 8007aac:	9b04      	ldr	r3, [sp, #16]
 8007aae:	eba0 000a 	sub.w	r0, r0, sl
 8007ab2:	4082      	lsls	r2, r0
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	3401      	adds	r4, #1
 8007ab8:	9304      	str	r3, [sp, #16]
 8007aba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007abe:	2206      	movs	r2, #6
 8007ac0:	4829      	ldr	r0, [pc, #164]	@ (8007b68 <_vfiprintf_r+0x224>)
 8007ac2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ac6:	f7fd fb34 	bl	8005132 <memchr>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	d03f      	beq.n	8007b4e <_vfiprintf_r+0x20a>
 8007ace:	4b27      	ldr	r3, [pc, #156]	@ (8007b6c <_vfiprintf_r+0x228>)
 8007ad0:	bb1b      	cbnz	r3, 8007b1a <_vfiprintf_r+0x1d6>
 8007ad2:	9b03      	ldr	r3, [sp, #12]
 8007ad4:	3307      	adds	r3, #7
 8007ad6:	f023 0307 	bic.w	r3, r3, #7
 8007ada:	3308      	adds	r3, #8
 8007adc:	9303      	str	r3, [sp, #12]
 8007ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae0:	443b      	add	r3, r7
 8007ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae4:	e76a      	b.n	80079bc <_vfiprintf_r+0x78>
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	2001      	movs	r0, #1
 8007aea:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aee:	e7a8      	b.n	8007a42 <_vfiprintf_r+0xfe>
 8007af0:	2300      	movs	r3, #0
 8007af2:	f04f 0c0a 	mov.w	ip, #10
 8007af6:	4619      	mov	r1, r3
 8007af8:	3401      	adds	r4, #1
 8007afa:	9305      	str	r3, [sp, #20]
 8007afc:	4620      	mov	r0, r4
 8007afe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b02:	3a30      	subs	r2, #48	@ 0x30
 8007b04:	2a09      	cmp	r2, #9
 8007b06:	d903      	bls.n	8007b10 <_vfiprintf_r+0x1cc>
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d0c6      	beq.n	8007a9a <_vfiprintf_r+0x156>
 8007b0c:	9105      	str	r1, [sp, #20]
 8007b0e:	e7c4      	b.n	8007a9a <_vfiprintf_r+0x156>
 8007b10:	4604      	mov	r4, r0
 8007b12:	2301      	movs	r3, #1
 8007b14:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b18:	e7f0      	b.n	8007afc <_vfiprintf_r+0x1b8>
 8007b1a:	ab03      	add	r3, sp, #12
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	462a      	mov	r2, r5
 8007b20:	4630      	mov	r0, r6
 8007b22:	4b13      	ldr	r3, [pc, #76]	@ (8007b70 <_vfiprintf_r+0x22c>)
 8007b24:	a904      	add	r1, sp, #16
 8007b26:	f7fc fb85 	bl	8004234 <_printf_float>
 8007b2a:	4607      	mov	r7, r0
 8007b2c:	1c78      	adds	r0, r7, #1
 8007b2e:	d1d6      	bne.n	8007ade <_vfiprintf_r+0x19a>
 8007b30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b32:	07d9      	lsls	r1, r3, #31
 8007b34:	d405      	bmi.n	8007b42 <_vfiprintf_r+0x1fe>
 8007b36:	89ab      	ldrh	r3, [r5, #12]
 8007b38:	059a      	lsls	r2, r3, #22
 8007b3a:	d402      	bmi.n	8007b42 <_vfiprintf_r+0x1fe>
 8007b3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b3e:	f7fd faf7 	bl	8005130 <__retarget_lock_release_recursive>
 8007b42:	89ab      	ldrh	r3, [r5, #12]
 8007b44:	065b      	lsls	r3, r3, #25
 8007b46:	f53f af1f 	bmi.w	8007988 <_vfiprintf_r+0x44>
 8007b4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b4c:	e71e      	b.n	800798c <_vfiprintf_r+0x48>
 8007b4e:	ab03      	add	r3, sp, #12
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	462a      	mov	r2, r5
 8007b54:	4630      	mov	r0, r6
 8007b56:	4b06      	ldr	r3, [pc, #24]	@ (8007b70 <_vfiprintf_r+0x22c>)
 8007b58:	a904      	add	r1, sp, #16
 8007b5a:	f7fc fe09 	bl	8004770 <_printf_i>
 8007b5e:	e7e4      	b.n	8007b2a <_vfiprintf_r+0x1e6>
 8007b60:	0800893f 	.word	0x0800893f
 8007b64:	08008945 	.word	0x08008945
 8007b68:	08008949 	.word	0x08008949
 8007b6c:	08004235 	.word	0x08004235
 8007b70:	0800791f 	.word	0x0800791f

08007b74 <__sflush_r>:
 8007b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7a:	0716      	lsls	r6, r2, #28
 8007b7c:	4605      	mov	r5, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	d454      	bmi.n	8007c2c <__sflush_r+0xb8>
 8007b82:	684b      	ldr	r3, [r1, #4]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	dc02      	bgt.n	8007b8e <__sflush_r+0x1a>
 8007b88:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	dd48      	ble.n	8007c20 <__sflush_r+0xac>
 8007b8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b90:	2e00      	cmp	r6, #0
 8007b92:	d045      	beq.n	8007c20 <__sflush_r+0xac>
 8007b94:	2300      	movs	r3, #0
 8007b96:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b9a:	682f      	ldr	r7, [r5, #0]
 8007b9c:	6a21      	ldr	r1, [r4, #32]
 8007b9e:	602b      	str	r3, [r5, #0]
 8007ba0:	d030      	beq.n	8007c04 <__sflush_r+0x90>
 8007ba2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	0759      	lsls	r1, r3, #29
 8007ba8:	d505      	bpl.n	8007bb6 <__sflush_r+0x42>
 8007baa:	6863      	ldr	r3, [r4, #4]
 8007bac:	1ad2      	subs	r2, r2, r3
 8007bae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007bb0:	b10b      	cbz	r3, 8007bb6 <__sflush_r+0x42>
 8007bb2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007bb4:	1ad2      	subs	r2, r2, r3
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	4628      	mov	r0, r5
 8007bba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bbc:	6a21      	ldr	r1, [r4, #32]
 8007bbe:	47b0      	blx	r6
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	d106      	bne.n	8007bd4 <__sflush_r+0x60>
 8007bc6:	6829      	ldr	r1, [r5, #0]
 8007bc8:	291d      	cmp	r1, #29
 8007bca:	d82b      	bhi.n	8007c24 <__sflush_r+0xb0>
 8007bcc:	4a28      	ldr	r2, [pc, #160]	@ (8007c70 <__sflush_r+0xfc>)
 8007bce:	40ca      	lsrs	r2, r1
 8007bd0:	07d6      	lsls	r6, r2, #31
 8007bd2:	d527      	bpl.n	8007c24 <__sflush_r+0xb0>
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	6062      	str	r2, [r4, #4]
 8007bd8:	6922      	ldr	r2, [r4, #16]
 8007bda:	04d9      	lsls	r1, r3, #19
 8007bdc:	6022      	str	r2, [r4, #0]
 8007bde:	d504      	bpl.n	8007bea <__sflush_r+0x76>
 8007be0:	1c42      	adds	r2, r0, #1
 8007be2:	d101      	bne.n	8007be8 <__sflush_r+0x74>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b903      	cbnz	r3, 8007bea <__sflush_r+0x76>
 8007be8:	6560      	str	r0, [r4, #84]	@ 0x54
 8007bea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bec:	602f      	str	r7, [r5, #0]
 8007bee:	b1b9      	cbz	r1, 8007c20 <__sflush_r+0xac>
 8007bf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007bf4:	4299      	cmp	r1, r3
 8007bf6:	d002      	beq.n	8007bfe <__sflush_r+0x8a>
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	f7fe f909 	bl	8005e10 <_free_r>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c02:	e00d      	b.n	8007c20 <__sflush_r+0xac>
 8007c04:	2301      	movs	r3, #1
 8007c06:	4628      	mov	r0, r5
 8007c08:	47b0      	blx	r6
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	1c50      	adds	r0, r2, #1
 8007c0e:	d1c9      	bne.n	8007ba4 <__sflush_r+0x30>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d0c6      	beq.n	8007ba4 <__sflush_r+0x30>
 8007c16:	2b1d      	cmp	r3, #29
 8007c18:	d001      	beq.n	8007c1e <__sflush_r+0xaa>
 8007c1a:	2b16      	cmp	r3, #22
 8007c1c:	d11d      	bne.n	8007c5a <__sflush_r+0xe6>
 8007c1e:	602f      	str	r7, [r5, #0]
 8007c20:	2000      	movs	r0, #0
 8007c22:	e021      	b.n	8007c68 <__sflush_r+0xf4>
 8007c24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c28:	b21b      	sxth	r3, r3
 8007c2a:	e01a      	b.n	8007c62 <__sflush_r+0xee>
 8007c2c:	690f      	ldr	r7, [r1, #16]
 8007c2e:	2f00      	cmp	r7, #0
 8007c30:	d0f6      	beq.n	8007c20 <__sflush_r+0xac>
 8007c32:	0793      	lsls	r3, r2, #30
 8007c34:	bf18      	it	ne
 8007c36:	2300      	movne	r3, #0
 8007c38:	680e      	ldr	r6, [r1, #0]
 8007c3a:	bf08      	it	eq
 8007c3c:	694b      	ldreq	r3, [r1, #20]
 8007c3e:	1bf6      	subs	r6, r6, r7
 8007c40:	600f      	str	r7, [r1, #0]
 8007c42:	608b      	str	r3, [r1, #8]
 8007c44:	2e00      	cmp	r6, #0
 8007c46:	ddeb      	ble.n	8007c20 <__sflush_r+0xac>
 8007c48:	4633      	mov	r3, r6
 8007c4a:	463a      	mov	r2, r7
 8007c4c:	4628      	mov	r0, r5
 8007c4e:	6a21      	ldr	r1, [r4, #32]
 8007c50:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007c54:	47e0      	blx	ip
 8007c56:	2800      	cmp	r0, #0
 8007c58:	dc07      	bgt.n	8007c6a <__sflush_r+0xf6>
 8007c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c62:	f04f 30ff 	mov.w	r0, #4294967295
 8007c66:	81a3      	strh	r3, [r4, #12]
 8007c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c6a:	4407      	add	r7, r0
 8007c6c:	1a36      	subs	r6, r6, r0
 8007c6e:	e7e9      	b.n	8007c44 <__sflush_r+0xd0>
 8007c70:	20400001 	.word	0x20400001

08007c74 <_fflush_r>:
 8007c74:	b538      	push	{r3, r4, r5, lr}
 8007c76:	690b      	ldr	r3, [r1, #16]
 8007c78:	4605      	mov	r5, r0
 8007c7a:	460c      	mov	r4, r1
 8007c7c:	b913      	cbnz	r3, 8007c84 <_fflush_r+0x10>
 8007c7e:	2500      	movs	r5, #0
 8007c80:	4628      	mov	r0, r5
 8007c82:	bd38      	pop	{r3, r4, r5, pc}
 8007c84:	b118      	cbz	r0, 8007c8e <_fflush_r+0x1a>
 8007c86:	6a03      	ldr	r3, [r0, #32]
 8007c88:	b90b      	cbnz	r3, 8007c8e <_fflush_r+0x1a>
 8007c8a:	f7fd f925 	bl	8004ed8 <__sinit>
 8007c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0f3      	beq.n	8007c7e <_fflush_r+0xa>
 8007c96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c98:	07d0      	lsls	r0, r2, #31
 8007c9a:	d404      	bmi.n	8007ca6 <_fflush_r+0x32>
 8007c9c:	0599      	lsls	r1, r3, #22
 8007c9e:	d402      	bmi.n	8007ca6 <_fflush_r+0x32>
 8007ca0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ca2:	f7fd fa44 	bl	800512e <__retarget_lock_acquire_recursive>
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	4621      	mov	r1, r4
 8007caa:	f7ff ff63 	bl	8007b74 <__sflush_r>
 8007cae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cb0:	4605      	mov	r5, r0
 8007cb2:	07da      	lsls	r2, r3, #31
 8007cb4:	d4e4      	bmi.n	8007c80 <_fflush_r+0xc>
 8007cb6:	89a3      	ldrh	r3, [r4, #12]
 8007cb8:	059b      	lsls	r3, r3, #22
 8007cba:	d4e1      	bmi.n	8007c80 <_fflush_r+0xc>
 8007cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cbe:	f7fd fa37 	bl	8005130 <__retarget_lock_release_recursive>
 8007cc2:	e7dd      	b.n	8007c80 <_fflush_r+0xc>

08007cc4 <__swbuf_r>:
 8007cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc6:	460e      	mov	r6, r1
 8007cc8:	4614      	mov	r4, r2
 8007cca:	4605      	mov	r5, r0
 8007ccc:	b118      	cbz	r0, 8007cd6 <__swbuf_r+0x12>
 8007cce:	6a03      	ldr	r3, [r0, #32]
 8007cd0:	b90b      	cbnz	r3, 8007cd6 <__swbuf_r+0x12>
 8007cd2:	f7fd f901 	bl	8004ed8 <__sinit>
 8007cd6:	69a3      	ldr	r3, [r4, #24]
 8007cd8:	60a3      	str	r3, [r4, #8]
 8007cda:	89a3      	ldrh	r3, [r4, #12]
 8007cdc:	071a      	lsls	r2, r3, #28
 8007cde:	d501      	bpl.n	8007ce4 <__swbuf_r+0x20>
 8007ce0:	6923      	ldr	r3, [r4, #16]
 8007ce2:	b943      	cbnz	r3, 8007cf6 <__swbuf_r+0x32>
 8007ce4:	4621      	mov	r1, r4
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f000 f82a 	bl	8007d40 <__swsetup_r>
 8007cec:	b118      	cbz	r0, 8007cf6 <__swbuf_r+0x32>
 8007cee:	f04f 37ff 	mov.w	r7, #4294967295
 8007cf2:	4638      	mov	r0, r7
 8007cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	6922      	ldr	r2, [r4, #16]
 8007cfa:	b2f6      	uxtb	r6, r6
 8007cfc:	1a98      	subs	r0, r3, r2
 8007cfe:	6963      	ldr	r3, [r4, #20]
 8007d00:	4637      	mov	r7, r6
 8007d02:	4283      	cmp	r3, r0
 8007d04:	dc05      	bgt.n	8007d12 <__swbuf_r+0x4e>
 8007d06:	4621      	mov	r1, r4
 8007d08:	4628      	mov	r0, r5
 8007d0a:	f7ff ffb3 	bl	8007c74 <_fflush_r>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	d1ed      	bne.n	8007cee <__swbuf_r+0x2a>
 8007d12:	68a3      	ldr	r3, [r4, #8]
 8007d14:	3b01      	subs	r3, #1
 8007d16:	60a3      	str	r3, [r4, #8]
 8007d18:	6823      	ldr	r3, [r4, #0]
 8007d1a:	1c5a      	adds	r2, r3, #1
 8007d1c:	6022      	str	r2, [r4, #0]
 8007d1e:	701e      	strb	r6, [r3, #0]
 8007d20:	6962      	ldr	r2, [r4, #20]
 8007d22:	1c43      	adds	r3, r0, #1
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d004      	beq.n	8007d32 <__swbuf_r+0x6e>
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	07db      	lsls	r3, r3, #31
 8007d2c:	d5e1      	bpl.n	8007cf2 <__swbuf_r+0x2e>
 8007d2e:	2e0a      	cmp	r6, #10
 8007d30:	d1df      	bne.n	8007cf2 <__swbuf_r+0x2e>
 8007d32:	4621      	mov	r1, r4
 8007d34:	4628      	mov	r0, r5
 8007d36:	f7ff ff9d 	bl	8007c74 <_fflush_r>
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	d0d9      	beq.n	8007cf2 <__swbuf_r+0x2e>
 8007d3e:	e7d6      	b.n	8007cee <__swbuf_r+0x2a>

08007d40 <__swsetup_r>:
 8007d40:	b538      	push	{r3, r4, r5, lr}
 8007d42:	4b29      	ldr	r3, [pc, #164]	@ (8007de8 <__swsetup_r+0xa8>)
 8007d44:	4605      	mov	r5, r0
 8007d46:	6818      	ldr	r0, [r3, #0]
 8007d48:	460c      	mov	r4, r1
 8007d4a:	b118      	cbz	r0, 8007d54 <__swsetup_r+0x14>
 8007d4c:	6a03      	ldr	r3, [r0, #32]
 8007d4e:	b90b      	cbnz	r3, 8007d54 <__swsetup_r+0x14>
 8007d50:	f7fd f8c2 	bl	8004ed8 <__sinit>
 8007d54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d58:	0719      	lsls	r1, r3, #28
 8007d5a:	d422      	bmi.n	8007da2 <__swsetup_r+0x62>
 8007d5c:	06da      	lsls	r2, r3, #27
 8007d5e:	d407      	bmi.n	8007d70 <__swsetup_r+0x30>
 8007d60:	2209      	movs	r2, #9
 8007d62:	602a      	str	r2, [r5, #0]
 8007d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d68:	f04f 30ff 	mov.w	r0, #4294967295
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	e033      	b.n	8007dd8 <__swsetup_r+0x98>
 8007d70:	0758      	lsls	r0, r3, #29
 8007d72:	d512      	bpl.n	8007d9a <__swsetup_r+0x5a>
 8007d74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d76:	b141      	cbz	r1, 8007d8a <__swsetup_r+0x4a>
 8007d78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d7c:	4299      	cmp	r1, r3
 8007d7e:	d002      	beq.n	8007d86 <__swsetup_r+0x46>
 8007d80:	4628      	mov	r0, r5
 8007d82:	f7fe f845 	bl	8005e10 <_free_r>
 8007d86:	2300      	movs	r3, #0
 8007d88:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d8a:	89a3      	ldrh	r3, [r4, #12]
 8007d8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007d90:	81a3      	strh	r3, [r4, #12]
 8007d92:	2300      	movs	r3, #0
 8007d94:	6063      	str	r3, [r4, #4]
 8007d96:	6923      	ldr	r3, [r4, #16]
 8007d98:	6023      	str	r3, [r4, #0]
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	f043 0308 	orr.w	r3, r3, #8
 8007da0:	81a3      	strh	r3, [r4, #12]
 8007da2:	6923      	ldr	r3, [r4, #16]
 8007da4:	b94b      	cbnz	r3, 8007dba <__swsetup_r+0x7a>
 8007da6:	89a3      	ldrh	r3, [r4, #12]
 8007da8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007db0:	d003      	beq.n	8007dba <__swsetup_r+0x7a>
 8007db2:	4621      	mov	r1, r4
 8007db4:	4628      	mov	r0, r5
 8007db6:	f000 fc58 	bl	800866a <__smakebuf_r>
 8007dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dbe:	f013 0201 	ands.w	r2, r3, #1
 8007dc2:	d00a      	beq.n	8007dda <__swsetup_r+0x9a>
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	60a2      	str	r2, [r4, #8]
 8007dc8:	6962      	ldr	r2, [r4, #20]
 8007dca:	4252      	negs	r2, r2
 8007dcc:	61a2      	str	r2, [r4, #24]
 8007dce:	6922      	ldr	r2, [r4, #16]
 8007dd0:	b942      	cbnz	r2, 8007de4 <__swsetup_r+0xa4>
 8007dd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007dd6:	d1c5      	bne.n	8007d64 <__swsetup_r+0x24>
 8007dd8:	bd38      	pop	{r3, r4, r5, pc}
 8007dda:	0799      	lsls	r1, r3, #30
 8007ddc:	bf58      	it	pl
 8007dde:	6962      	ldrpl	r2, [r4, #20]
 8007de0:	60a2      	str	r2, [r4, #8]
 8007de2:	e7f4      	b.n	8007dce <__swsetup_r+0x8e>
 8007de4:	2000      	movs	r0, #0
 8007de6:	e7f7      	b.n	8007dd8 <__swsetup_r+0x98>
 8007de8:	2000001c 	.word	0x2000001c

08007dec <memmove>:
 8007dec:	4288      	cmp	r0, r1
 8007dee:	b510      	push	{r4, lr}
 8007df0:	eb01 0402 	add.w	r4, r1, r2
 8007df4:	d902      	bls.n	8007dfc <memmove+0x10>
 8007df6:	4284      	cmp	r4, r0
 8007df8:	4623      	mov	r3, r4
 8007dfa:	d807      	bhi.n	8007e0c <memmove+0x20>
 8007dfc:	1e43      	subs	r3, r0, #1
 8007dfe:	42a1      	cmp	r1, r4
 8007e00:	d008      	beq.n	8007e14 <memmove+0x28>
 8007e02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007e06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007e0a:	e7f8      	b.n	8007dfe <memmove+0x12>
 8007e0c:	4601      	mov	r1, r0
 8007e0e:	4402      	add	r2, r0
 8007e10:	428a      	cmp	r2, r1
 8007e12:	d100      	bne.n	8007e16 <memmove+0x2a>
 8007e14:	bd10      	pop	{r4, pc}
 8007e16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007e1e:	e7f7      	b.n	8007e10 <memmove+0x24>

08007e20 <strncmp>:
 8007e20:	b510      	push	{r4, lr}
 8007e22:	b16a      	cbz	r2, 8007e40 <strncmp+0x20>
 8007e24:	3901      	subs	r1, #1
 8007e26:	1884      	adds	r4, r0, r2
 8007e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e2c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d103      	bne.n	8007e3c <strncmp+0x1c>
 8007e34:	42a0      	cmp	r0, r4
 8007e36:	d001      	beq.n	8007e3c <strncmp+0x1c>
 8007e38:	2a00      	cmp	r2, #0
 8007e3a:	d1f5      	bne.n	8007e28 <strncmp+0x8>
 8007e3c:	1ad0      	subs	r0, r2, r3
 8007e3e:	bd10      	pop	{r4, pc}
 8007e40:	4610      	mov	r0, r2
 8007e42:	e7fc      	b.n	8007e3e <strncmp+0x1e>

08007e44 <_sbrk_r>:
 8007e44:	b538      	push	{r3, r4, r5, lr}
 8007e46:	2300      	movs	r3, #0
 8007e48:	4d05      	ldr	r5, [pc, #20]	@ (8007e60 <_sbrk_r+0x1c>)
 8007e4a:	4604      	mov	r4, r0
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	602b      	str	r3, [r5, #0]
 8007e50:	f7f9 fd3c 	bl	80018cc <_sbrk>
 8007e54:	1c43      	adds	r3, r0, #1
 8007e56:	d102      	bne.n	8007e5e <_sbrk_r+0x1a>
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	b103      	cbz	r3, 8007e5e <_sbrk_r+0x1a>
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	bd38      	pop	{r3, r4, r5, pc}
 8007e60:	2000042c 	.word	0x2000042c

08007e64 <memcpy>:
 8007e64:	440a      	add	r2, r1
 8007e66:	4291      	cmp	r1, r2
 8007e68:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e6c:	d100      	bne.n	8007e70 <memcpy+0xc>
 8007e6e:	4770      	bx	lr
 8007e70:	b510      	push	{r4, lr}
 8007e72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e76:	4291      	cmp	r1, r2
 8007e78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e7c:	d1f9      	bne.n	8007e72 <memcpy+0xe>
 8007e7e:	bd10      	pop	{r4, pc}

08007e80 <nan>:
 8007e80:	2000      	movs	r0, #0
 8007e82:	4901      	ldr	r1, [pc, #4]	@ (8007e88 <nan+0x8>)
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	7ff80000 	.word	0x7ff80000

08007e8c <__assert_func>:
 8007e8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e8e:	4614      	mov	r4, r2
 8007e90:	461a      	mov	r2, r3
 8007e92:	4b09      	ldr	r3, [pc, #36]	@ (8007eb8 <__assert_func+0x2c>)
 8007e94:	4605      	mov	r5, r0
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68d8      	ldr	r0, [r3, #12]
 8007e9a:	b14c      	cbz	r4, 8007eb0 <__assert_func+0x24>
 8007e9c:	4b07      	ldr	r3, [pc, #28]	@ (8007ebc <__assert_func+0x30>)
 8007e9e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ea2:	9100      	str	r1, [sp, #0]
 8007ea4:	462b      	mov	r3, r5
 8007ea6:	4906      	ldr	r1, [pc, #24]	@ (8007ec0 <__assert_func+0x34>)
 8007ea8:	f000 fba8 	bl	80085fc <fiprintf>
 8007eac:	f000 fc3c 	bl	8008728 <abort>
 8007eb0:	4b04      	ldr	r3, [pc, #16]	@ (8007ec4 <__assert_func+0x38>)
 8007eb2:	461c      	mov	r4, r3
 8007eb4:	e7f3      	b.n	8007e9e <__assert_func+0x12>
 8007eb6:	bf00      	nop
 8007eb8:	2000001c 	.word	0x2000001c
 8007ebc:	08008958 	.word	0x08008958
 8007ec0:	08008965 	.word	0x08008965
 8007ec4:	08008993 	.word	0x08008993

08007ec8 <_calloc_r>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	fba1 5402 	umull	r5, r4, r1, r2
 8007ece:	b934      	cbnz	r4, 8007ede <_calloc_r+0x16>
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7fe f80f 	bl	8005ef4 <_malloc_r>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	b928      	cbnz	r0, 8007ee6 <_calloc_r+0x1e>
 8007eda:	4630      	mov	r0, r6
 8007edc:	bd70      	pop	{r4, r5, r6, pc}
 8007ede:	220c      	movs	r2, #12
 8007ee0:	2600      	movs	r6, #0
 8007ee2:	6002      	str	r2, [r0, #0]
 8007ee4:	e7f9      	b.n	8007eda <_calloc_r+0x12>
 8007ee6:	462a      	mov	r2, r5
 8007ee8:	4621      	mov	r1, r4
 8007eea:	f7fd f8a2 	bl	8005032 <memset>
 8007eee:	e7f4      	b.n	8007eda <_calloc_r+0x12>

08007ef0 <rshift>:
 8007ef0:	6903      	ldr	r3, [r0, #16]
 8007ef2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ef6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007efa:	f100 0414 	add.w	r4, r0, #20
 8007efe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007f02:	dd46      	ble.n	8007f92 <rshift+0xa2>
 8007f04:	f011 011f 	ands.w	r1, r1, #31
 8007f08:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007f0c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007f10:	d10c      	bne.n	8007f2c <rshift+0x3c>
 8007f12:	4629      	mov	r1, r5
 8007f14:	f100 0710 	add.w	r7, r0, #16
 8007f18:	42b1      	cmp	r1, r6
 8007f1a:	d335      	bcc.n	8007f88 <rshift+0x98>
 8007f1c:	1a9b      	subs	r3, r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	1eea      	subs	r2, r5, #3
 8007f22:	4296      	cmp	r6, r2
 8007f24:	bf38      	it	cc
 8007f26:	2300      	movcc	r3, #0
 8007f28:	4423      	add	r3, r4
 8007f2a:	e015      	b.n	8007f58 <rshift+0x68>
 8007f2c:	46a1      	mov	r9, r4
 8007f2e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007f32:	f1c1 0820 	rsb	r8, r1, #32
 8007f36:	40cf      	lsrs	r7, r1
 8007f38:	f105 0e04 	add.w	lr, r5, #4
 8007f3c:	4576      	cmp	r6, lr
 8007f3e:	46f4      	mov	ip, lr
 8007f40:	d816      	bhi.n	8007f70 <rshift+0x80>
 8007f42:	1a9a      	subs	r2, r3, r2
 8007f44:	0092      	lsls	r2, r2, #2
 8007f46:	3a04      	subs	r2, #4
 8007f48:	3501      	adds	r5, #1
 8007f4a:	42ae      	cmp	r6, r5
 8007f4c:	bf38      	it	cc
 8007f4e:	2200      	movcc	r2, #0
 8007f50:	18a3      	adds	r3, r4, r2
 8007f52:	50a7      	str	r7, [r4, r2]
 8007f54:	b107      	cbz	r7, 8007f58 <rshift+0x68>
 8007f56:	3304      	adds	r3, #4
 8007f58:	42a3      	cmp	r3, r4
 8007f5a:	eba3 0204 	sub.w	r2, r3, r4
 8007f5e:	bf08      	it	eq
 8007f60:	2300      	moveq	r3, #0
 8007f62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007f66:	6102      	str	r2, [r0, #16]
 8007f68:	bf08      	it	eq
 8007f6a:	6143      	streq	r3, [r0, #20]
 8007f6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f70:	f8dc c000 	ldr.w	ip, [ip]
 8007f74:	fa0c fc08 	lsl.w	ip, ip, r8
 8007f78:	ea4c 0707 	orr.w	r7, ip, r7
 8007f7c:	f849 7b04 	str.w	r7, [r9], #4
 8007f80:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f84:	40cf      	lsrs	r7, r1
 8007f86:	e7d9      	b.n	8007f3c <rshift+0x4c>
 8007f88:	f851 cb04 	ldr.w	ip, [r1], #4
 8007f8c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007f90:	e7c2      	b.n	8007f18 <rshift+0x28>
 8007f92:	4623      	mov	r3, r4
 8007f94:	e7e0      	b.n	8007f58 <rshift+0x68>

08007f96 <__hexdig_fun>:
 8007f96:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007f9a:	2b09      	cmp	r3, #9
 8007f9c:	d802      	bhi.n	8007fa4 <__hexdig_fun+0xe>
 8007f9e:	3820      	subs	r0, #32
 8007fa0:	b2c0      	uxtb	r0, r0
 8007fa2:	4770      	bx	lr
 8007fa4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007fa8:	2b05      	cmp	r3, #5
 8007faa:	d801      	bhi.n	8007fb0 <__hexdig_fun+0x1a>
 8007fac:	3847      	subs	r0, #71	@ 0x47
 8007fae:	e7f7      	b.n	8007fa0 <__hexdig_fun+0xa>
 8007fb0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8007fb4:	2b05      	cmp	r3, #5
 8007fb6:	d801      	bhi.n	8007fbc <__hexdig_fun+0x26>
 8007fb8:	3827      	subs	r0, #39	@ 0x27
 8007fba:	e7f1      	b.n	8007fa0 <__hexdig_fun+0xa>
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	4770      	bx	lr

08007fc0 <__gethex>:
 8007fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fc4:	468a      	mov	sl, r1
 8007fc6:	4690      	mov	r8, r2
 8007fc8:	b085      	sub	sp, #20
 8007fca:	9302      	str	r3, [sp, #8]
 8007fcc:	680b      	ldr	r3, [r1, #0]
 8007fce:	9001      	str	r0, [sp, #4]
 8007fd0:	1c9c      	adds	r4, r3, #2
 8007fd2:	46a1      	mov	r9, r4
 8007fd4:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007fd8:	2830      	cmp	r0, #48	@ 0x30
 8007fda:	d0fa      	beq.n	8007fd2 <__gethex+0x12>
 8007fdc:	eba9 0303 	sub.w	r3, r9, r3
 8007fe0:	f1a3 0b02 	sub.w	fp, r3, #2
 8007fe4:	f7ff ffd7 	bl	8007f96 <__hexdig_fun>
 8007fe8:	4605      	mov	r5, r0
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d168      	bne.n	80080c0 <__gethex+0x100>
 8007fee:	2201      	movs	r2, #1
 8007ff0:	4648      	mov	r0, r9
 8007ff2:	499f      	ldr	r1, [pc, #636]	@ (8008270 <__gethex+0x2b0>)
 8007ff4:	f7ff ff14 	bl	8007e20 <strncmp>
 8007ff8:	4607      	mov	r7, r0
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	d167      	bne.n	80080ce <__gethex+0x10e>
 8007ffe:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008002:	4626      	mov	r6, r4
 8008004:	f7ff ffc7 	bl	8007f96 <__hexdig_fun>
 8008008:	2800      	cmp	r0, #0
 800800a:	d062      	beq.n	80080d2 <__gethex+0x112>
 800800c:	4623      	mov	r3, r4
 800800e:	7818      	ldrb	r0, [r3, #0]
 8008010:	4699      	mov	r9, r3
 8008012:	2830      	cmp	r0, #48	@ 0x30
 8008014:	f103 0301 	add.w	r3, r3, #1
 8008018:	d0f9      	beq.n	800800e <__gethex+0x4e>
 800801a:	f7ff ffbc 	bl	8007f96 <__hexdig_fun>
 800801e:	fab0 f580 	clz	r5, r0
 8008022:	f04f 0b01 	mov.w	fp, #1
 8008026:	096d      	lsrs	r5, r5, #5
 8008028:	464a      	mov	r2, r9
 800802a:	4616      	mov	r6, r2
 800802c:	7830      	ldrb	r0, [r6, #0]
 800802e:	3201      	adds	r2, #1
 8008030:	f7ff ffb1 	bl	8007f96 <__hexdig_fun>
 8008034:	2800      	cmp	r0, #0
 8008036:	d1f8      	bne.n	800802a <__gethex+0x6a>
 8008038:	2201      	movs	r2, #1
 800803a:	4630      	mov	r0, r6
 800803c:	498c      	ldr	r1, [pc, #560]	@ (8008270 <__gethex+0x2b0>)
 800803e:	f7ff feef 	bl	8007e20 <strncmp>
 8008042:	2800      	cmp	r0, #0
 8008044:	d13f      	bne.n	80080c6 <__gethex+0x106>
 8008046:	b944      	cbnz	r4, 800805a <__gethex+0x9a>
 8008048:	1c74      	adds	r4, r6, #1
 800804a:	4622      	mov	r2, r4
 800804c:	4616      	mov	r6, r2
 800804e:	7830      	ldrb	r0, [r6, #0]
 8008050:	3201      	adds	r2, #1
 8008052:	f7ff ffa0 	bl	8007f96 <__hexdig_fun>
 8008056:	2800      	cmp	r0, #0
 8008058:	d1f8      	bne.n	800804c <__gethex+0x8c>
 800805a:	1ba4      	subs	r4, r4, r6
 800805c:	00a7      	lsls	r7, r4, #2
 800805e:	7833      	ldrb	r3, [r6, #0]
 8008060:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008064:	2b50      	cmp	r3, #80	@ 0x50
 8008066:	d13e      	bne.n	80080e6 <__gethex+0x126>
 8008068:	7873      	ldrb	r3, [r6, #1]
 800806a:	2b2b      	cmp	r3, #43	@ 0x2b
 800806c:	d033      	beq.n	80080d6 <__gethex+0x116>
 800806e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008070:	d034      	beq.n	80080dc <__gethex+0x11c>
 8008072:	2400      	movs	r4, #0
 8008074:	1c71      	adds	r1, r6, #1
 8008076:	7808      	ldrb	r0, [r1, #0]
 8008078:	f7ff ff8d 	bl	8007f96 <__hexdig_fun>
 800807c:	1e43      	subs	r3, r0, #1
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b18      	cmp	r3, #24
 8008082:	d830      	bhi.n	80080e6 <__gethex+0x126>
 8008084:	f1a0 0210 	sub.w	r2, r0, #16
 8008088:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800808c:	f7ff ff83 	bl	8007f96 <__hexdig_fun>
 8008090:	f100 3cff 	add.w	ip, r0, #4294967295
 8008094:	fa5f fc8c 	uxtb.w	ip, ip
 8008098:	f1bc 0f18 	cmp.w	ip, #24
 800809c:	f04f 030a 	mov.w	r3, #10
 80080a0:	d91e      	bls.n	80080e0 <__gethex+0x120>
 80080a2:	b104      	cbz	r4, 80080a6 <__gethex+0xe6>
 80080a4:	4252      	negs	r2, r2
 80080a6:	4417      	add	r7, r2
 80080a8:	f8ca 1000 	str.w	r1, [sl]
 80080ac:	b1ed      	cbz	r5, 80080ea <__gethex+0x12a>
 80080ae:	f1bb 0f00 	cmp.w	fp, #0
 80080b2:	bf0c      	ite	eq
 80080b4:	2506      	moveq	r5, #6
 80080b6:	2500      	movne	r5, #0
 80080b8:	4628      	mov	r0, r5
 80080ba:	b005      	add	sp, #20
 80080bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c0:	2500      	movs	r5, #0
 80080c2:	462c      	mov	r4, r5
 80080c4:	e7b0      	b.n	8008028 <__gethex+0x68>
 80080c6:	2c00      	cmp	r4, #0
 80080c8:	d1c7      	bne.n	800805a <__gethex+0x9a>
 80080ca:	4627      	mov	r7, r4
 80080cc:	e7c7      	b.n	800805e <__gethex+0x9e>
 80080ce:	464e      	mov	r6, r9
 80080d0:	462f      	mov	r7, r5
 80080d2:	2501      	movs	r5, #1
 80080d4:	e7c3      	b.n	800805e <__gethex+0x9e>
 80080d6:	2400      	movs	r4, #0
 80080d8:	1cb1      	adds	r1, r6, #2
 80080da:	e7cc      	b.n	8008076 <__gethex+0xb6>
 80080dc:	2401      	movs	r4, #1
 80080de:	e7fb      	b.n	80080d8 <__gethex+0x118>
 80080e0:	fb03 0002 	mla	r0, r3, r2, r0
 80080e4:	e7ce      	b.n	8008084 <__gethex+0xc4>
 80080e6:	4631      	mov	r1, r6
 80080e8:	e7de      	b.n	80080a8 <__gethex+0xe8>
 80080ea:	4629      	mov	r1, r5
 80080ec:	eba6 0309 	sub.w	r3, r6, r9
 80080f0:	3b01      	subs	r3, #1
 80080f2:	2b07      	cmp	r3, #7
 80080f4:	dc0a      	bgt.n	800810c <__gethex+0x14c>
 80080f6:	9801      	ldr	r0, [sp, #4]
 80080f8:	f7fd ff88 	bl	800600c <_Balloc>
 80080fc:	4604      	mov	r4, r0
 80080fe:	b940      	cbnz	r0, 8008112 <__gethex+0x152>
 8008100:	4602      	mov	r2, r0
 8008102:	21e4      	movs	r1, #228	@ 0xe4
 8008104:	4b5b      	ldr	r3, [pc, #364]	@ (8008274 <__gethex+0x2b4>)
 8008106:	485c      	ldr	r0, [pc, #368]	@ (8008278 <__gethex+0x2b8>)
 8008108:	f7ff fec0 	bl	8007e8c <__assert_func>
 800810c:	3101      	adds	r1, #1
 800810e:	105b      	asrs	r3, r3, #1
 8008110:	e7ef      	b.n	80080f2 <__gethex+0x132>
 8008112:	2300      	movs	r3, #0
 8008114:	f100 0a14 	add.w	sl, r0, #20
 8008118:	4655      	mov	r5, sl
 800811a:	469b      	mov	fp, r3
 800811c:	45b1      	cmp	r9, r6
 800811e:	d337      	bcc.n	8008190 <__gethex+0x1d0>
 8008120:	f845 bb04 	str.w	fp, [r5], #4
 8008124:	eba5 050a 	sub.w	r5, r5, sl
 8008128:	10ad      	asrs	r5, r5, #2
 800812a:	6125      	str	r5, [r4, #16]
 800812c:	4658      	mov	r0, fp
 800812e:	f7fe f85f 	bl	80061f0 <__hi0bits>
 8008132:	016d      	lsls	r5, r5, #5
 8008134:	f8d8 6000 	ldr.w	r6, [r8]
 8008138:	1a2d      	subs	r5, r5, r0
 800813a:	42b5      	cmp	r5, r6
 800813c:	dd54      	ble.n	80081e8 <__gethex+0x228>
 800813e:	1bad      	subs	r5, r5, r6
 8008140:	4629      	mov	r1, r5
 8008142:	4620      	mov	r0, r4
 8008144:	f7fe fbe1 	bl	800690a <__any_on>
 8008148:	4681      	mov	r9, r0
 800814a:	b178      	cbz	r0, 800816c <__gethex+0x1ac>
 800814c:	f04f 0901 	mov.w	r9, #1
 8008150:	1e6b      	subs	r3, r5, #1
 8008152:	1159      	asrs	r1, r3, #5
 8008154:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008158:	f003 021f 	and.w	r2, r3, #31
 800815c:	fa09 f202 	lsl.w	r2, r9, r2
 8008160:	420a      	tst	r2, r1
 8008162:	d003      	beq.n	800816c <__gethex+0x1ac>
 8008164:	454b      	cmp	r3, r9
 8008166:	dc36      	bgt.n	80081d6 <__gethex+0x216>
 8008168:	f04f 0902 	mov.w	r9, #2
 800816c:	4629      	mov	r1, r5
 800816e:	4620      	mov	r0, r4
 8008170:	f7ff febe 	bl	8007ef0 <rshift>
 8008174:	442f      	add	r7, r5
 8008176:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800817a:	42bb      	cmp	r3, r7
 800817c:	da42      	bge.n	8008204 <__gethex+0x244>
 800817e:	4621      	mov	r1, r4
 8008180:	9801      	ldr	r0, [sp, #4]
 8008182:	f7fd ff83 	bl	800608c <_Bfree>
 8008186:	2300      	movs	r3, #0
 8008188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800818a:	25a3      	movs	r5, #163	@ 0xa3
 800818c:	6013      	str	r3, [r2, #0]
 800818e:	e793      	b.n	80080b8 <__gethex+0xf8>
 8008190:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008194:	2a2e      	cmp	r2, #46	@ 0x2e
 8008196:	d012      	beq.n	80081be <__gethex+0x1fe>
 8008198:	2b20      	cmp	r3, #32
 800819a:	d104      	bne.n	80081a6 <__gethex+0x1e6>
 800819c:	f845 bb04 	str.w	fp, [r5], #4
 80081a0:	f04f 0b00 	mov.w	fp, #0
 80081a4:	465b      	mov	r3, fp
 80081a6:	7830      	ldrb	r0, [r6, #0]
 80081a8:	9303      	str	r3, [sp, #12]
 80081aa:	f7ff fef4 	bl	8007f96 <__hexdig_fun>
 80081ae:	9b03      	ldr	r3, [sp, #12]
 80081b0:	f000 000f 	and.w	r0, r0, #15
 80081b4:	4098      	lsls	r0, r3
 80081b6:	ea4b 0b00 	orr.w	fp, fp, r0
 80081ba:	3304      	adds	r3, #4
 80081bc:	e7ae      	b.n	800811c <__gethex+0x15c>
 80081be:	45b1      	cmp	r9, r6
 80081c0:	d8ea      	bhi.n	8008198 <__gethex+0x1d8>
 80081c2:	2201      	movs	r2, #1
 80081c4:	4630      	mov	r0, r6
 80081c6:	492a      	ldr	r1, [pc, #168]	@ (8008270 <__gethex+0x2b0>)
 80081c8:	9303      	str	r3, [sp, #12]
 80081ca:	f7ff fe29 	bl	8007e20 <strncmp>
 80081ce:	9b03      	ldr	r3, [sp, #12]
 80081d0:	2800      	cmp	r0, #0
 80081d2:	d1e1      	bne.n	8008198 <__gethex+0x1d8>
 80081d4:	e7a2      	b.n	800811c <__gethex+0x15c>
 80081d6:	4620      	mov	r0, r4
 80081d8:	1ea9      	subs	r1, r5, #2
 80081da:	f7fe fb96 	bl	800690a <__any_on>
 80081de:	2800      	cmp	r0, #0
 80081e0:	d0c2      	beq.n	8008168 <__gethex+0x1a8>
 80081e2:	f04f 0903 	mov.w	r9, #3
 80081e6:	e7c1      	b.n	800816c <__gethex+0x1ac>
 80081e8:	da09      	bge.n	80081fe <__gethex+0x23e>
 80081ea:	1b75      	subs	r5, r6, r5
 80081ec:	4621      	mov	r1, r4
 80081ee:	462a      	mov	r2, r5
 80081f0:	9801      	ldr	r0, [sp, #4]
 80081f2:	f7fe f95b 	bl	80064ac <__lshift>
 80081f6:	4604      	mov	r4, r0
 80081f8:	1b7f      	subs	r7, r7, r5
 80081fa:	f100 0a14 	add.w	sl, r0, #20
 80081fe:	f04f 0900 	mov.w	r9, #0
 8008202:	e7b8      	b.n	8008176 <__gethex+0x1b6>
 8008204:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008208:	42bd      	cmp	r5, r7
 800820a:	dd6f      	ble.n	80082ec <__gethex+0x32c>
 800820c:	1bed      	subs	r5, r5, r7
 800820e:	42ae      	cmp	r6, r5
 8008210:	dc34      	bgt.n	800827c <__gethex+0x2bc>
 8008212:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008216:	2b02      	cmp	r3, #2
 8008218:	d022      	beq.n	8008260 <__gethex+0x2a0>
 800821a:	2b03      	cmp	r3, #3
 800821c:	d024      	beq.n	8008268 <__gethex+0x2a8>
 800821e:	2b01      	cmp	r3, #1
 8008220:	d115      	bne.n	800824e <__gethex+0x28e>
 8008222:	42ae      	cmp	r6, r5
 8008224:	d113      	bne.n	800824e <__gethex+0x28e>
 8008226:	2e01      	cmp	r6, #1
 8008228:	d10b      	bne.n	8008242 <__gethex+0x282>
 800822a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800822e:	9a02      	ldr	r2, [sp, #8]
 8008230:	2562      	movs	r5, #98	@ 0x62
 8008232:	6013      	str	r3, [r2, #0]
 8008234:	2301      	movs	r3, #1
 8008236:	6123      	str	r3, [r4, #16]
 8008238:	f8ca 3000 	str.w	r3, [sl]
 800823c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800823e:	601c      	str	r4, [r3, #0]
 8008240:	e73a      	b.n	80080b8 <__gethex+0xf8>
 8008242:	4620      	mov	r0, r4
 8008244:	1e71      	subs	r1, r6, #1
 8008246:	f7fe fb60 	bl	800690a <__any_on>
 800824a:	2800      	cmp	r0, #0
 800824c:	d1ed      	bne.n	800822a <__gethex+0x26a>
 800824e:	4621      	mov	r1, r4
 8008250:	9801      	ldr	r0, [sp, #4]
 8008252:	f7fd ff1b 	bl	800608c <_Bfree>
 8008256:	2300      	movs	r3, #0
 8008258:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800825a:	2550      	movs	r5, #80	@ 0x50
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	e72b      	b.n	80080b8 <__gethex+0xf8>
 8008260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1f3      	bne.n	800824e <__gethex+0x28e>
 8008266:	e7e0      	b.n	800822a <__gethex+0x26a>
 8008268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1dd      	bne.n	800822a <__gethex+0x26a>
 800826e:	e7ee      	b.n	800824e <__gethex+0x28e>
 8008270:	0800893d 	.word	0x0800893d
 8008274:	080088d3 	.word	0x080088d3
 8008278:	08008994 	.word	0x08008994
 800827c:	1e6f      	subs	r7, r5, #1
 800827e:	f1b9 0f00 	cmp.w	r9, #0
 8008282:	d130      	bne.n	80082e6 <__gethex+0x326>
 8008284:	b127      	cbz	r7, 8008290 <__gethex+0x2d0>
 8008286:	4639      	mov	r1, r7
 8008288:	4620      	mov	r0, r4
 800828a:	f7fe fb3e 	bl	800690a <__any_on>
 800828e:	4681      	mov	r9, r0
 8008290:	2301      	movs	r3, #1
 8008292:	4629      	mov	r1, r5
 8008294:	1b76      	subs	r6, r6, r5
 8008296:	2502      	movs	r5, #2
 8008298:	117a      	asrs	r2, r7, #5
 800829a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800829e:	f007 071f 	and.w	r7, r7, #31
 80082a2:	40bb      	lsls	r3, r7
 80082a4:	4213      	tst	r3, r2
 80082a6:	4620      	mov	r0, r4
 80082a8:	bf18      	it	ne
 80082aa:	f049 0902 	orrne.w	r9, r9, #2
 80082ae:	f7ff fe1f 	bl	8007ef0 <rshift>
 80082b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80082b6:	f1b9 0f00 	cmp.w	r9, #0
 80082ba:	d047      	beq.n	800834c <__gethex+0x38c>
 80082bc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d015      	beq.n	80082f0 <__gethex+0x330>
 80082c4:	2b03      	cmp	r3, #3
 80082c6:	d017      	beq.n	80082f8 <__gethex+0x338>
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d109      	bne.n	80082e0 <__gethex+0x320>
 80082cc:	f019 0f02 	tst.w	r9, #2
 80082d0:	d006      	beq.n	80082e0 <__gethex+0x320>
 80082d2:	f8da 3000 	ldr.w	r3, [sl]
 80082d6:	ea49 0903 	orr.w	r9, r9, r3
 80082da:	f019 0f01 	tst.w	r9, #1
 80082de:	d10e      	bne.n	80082fe <__gethex+0x33e>
 80082e0:	f045 0510 	orr.w	r5, r5, #16
 80082e4:	e032      	b.n	800834c <__gethex+0x38c>
 80082e6:	f04f 0901 	mov.w	r9, #1
 80082ea:	e7d1      	b.n	8008290 <__gethex+0x2d0>
 80082ec:	2501      	movs	r5, #1
 80082ee:	e7e2      	b.n	80082b6 <__gethex+0x2f6>
 80082f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082f2:	f1c3 0301 	rsb	r3, r3, #1
 80082f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d0f0      	beq.n	80082e0 <__gethex+0x320>
 80082fe:	f04f 0c00 	mov.w	ip, #0
 8008302:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008306:	f104 0314 	add.w	r3, r4, #20
 800830a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800830e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008312:	4618      	mov	r0, r3
 8008314:	f853 2b04 	ldr.w	r2, [r3], #4
 8008318:	f1b2 3fff 	cmp.w	r2, #4294967295
 800831c:	d01b      	beq.n	8008356 <__gethex+0x396>
 800831e:	3201      	adds	r2, #1
 8008320:	6002      	str	r2, [r0, #0]
 8008322:	2d02      	cmp	r5, #2
 8008324:	f104 0314 	add.w	r3, r4, #20
 8008328:	d13c      	bne.n	80083a4 <__gethex+0x3e4>
 800832a:	f8d8 2000 	ldr.w	r2, [r8]
 800832e:	3a01      	subs	r2, #1
 8008330:	42b2      	cmp	r2, r6
 8008332:	d109      	bne.n	8008348 <__gethex+0x388>
 8008334:	2201      	movs	r2, #1
 8008336:	1171      	asrs	r1, r6, #5
 8008338:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800833c:	f006 061f 	and.w	r6, r6, #31
 8008340:	fa02 f606 	lsl.w	r6, r2, r6
 8008344:	421e      	tst	r6, r3
 8008346:	d13a      	bne.n	80083be <__gethex+0x3fe>
 8008348:	f045 0520 	orr.w	r5, r5, #32
 800834c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800834e:	601c      	str	r4, [r3, #0]
 8008350:	9b02      	ldr	r3, [sp, #8]
 8008352:	601f      	str	r7, [r3, #0]
 8008354:	e6b0      	b.n	80080b8 <__gethex+0xf8>
 8008356:	4299      	cmp	r1, r3
 8008358:	f843 cc04 	str.w	ip, [r3, #-4]
 800835c:	d8d9      	bhi.n	8008312 <__gethex+0x352>
 800835e:	68a3      	ldr	r3, [r4, #8]
 8008360:	459b      	cmp	fp, r3
 8008362:	db17      	blt.n	8008394 <__gethex+0x3d4>
 8008364:	6861      	ldr	r1, [r4, #4]
 8008366:	9801      	ldr	r0, [sp, #4]
 8008368:	3101      	adds	r1, #1
 800836a:	f7fd fe4f 	bl	800600c <_Balloc>
 800836e:	4681      	mov	r9, r0
 8008370:	b918      	cbnz	r0, 800837a <__gethex+0x3ba>
 8008372:	4602      	mov	r2, r0
 8008374:	2184      	movs	r1, #132	@ 0x84
 8008376:	4b19      	ldr	r3, [pc, #100]	@ (80083dc <__gethex+0x41c>)
 8008378:	e6c5      	b.n	8008106 <__gethex+0x146>
 800837a:	6922      	ldr	r2, [r4, #16]
 800837c:	f104 010c 	add.w	r1, r4, #12
 8008380:	3202      	adds	r2, #2
 8008382:	0092      	lsls	r2, r2, #2
 8008384:	300c      	adds	r0, #12
 8008386:	f7ff fd6d 	bl	8007e64 <memcpy>
 800838a:	4621      	mov	r1, r4
 800838c:	9801      	ldr	r0, [sp, #4]
 800838e:	f7fd fe7d 	bl	800608c <_Bfree>
 8008392:	464c      	mov	r4, r9
 8008394:	6923      	ldr	r3, [r4, #16]
 8008396:	1c5a      	adds	r2, r3, #1
 8008398:	6122      	str	r2, [r4, #16]
 800839a:	2201      	movs	r2, #1
 800839c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80083a0:	615a      	str	r2, [r3, #20]
 80083a2:	e7be      	b.n	8008322 <__gethex+0x362>
 80083a4:	6922      	ldr	r2, [r4, #16]
 80083a6:	455a      	cmp	r2, fp
 80083a8:	dd0b      	ble.n	80083c2 <__gethex+0x402>
 80083aa:	2101      	movs	r1, #1
 80083ac:	4620      	mov	r0, r4
 80083ae:	f7ff fd9f 	bl	8007ef0 <rshift>
 80083b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083b6:	3701      	adds	r7, #1
 80083b8:	42bb      	cmp	r3, r7
 80083ba:	f6ff aee0 	blt.w	800817e <__gethex+0x1be>
 80083be:	2501      	movs	r5, #1
 80083c0:	e7c2      	b.n	8008348 <__gethex+0x388>
 80083c2:	f016 061f 	ands.w	r6, r6, #31
 80083c6:	d0fa      	beq.n	80083be <__gethex+0x3fe>
 80083c8:	4453      	add	r3, sl
 80083ca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80083ce:	f7fd ff0f 	bl	80061f0 <__hi0bits>
 80083d2:	f1c6 0620 	rsb	r6, r6, #32
 80083d6:	42b0      	cmp	r0, r6
 80083d8:	dbe7      	blt.n	80083aa <__gethex+0x3ea>
 80083da:	e7f0      	b.n	80083be <__gethex+0x3fe>
 80083dc:	080088d3 	.word	0x080088d3

080083e0 <L_shift>:
 80083e0:	f1c2 0208 	rsb	r2, r2, #8
 80083e4:	0092      	lsls	r2, r2, #2
 80083e6:	b570      	push	{r4, r5, r6, lr}
 80083e8:	f1c2 0620 	rsb	r6, r2, #32
 80083ec:	6843      	ldr	r3, [r0, #4]
 80083ee:	6804      	ldr	r4, [r0, #0]
 80083f0:	fa03 f506 	lsl.w	r5, r3, r6
 80083f4:	432c      	orrs	r4, r5
 80083f6:	40d3      	lsrs	r3, r2
 80083f8:	6004      	str	r4, [r0, #0]
 80083fa:	f840 3f04 	str.w	r3, [r0, #4]!
 80083fe:	4288      	cmp	r0, r1
 8008400:	d3f4      	bcc.n	80083ec <L_shift+0xc>
 8008402:	bd70      	pop	{r4, r5, r6, pc}

08008404 <__match>:
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	6803      	ldr	r3, [r0, #0]
 8008408:	3301      	adds	r3, #1
 800840a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800840e:	b914      	cbnz	r4, 8008416 <__match+0x12>
 8008410:	6003      	str	r3, [r0, #0]
 8008412:	2001      	movs	r0, #1
 8008414:	bd30      	pop	{r4, r5, pc}
 8008416:	f813 2b01 	ldrb.w	r2, [r3], #1
 800841a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800841e:	2d19      	cmp	r5, #25
 8008420:	bf98      	it	ls
 8008422:	3220      	addls	r2, #32
 8008424:	42a2      	cmp	r2, r4
 8008426:	d0f0      	beq.n	800840a <__match+0x6>
 8008428:	2000      	movs	r0, #0
 800842a:	e7f3      	b.n	8008414 <__match+0x10>

0800842c <__hexnan>:
 800842c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008430:	2500      	movs	r5, #0
 8008432:	680b      	ldr	r3, [r1, #0]
 8008434:	4682      	mov	sl, r0
 8008436:	115e      	asrs	r6, r3, #5
 8008438:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800843c:	f013 031f 	ands.w	r3, r3, #31
 8008440:	bf18      	it	ne
 8008442:	3604      	addne	r6, #4
 8008444:	1f37      	subs	r7, r6, #4
 8008446:	4690      	mov	r8, r2
 8008448:	46b9      	mov	r9, r7
 800844a:	463c      	mov	r4, r7
 800844c:	46ab      	mov	fp, r5
 800844e:	b087      	sub	sp, #28
 8008450:	6801      	ldr	r1, [r0, #0]
 8008452:	9301      	str	r3, [sp, #4]
 8008454:	f846 5c04 	str.w	r5, [r6, #-4]
 8008458:	9502      	str	r5, [sp, #8]
 800845a:	784a      	ldrb	r2, [r1, #1]
 800845c:	1c4b      	adds	r3, r1, #1
 800845e:	9303      	str	r3, [sp, #12]
 8008460:	b342      	cbz	r2, 80084b4 <__hexnan+0x88>
 8008462:	4610      	mov	r0, r2
 8008464:	9105      	str	r1, [sp, #20]
 8008466:	9204      	str	r2, [sp, #16]
 8008468:	f7ff fd95 	bl	8007f96 <__hexdig_fun>
 800846c:	2800      	cmp	r0, #0
 800846e:	d151      	bne.n	8008514 <__hexnan+0xe8>
 8008470:	9a04      	ldr	r2, [sp, #16]
 8008472:	9905      	ldr	r1, [sp, #20]
 8008474:	2a20      	cmp	r2, #32
 8008476:	d818      	bhi.n	80084aa <__hexnan+0x7e>
 8008478:	9b02      	ldr	r3, [sp, #8]
 800847a:	459b      	cmp	fp, r3
 800847c:	dd13      	ble.n	80084a6 <__hexnan+0x7a>
 800847e:	454c      	cmp	r4, r9
 8008480:	d206      	bcs.n	8008490 <__hexnan+0x64>
 8008482:	2d07      	cmp	r5, #7
 8008484:	dc04      	bgt.n	8008490 <__hexnan+0x64>
 8008486:	462a      	mov	r2, r5
 8008488:	4649      	mov	r1, r9
 800848a:	4620      	mov	r0, r4
 800848c:	f7ff ffa8 	bl	80083e0 <L_shift>
 8008490:	4544      	cmp	r4, r8
 8008492:	d952      	bls.n	800853a <__hexnan+0x10e>
 8008494:	2300      	movs	r3, #0
 8008496:	f1a4 0904 	sub.w	r9, r4, #4
 800849a:	f844 3c04 	str.w	r3, [r4, #-4]
 800849e:	461d      	mov	r5, r3
 80084a0:	464c      	mov	r4, r9
 80084a2:	f8cd b008 	str.w	fp, [sp, #8]
 80084a6:	9903      	ldr	r1, [sp, #12]
 80084a8:	e7d7      	b.n	800845a <__hexnan+0x2e>
 80084aa:	2a29      	cmp	r2, #41	@ 0x29
 80084ac:	d157      	bne.n	800855e <__hexnan+0x132>
 80084ae:	3102      	adds	r1, #2
 80084b0:	f8ca 1000 	str.w	r1, [sl]
 80084b4:	f1bb 0f00 	cmp.w	fp, #0
 80084b8:	d051      	beq.n	800855e <__hexnan+0x132>
 80084ba:	454c      	cmp	r4, r9
 80084bc:	d206      	bcs.n	80084cc <__hexnan+0xa0>
 80084be:	2d07      	cmp	r5, #7
 80084c0:	dc04      	bgt.n	80084cc <__hexnan+0xa0>
 80084c2:	462a      	mov	r2, r5
 80084c4:	4649      	mov	r1, r9
 80084c6:	4620      	mov	r0, r4
 80084c8:	f7ff ff8a 	bl	80083e0 <L_shift>
 80084cc:	4544      	cmp	r4, r8
 80084ce:	d936      	bls.n	800853e <__hexnan+0x112>
 80084d0:	4623      	mov	r3, r4
 80084d2:	f1a8 0204 	sub.w	r2, r8, #4
 80084d6:	f853 1b04 	ldr.w	r1, [r3], #4
 80084da:	429f      	cmp	r7, r3
 80084dc:	f842 1f04 	str.w	r1, [r2, #4]!
 80084e0:	d2f9      	bcs.n	80084d6 <__hexnan+0xaa>
 80084e2:	1b3b      	subs	r3, r7, r4
 80084e4:	f023 0303 	bic.w	r3, r3, #3
 80084e8:	3304      	adds	r3, #4
 80084ea:	3401      	adds	r4, #1
 80084ec:	3e03      	subs	r6, #3
 80084ee:	42b4      	cmp	r4, r6
 80084f0:	bf88      	it	hi
 80084f2:	2304      	movhi	r3, #4
 80084f4:	2200      	movs	r2, #0
 80084f6:	4443      	add	r3, r8
 80084f8:	f843 2b04 	str.w	r2, [r3], #4
 80084fc:	429f      	cmp	r7, r3
 80084fe:	d2fb      	bcs.n	80084f8 <__hexnan+0xcc>
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	b91b      	cbnz	r3, 800850c <__hexnan+0xe0>
 8008504:	4547      	cmp	r7, r8
 8008506:	d128      	bne.n	800855a <__hexnan+0x12e>
 8008508:	2301      	movs	r3, #1
 800850a:	603b      	str	r3, [r7, #0]
 800850c:	2005      	movs	r0, #5
 800850e:	b007      	add	sp, #28
 8008510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008514:	3501      	adds	r5, #1
 8008516:	2d08      	cmp	r5, #8
 8008518:	f10b 0b01 	add.w	fp, fp, #1
 800851c:	dd06      	ble.n	800852c <__hexnan+0x100>
 800851e:	4544      	cmp	r4, r8
 8008520:	d9c1      	bls.n	80084a6 <__hexnan+0x7a>
 8008522:	2300      	movs	r3, #0
 8008524:	2501      	movs	r5, #1
 8008526:	f844 3c04 	str.w	r3, [r4, #-4]
 800852a:	3c04      	subs	r4, #4
 800852c:	6822      	ldr	r2, [r4, #0]
 800852e:	f000 000f 	and.w	r0, r0, #15
 8008532:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008536:	6020      	str	r0, [r4, #0]
 8008538:	e7b5      	b.n	80084a6 <__hexnan+0x7a>
 800853a:	2508      	movs	r5, #8
 800853c:	e7b3      	b.n	80084a6 <__hexnan+0x7a>
 800853e:	9b01      	ldr	r3, [sp, #4]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d0dd      	beq.n	8008500 <__hexnan+0xd4>
 8008544:	f04f 32ff 	mov.w	r2, #4294967295
 8008548:	f1c3 0320 	rsb	r3, r3, #32
 800854c:	40da      	lsrs	r2, r3
 800854e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008552:	4013      	ands	r3, r2
 8008554:	f846 3c04 	str.w	r3, [r6, #-4]
 8008558:	e7d2      	b.n	8008500 <__hexnan+0xd4>
 800855a:	3f04      	subs	r7, #4
 800855c:	e7d0      	b.n	8008500 <__hexnan+0xd4>
 800855e:	2004      	movs	r0, #4
 8008560:	e7d5      	b.n	800850e <__hexnan+0xe2>

08008562 <__ascii_mbtowc>:
 8008562:	b082      	sub	sp, #8
 8008564:	b901      	cbnz	r1, 8008568 <__ascii_mbtowc+0x6>
 8008566:	a901      	add	r1, sp, #4
 8008568:	b142      	cbz	r2, 800857c <__ascii_mbtowc+0x1a>
 800856a:	b14b      	cbz	r3, 8008580 <__ascii_mbtowc+0x1e>
 800856c:	7813      	ldrb	r3, [r2, #0]
 800856e:	600b      	str	r3, [r1, #0]
 8008570:	7812      	ldrb	r2, [r2, #0]
 8008572:	1e10      	subs	r0, r2, #0
 8008574:	bf18      	it	ne
 8008576:	2001      	movne	r0, #1
 8008578:	b002      	add	sp, #8
 800857a:	4770      	bx	lr
 800857c:	4610      	mov	r0, r2
 800857e:	e7fb      	b.n	8008578 <__ascii_mbtowc+0x16>
 8008580:	f06f 0001 	mvn.w	r0, #1
 8008584:	e7f8      	b.n	8008578 <__ascii_mbtowc+0x16>

08008586 <_realloc_r>:
 8008586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800858a:	4607      	mov	r7, r0
 800858c:	4614      	mov	r4, r2
 800858e:	460d      	mov	r5, r1
 8008590:	b921      	cbnz	r1, 800859c <_realloc_r+0x16>
 8008592:	4611      	mov	r1, r2
 8008594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008598:	f7fd bcac 	b.w	8005ef4 <_malloc_r>
 800859c:	b92a      	cbnz	r2, 80085aa <_realloc_r+0x24>
 800859e:	f7fd fc37 	bl	8005e10 <_free_r>
 80085a2:	4625      	mov	r5, r4
 80085a4:	4628      	mov	r0, r5
 80085a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085aa:	f000 f8c4 	bl	8008736 <_malloc_usable_size_r>
 80085ae:	4284      	cmp	r4, r0
 80085b0:	4606      	mov	r6, r0
 80085b2:	d802      	bhi.n	80085ba <_realloc_r+0x34>
 80085b4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085b8:	d8f4      	bhi.n	80085a4 <_realloc_r+0x1e>
 80085ba:	4621      	mov	r1, r4
 80085bc:	4638      	mov	r0, r7
 80085be:	f7fd fc99 	bl	8005ef4 <_malloc_r>
 80085c2:	4680      	mov	r8, r0
 80085c4:	b908      	cbnz	r0, 80085ca <_realloc_r+0x44>
 80085c6:	4645      	mov	r5, r8
 80085c8:	e7ec      	b.n	80085a4 <_realloc_r+0x1e>
 80085ca:	42b4      	cmp	r4, r6
 80085cc:	4622      	mov	r2, r4
 80085ce:	4629      	mov	r1, r5
 80085d0:	bf28      	it	cs
 80085d2:	4632      	movcs	r2, r6
 80085d4:	f7ff fc46 	bl	8007e64 <memcpy>
 80085d8:	4629      	mov	r1, r5
 80085da:	4638      	mov	r0, r7
 80085dc:	f7fd fc18 	bl	8005e10 <_free_r>
 80085e0:	e7f1      	b.n	80085c6 <_realloc_r+0x40>

080085e2 <__ascii_wctomb>:
 80085e2:	4603      	mov	r3, r0
 80085e4:	4608      	mov	r0, r1
 80085e6:	b141      	cbz	r1, 80085fa <__ascii_wctomb+0x18>
 80085e8:	2aff      	cmp	r2, #255	@ 0xff
 80085ea:	d904      	bls.n	80085f6 <__ascii_wctomb+0x14>
 80085ec:	228a      	movs	r2, #138	@ 0x8a
 80085ee:	f04f 30ff 	mov.w	r0, #4294967295
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	4770      	bx	lr
 80085f6:	2001      	movs	r0, #1
 80085f8:	700a      	strb	r2, [r1, #0]
 80085fa:	4770      	bx	lr

080085fc <fiprintf>:
 80085fc:	b40e      	push	{r1, r2, r3}
 80085fe:	b503      	push	{r0, r1, lr}
 8008600:	4601      	mov	r1, r0
 8008602:	ab03      	add	r3, sp, #12
 8008604:	4805      	ldr	r0, [pc, #20]	@ (800861c <fiprintf+0x20>)
 8008606:	f853 2b04 	ldr.w	r2, [r3], #4
 800860a:	6800      	ldr	r0, [r0, #0]
 800860c:	9301      	str	r3, [sp, #4]
 800860e:	f7ff f999 	bl	8007944 <_vfiprintf_r>
 8008612:	b002      	add	sp, #8
 8008614:	f85d eb04 	ldr.w	lr, [sp], #4
 8008618:	b003      	add	sp, #12
 800861a:	4770      	bx	lr
 800861c:	2000001c 	.word	0x2000001c

08008620 <__swhatbuf_r>:
 8008620:	b570      	push	{r4, r5, r6, lr}
 8008622:	460c      	mov	r4, r1
 8008624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008628:	4615      	mov	r5, r2
 800862a:	2900      	cmp	r1, #0
 800862c:	461e      	mov	r6, r3
 800862e:	b096      	sub	sp, #88	@ 0x58
 8008630:	da0c      	bge.n	800864c <__swhatbuf_r+0x2c>
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	2100      	movs	r1, #0
 8008636:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800863a:	bf14      	ite	ne
 800863c:	2340      	movne	r3, #64	@ 0x40
 800863e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008642:	2000      	movs	r0, #0
 8008644:	6031      	str	r1, [r6, #0]
 8008646:	602b      	str	r3, [r5, #0]
 8008648:	b016      	add	sp, #88	@ 0x58
 800864a:	bd70      	pop	{r4, r5, r6, pc}
 800864c:	466a      	mov	r2, sp
 800864e:	f000 f849 	bl	80086e4 <_fstat_r>
 8008652:	2800      	cmp	r0, #0
 8008654:	dbed      	blt.n	8008632 <__swhatbuf_r+0x12>
 8008656:	9901      	ldr	r1, [sp, #4]
 8008658:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800865c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008660:	4259      	negs	r1, r3
 8008662:	4159      	adcs	r1, r3
 8008664:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008668:	e7eb      	b.n	8008642 <__swhatbuf_r+0x22>

0800866a <__smakebuf_r>:
 800866a:	898b      	ldrh	r3, [r1, #12]
 800866c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800866e:	079d      	lsls	r5, r3, #30
 8008670:	4606      	mov	r6, r0
 8008672:	460c      	mov	r4, r1
 8008674:	d507      	bpl.n	8008686 <__smakebuf_r+0x1c>
 8008676:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800867a:	6023      	str	r3, [r4, #0]
 800867c:	6123      	str	r3, [r4, #16]
 800867e:	2301      	movs	r3, #1
 8008680:	6163      	str	r3, [r4, #20]
 8008682:	b003      	add	sp, #12
 8008684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008686:	466a      	mov	r2, sp
 8008688:	ab01      	add	r3, sp, #4
 800868a:	f7ff ffc9 	bl	8008620 <__swhatbuf_r>
 800868e:	9f00      	ldr	r7, [sp, #0]
 8008690:	4605      	mov	r5, r0
 8008692:	4639      	mov	r1, r7
 8008694:	4630      	mov	r0, r6
 8008696:	f7fd fc2d 	bl	8005ef4 <_malloc_r>
 800869a:	b948      	cbnz	r0, 80086b0 <__smakebuf_r+0x46>
 800869c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086a0:	059a      	lsls	r2, r3, #22
 80086a2:	d4ee      	bmi.n	8008682 <__smakebuf_r+0x18>
 80086a4:	f023 0303 	bic.w	r3, r3, #3
 80086a8:	f043 0302 	orr.w	r3, r3, #2
 80086ac:	81a3      	strh	r3, [r4, #12]
 80086ae:	e7e2      	b.n	8008676 <__smakebuf_r+0xc>
 80086b0:	89a3      	ldrh	r3, [r4, #12]
 80086b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80086b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086ba:	81a3      	strh	r3, [r4, #12]
 80086bc:	9b01      	ldr	r3, [sp, #4]
 80086be:	6020      	str	r0, [r4, #0]
 80086c0:	b15b      	cbz	r3, 80086da <__smakebuf_r+0x70>
 80086c2:	4630      	mov	r0, r6
 80086c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80086c8:	f000 f81e 	bl	8008708 <_isatty_r>
 80086cc:	b128      	cbz	r0, 80086da <__smakebuf_r+0x70>
 80086ce:	89a3      	ldrh	r3, [r4, #12]
 80086d0:	f023 0303 	bic.w	r3, r3, #3
 80086d4:	f043 0301 	orr.w	r3, r3, #1
 80086d8:	81a3      	strh	r3, [r4, #12]
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	431d      	orrs	r5, r3
 80086de:	81a5      	strh	r5, [r4, #12]
 80086e0:	e7cf      	b.n	8008682 <__smakebuf_r+0x18>
	...

080086e4 <_fstat_r>:
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	2300      	movs	r3, #0
 80086e8:	4d06      	ldr	r5, [pc, #24]	@ (8008704 <_fstat_r+0x20>)
 80086ea:	4604      	mov	r4, r0
 80086ec:	4608      	mov	r0, r1
 80086ee:	4611      	mov	r1, r2
 80086f0:	602b      	str	r3, [r5, #0]
 80086f2:	f7f9 f8c5 	bl	8001880 <_fstat>
 80086f6:	1c43      	adds	r3, r0, #1
 80086f8:	d102      	bne.n	8008700 <_fstat_r+0x1c>
 80086fa:	682b      	ldr	r3, [r5, #0]
 80086fc:	b103      	cbz	r3, 8008700 <_fstat_r+0x1c>
 80086fe:	6023      	str	r3, [r4, #0]
 8008700:	bd38      	pop	{r3, r4, r5, pc}
 8008702:	bf00      	nop
 8008704:	2000042c 	.word	0x2000042c

08008708 <_isatty_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	2300      	movs	r3, #0
 800870c:	4d05      	ldr	r5, [pc, #20]	@ (8008724 <_isatty_r+0x1c>)
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	602b      	str	r3, [r5, #0]
 8008714:	f7f9 f8c3 	bl	800189e <_isatty>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_isatty_r+0x1a>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	b103      	cbz	r3, 8008722 <_isatty_r+0x1a>
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	2000042c 	.word	0x2000042c

08008728 <abort>:
 8008728:	2006      	movs	r0, #6
 800872a:	b508      	push	{r3, lr}
 800872c:	f000 f834 	bl	8008798 <raise>
 8008730:	2001      	movs	r0, #1
 8008732:	f7f9 f856 	bl	80017e2 <_exit>

08008736 <_malloc_usable_size_r>:
 8008736:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873a:	1f18      	subs	r0, r3, #4
 800873c:	2b00      	cmp	r3, #0
 800873e:	bfbc      	itt	lt
 8008740:	580b      	ldrlt	r3, [r1, r0]
 8008742:	18c0      	addlt	r0, r0, r3
 8008744:	4770      	bx	lr

08008746 <_raise_r>:
 8008746:	291f      	cmp	r1, #31
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	4605      	mov	r5, r0
 800874c:	460c      	mov	r4, r1
 800874e:	d904      	bls.n	800875a <_raise_r+0x14>
 8008750:	2316      	movs	r3, #22
 8008752:	6003      	str	r3, [r0, #0]
 8008754:	f04f 30ff 	mov.w	r0, #4294967295
 8008758:	bd38      	pop	{r3, r4, r5, pc}
 800875a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800875c:	b112      	cbz	r2, 8008764 <_raise_r+0x1e>
 800875e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008762:	b94b      	cbnz	r3, 8008778 <_raise_r+0x32>
 8008764:	4628      	mov	r0, r5
 8008766:	f000 f831 	bl	80087cc <_getpid_r>
 800876a:	4622      	mov	r2, r4
 800876c:	4601      	mov	r1, r0
 800876e:	4628      	mov	r0, r5
 8008770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008774:	f000 b818 	b.w	80087a8 <_kill_r>
 8008778:	2b01      	cmp	r3, #1
 800877a:	d00a      	beq.n	8008792 <_raise_r+0x4c>
 800877c:	1c59      	adds	r1, r3, #1
 800877e:	d103      	bne.n	8008788 <_raise_r+0x42>
 8008780:	2316      	movs	r3, #22
 8008782:	6003      	str	r3, [r0, #0]
 8008784:	2001      	movs	r0, #1
 8008786:	e7e7      	b.n	8008758 <_raise_r+0x12>
 8008788:	2100      	movs	r1, #0
 800878a:	4620      	mov	r0, r4
 800878c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008790:	4798      	blx	r3
 8008792:	2000      	movs	r0, #0
 8008794:	e7e0      	b.n	8008758 <_raise_r+0x12>
	...

08008798 <raise>:
 8008798:	4b02      	ldr	r3, [pc, #8]	@ (80087a4 <raise+0xc>)
 800879a:	4601      	mov	r1, r0
 800879c:	6818      	ldr	r0, [r3, #0]
 800879e:	f7ff bfd2 	b.w	8008746 <_raise_r>
 80087a2:	bf00      	nop
 80087a4:	2000001c 	.word	0x2000001c

080087a8 <_kill_r>:
 80087a8:	b538      	push	{r3, r4, r5, lr}
 80087aa:	2300      	movs	r3, #0
 80087ac:	4d06      	ldr	r5, [pc, #24]	@ (80087c8 <_kill_r+0x20>)
 80087ae:	4604      	mov	r4, r0
 80087b0:	4608      	mov	r0, r1
 80087b2:	4611      	mov	r1, r2
 80087b4:	602b      	str	r3, [r5, #0]
 80087b6:	f7f9 f804 	bl	80017c2 <_kill>
 80087ba:	1c43      	adds	r3, r0, #1
 80087bc:	d102      	bne.n	80087c4 <_kill_r+0x1c>
 80087be:	682b      	ldr	r3, [r5, #0]
 80087c0:	b103      	cbz	r3, 80087c4 <_kill_r+0x1c>
 80087c2:	6023      	str	r3, [r4, #0]
 80087c4:	bd38      	pop	{r3, r4, r5, pc}
 80087c6:	bf00      	nop
 80087c8:	2000042c 	.word	0x2000042c

080087cc <_getpid_r>:
 80087cc:	f7f8 bff2 	b.w	80017b4 <_getpid>

080087d0 <_init>:
 80087d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d2:	bf00      	nop
 80087d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087d6:	bc08      	pop	{r3}
 80087d8:	469e      	mov	lr, r3
 80087da:	4770      	bx	lr

080087dc <_fini>:
 80087dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087de:	bf00      	nop
 80087e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087e2:	bc08      	pop	{r3}
 80087e4:	469e      	mov	lr, r3
 80087e6:	4770      	bx	lr
