//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { ARM::CPSR, 0 };
static const TargetRegisterClass* Barriers1[] = { &ARM::CCRRegClass, NULL };
static const unsigned ImplicitList2[] = { ARM::SP, 0 };
static const unsigned ImplicitList3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R12, ARM::LR, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, ARM::CPSR, 0 };
static const unsigned ImplicitList4[] = { ARM::LR, 0 };
static const unsigned ImplicitList5[] = { ARM::R0, ARM::R12, ARM::LR, ARM::CPSR, 0 };
static const unsigned ImplicitList6[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::LR, ARM::D0, ARM::D1, ARM::D2, ARM::D3, ARM::D4, ARM::D5, ARM::D6, ARM::D7, 0 };
static const unsigned ImplicitList7[] = { ARM::R0, ARM::LR, 0 };

static const TargetOperandInfo OperandInfo2[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo35[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo36[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::DPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo37[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::SPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo38[] = { { ARM::DPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo39[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::DPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo40[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::SPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo41[] = { { ARM::SPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo42[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo43[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo44[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo45[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo46[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo47[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo48[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo49[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo50[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo51[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::OptionalDef), 0 }, };
static const TargetOperandInfo OperandInfo52[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo53[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0|(1<<TOI::Predicate), 0 }, { ARM::CCRRegClassID, 0|(1<<TOI::Predicate), 0 }, };
static const TargetOperandInfo OperandInfo54[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo55[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo56[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo57[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo58[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo59[] = { { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo60[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo61[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo62[] = { { ARM::GPRRegClassID, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, { 0, 0, 0 }, { ARM::GPRRegClassID, 0, 0 }, };

static const TargetInstrDesc ARMInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo42 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo54 },  // Inst #9 = SUBREG_TO_REG
  { 10,	4,	1,	0,	"ADCri", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #10 = ADCri
  { 11,	4,	1,	0,	"ADCrr", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), ImplicitList1, NULL, NULL, OperandInfo3 },  // Inst #11 = ADCrr
  { 12,	6,	1,	0,	"ADCrs", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), ImplicitList1, NULL, NULL, OperandInfo4 },  // Inst #12 = ADCrs
  { 13,	5,	1,	0,	"ADDSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #13 = ADDSri
  { 14,	5,	1,	0,	"ADDSrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #14 = ADDSrr
  { 15,	7,	1,	0,	"ADDSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #15 = ADDSrs
  { 16,	6,	1,	0,	"ADDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #16 = ADDri
  { 17,	6,	1,	0,	"ADDrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #17 = ADDrr
  { 18,	8,	1,	0,	"ADDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #18 = ADDrs
  { 19,	3,	0,	0,	"ADJCALLSTACKDOWN", 0|(1<<TID::Predicable), 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo11 },  // Inst #19 = ADJCALLSTACKDOWN
  { 20,	4,	0,	0,	"ADJCALLSTACKUP", 0|(1<<TID::Predicable), 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo12 },  // Inst #20 = ADJCALLSTACKUP
  { 21,	6,	1,	0,	"ANDri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #21 = ANDri
  { 22,	6,	1,	0,	"ANDrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #22 = ANDrr
  { 23,	8,	1,	0,	"ANDrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #23 = ANDrs
  { 24,	1,	0,	0,	"B", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(3<<4)|(2<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #24 = B
  { 25,	6,	1,	0,	"BICri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #25 = BICri
  { 26,	6,	1,	0,	"BICrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #26 = BICrr
  { 27,	8,	1,	0,	"BICrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #27 = BICrs
  { 28,	1,	0,	0,	"BL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(2<<10), NULL, ImplicitList3, Barriers1, OperandInfo13 },  // Inst #28 = BL
  { 29,	1,	0,	0,	"BLX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(3<<10), NULL, ImplicitList3, Barriers1, OperandInfo14 },  // Inst #29 = BLX
  { 30,	3,	0,	0,	"BL_pred", 0|(1<<TID::Call)|(1<<TID::Predicable)|(1<<TID::Variadic), 0|(3<<4)|(2<<10), NULL, ImplicitList3, Barriers1, OperandInfo11 },  // Inst #30 = BL_pred
  { 31,	4,	0,	0,	"BR_JTadd", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<10), NULL, NULL, NULL, OperandInfo15 },  // Inst #31 = BR_JTadd
  { 32,	5,	0,	0,	"BR_JTm", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::MayLoad)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<10), NULL, NULL, NULL, OperandInfo16 },  // Inst #32 = BR_JTm
  { 33,	3,	0,	0,	"BR_JTr", 0|(1<<TID::Branch)|(1<<TID::IndirectBranch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::NotDuplicable), 0|(1<<4)|(3<<10), NULL, NULL, NULL, OperandInfo17 },  // Inst #33 = BR_JTr
  { 34,	1,	0,	0,	"BX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(2<<4)|(3<<10), ImplicitList4, ImplicitList3, Barriers1, OperandInfo14 },  // Inst #34 = BX
  { 35,	2,	0,	0,	"BX_RET", 0|(1<<TID::Return)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(3<<4)|(3<<10), NULL, NULL, NULL, OperandInfo18 },  // Inst #35 = BX_RET
  { 36,	3,	0,	0,	"Bcc", 0|(1<<TID::Branch)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(2<<10), NULL, NULL, NULL, OperandInfo11 },  // Inst #36 = Bcc
  { 37,	4,	1,	0,	"CLZ", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #37 = CLZ
  { 38,	4,	0,	0,	"CMNnzri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #38 = CMNnzri
  { 39,	4,	0,	0,	"CMNnzrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #39 = CMNnzrr
  { 40,	6,	0,	0,	"CMNnzrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #40 = CMNnzrs
  { 41,	4,	0,	0,	"CMNri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #41 = CMNri
  { 42,	4,	0,	0,	"CMNrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #42 = CMNrr
  { 43,	6,	0,	0,	"CMNrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #43 = CMNrs
  { 44,	4,	0,	0,	"CMPnzri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #44 = CMPnzri
  { 45,	4,	0,	0,	"CMPnzrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #45 = CMPnzrr
  { 46,	6,	0,	0,	"CMPnzrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #46 = CMPnzrs
  { 47,	4,	0,	0,	"CMPri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #47 = CMPri
  { 48,	4,	0,	0,	"CMPrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #48 = CMPrr
  { 49,	6,	0,	0,	"CMPrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #49 = CMPrs
  { 50,	3,	0,	0,	"CONSTPOOL_ENTRY", 0|(1<<TID::NotDuplicable)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo22 },  // Inst #50 = CONSTPOOL_ENTRY
  { 51,	3,	0,	0,	"DWARF_LOC", 0, 0|(1<<4), NULL, NULL, NULL, OperandInfo22 },  // Inst #51 = DWARF_LOC
  { 52,	6,	1,	0,	"EORri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #52 = EORri
  { 53,	6,	1,	0,	"EORrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #53 = EORrr
  { 54,	8,	1,	0,	"EORrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #54 = EORrs
  { 55,	4,	1,	0,	"FABSD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo23 },  // Inst #55 = FABSD
  { 56,	4,	1,	0,	"FABSS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #56 = FABSS
  { 57,	5,	1,	0,	"FADDD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo25 },  // Inst #57 = FADDD
  { 58,	5,	1,	0,	"FADDS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo26 },  // Inst #58 = FADDS
  { 59,	4,	0,	0,	"FCMPED", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo23 },  // Inst #59 = FCMPED
  { 60,	4,	0,	0,	"FCMPES", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #60 = FCMPES
  { 61,	3,	0,	0,	"FCMPEZD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo27 },  // Inst #61 = FCMPEZD
  { 62,	3,	0,	0,	"FCMPEZS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo28 },  // Inst #62 = FCMPEZS
  { 63,	4,	1,	0,	"FCPYD", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo23 },  // Inst #63 = FCPYD
  { 64,	5,	1,	0,	"FCPYDcc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo29 },  // Inst #64 = FCPYDcc
  { 65,	4,	1,	0,	"FCPYS", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #65 = FCPYS
  { 66,	5,	1,	0,	"FCPYScc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo30 },  // Inst #66 = FCPYScc
  { 67,	4,	1,	0,	"FCVTDS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo31 },  // Inst #67 = FCVTDS
  { 68,	4,	1,	0,	"FCVTSD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo32 },  // Inst #68 = FCVTSD
  { 69,	5,	1,	0,	"FDIVD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo25 },  // Inst #69 = FDIVD
  { 70,	5,	1,	0,	"FDIVS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo26 },  // Inst #70 = FDIVS
  { 71,	5,	1,	0,	"FLDD", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<10), NULL, NULL, NULL, OperandInfo33 },  // Inst #71 = FLDD
  { 72,	5,	0,	0,	"FLDMD", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #72 = FLDMD
  { 73,	5,	0,	0,	"FLDMS", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #73 = FLDMS
  { 74,	5,	1,	0,	"FLDS", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<10), NULL, NULL, NULL, OperandInfo35 },  // Inst #74 = FLDS
  { 75,	6,	1,	0,	"FMACD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo36 },  // Inst #75 = FMACD
  { 76,	6,	1,	0,	"FMACS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo37 },  // Inst #76 = FMACS
  { 77,	5,	1,	0,	"FMDRR", 0|(1<<TID::Predicable), 0|(3<<4)|(19<<10), NULL, NULL, NULL, OperandInfo38 },  // Inst #77 = FMDRR
  { 78,	5,	2,	0,	"FMRRD", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(17<<10), NULL, NULL, NULL, OperandInfo39 },  // Inst #78 = FMRRD
  { 79,	4,	1,	0,	"FMRS", 0|(1<<TID::Predicable), 0|(3<<4)|(16<<10), NULL, NULL, NULL, OperandInfo40 },  // Inst #79 = FMRS
  { 80,	6,	1,	0,	"FMSCD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo36 },  // Inst #80 = FMSCD
  { 81,	6,	1,	0,	"FMSCS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo37 },  // Inst #81 = FMSCS
  { 82,	4,	1,	0,	"FMSR", 0|(1<<TID::Predicable), 0|(3<<4)|(18<<10), NULL, NULL, NULL, OperandInfo41 },  // Inst #82 = FMSR
  { 83,	2,	0,	0,	"FMSTAT", 0|(1<<TID::Predicable), 0|(3<<4)|(22<<10), NULL, ImplicitList1, Barriers1, OperandInfo18 },  // Inst #83 = FMSTAT
  { 84,	5,	1,	0,	"FMULD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo25 },  // Inst #84 = FMULD
  { 85,	5,	1,	0,	"FMULS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo26 },  // Inst #85 = FMULS
  { 86,	4,	1,	0,	"FNEGD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo23 },  // Inst #86 = FNEGD
  { 87,	5,	1,	0,	"FNEGDcc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo29 },  // Inst #87 = FNEGDcc
  { 88,	4,	1,	0,	"FNEGS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #88 = FNEGS
  { 89,	5,	1,	0,	"FNEGScc", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo30 },  // Inst #89 = FNEGScc
  { 90,	6,	1,	0,	"FNMACD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo36 },  // Inst #90 = FNMACD
  { 91,	6,	1,	0,	"FNMACS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo37 },  // Inst #91 = FNMACS
  { 92,	6,	1,	0,	"FNMSCD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo36 },  // Inst #92 = FNMSCD
  { 93,	6,	1,	0,	"FNMSCS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo37 },  // Inst #93 = FNMSCS
  { 94,	5,	1,	0,	"FNMULD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo25 },  // Inst #94 = FNMULD
  { 95,	5,	1,	0,	"FNMULS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo26 },  // Inst #95 = FNMULS
  { 96,	4,	1,	0,	"FSITOD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo31 },  // Inst #96 = FSITOD
  { 97,	4,	1,	0,	"FSITOS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #97 = FSITOS
  { 98,	4,	1,	0,	"FSQRTD", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo23 },  // Inst #98 = FSQRTD
  { 99,	4,	1,	0,	"FSQRTS", 0|(1<<TID::Predicable), 0|(3<<4)|(13<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #99 = FSQRTS
  { 100,	5,	0,	0,	"FSTD", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<10), NULL, NULL, NULL, OperandInfo33 },  // Inst #100 = FSTD
  { 101,	5,	0,	0,	"FSTMD", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #101 = FSTMD
  { 102,	5,	0,	0,	"FSTMS", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|5|(3<<4)|(21<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #102 = FSTMS
  { 103,	5,	0,	0,	"FSTS", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|5|(3<<4)|(20<<10), NULL, NULL, NULL, OperandInfo35 },  // Inst #103 = FSTS
  { 104,	5,	1,	0,	"FSUBD", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo25 },  // Inst #104 = FSUBD
  { 105,	5,	1,	0,	"FSUBS", 0|(1<<TID::Predicable), 0|(3<<4)|(14<<10), NULL, NULL, NULL, OperandInfo26 },  // Inst #105 = FSUBS
  { 106,	4,	1,	0,	"FTOSIZD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo32 },  // Inst #106 = FTOSIZD
  { 107,	4,	1,	0,	"FTOSIZS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #107 = FTOSIZS
  { 108,	4,	1,	0,	"FTOUIZD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo32 },  // Inst #108 = FTOUIZD
  { 109,	4,	1,	0,	"FTOUIZS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #109 = FTOUIZS
  { 110,	4,	1,	0,	"FUITOD", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo31 },  // Inst #110 = FUITOD
  { 111,	4,	1,	0,	"FUITOS", 0|(1<<TID::Predicable), 0|(3<<4)|(15<<10), NULL, NULL, NULL, OperandInfo24 },  // Inst #111 = FUITOS
  { 112,	5,	0,	0,	"LDM", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #112 = LDM
  { 113,	5,	0,	0,	"LDM_RET", 0|(1<<TID::Return)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #113 = LDM_RET
  { 114,	6,	1,	0,	"LDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|2|(3<<4)|(6<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #114 = LDR
  { 115,	6,	1,	0,	"LDRB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|2|(3<<4)|(6<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #115 = LDRB
  { 116,	7,	2,	0,	"LDRB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(2<<7)|(6<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #116 = LDRB_POST
  { 117,	7,	2,	0,	"LDRB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(1<<7)|(6<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #117 = LDRB_PRE
  { 118,	6,	1,	0,	"LDRD", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(8<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #118 = LDRD
  { 119,	6,	1,	0,	"LDRH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #119 = LDRH
  { 120,	7,	2,	0,	"LDRH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #120 = LDRH_POST
  { 121,	7,	2,	0,	"LDRH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #121 = LDRH_PRE
  { 122,	6,	1,	0,	"LDRSB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #122 = LDRSB
  { 123,	7,	2,	0,	"LDRSB_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #123 = LDRSB_POST
  { 124,	7,	2,	0,	"LDRSB_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #124 = LDRSB_PRE
  { 125,	6,	1,	0,	"LDRSH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable), 0|3|(3<<4)|(8<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #125 = LDRSH
  { 126,	7,	2,	0,	"LDRSH_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(2<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #126 = LDRSH_POST
  { 127,	7,	2,	0,	"LDRSH_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(1<<7)|(8<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #127 = LDRSH_PRE
  { 128,	7,	2,	0,	"LDR_POST", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(2<<7)|(6<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #128 = LDR_POST
  { 129,	7,	2,	0,	"LDR_PRE", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(1<<7)|(6<<10), NULL, NULL, NULL, OperandInfo43 },  // Inst #129 = LDR_PRE
  { 130,	6,	1,	0,	"LDRcp", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0|2|(3<<4)|(6<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #130 = LDRcp
  { 131,	4,	1,	0,	"LEApcrel", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo20 },  // Inst #131 = LEApcrel
  { 132,	5,	1,	0,	"LEApcrelJT", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo44 },  // Inst #132 = LEApcrelJT
  { 133,	7,	1,	0,	"MLA", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo45 },  // Inst #133 = MLA
  { 134,	5,	1,	0,	"MOVCCi", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo46 },  // Inst #134 = MOVCCi
  { 135,	5,	1,	0,	"MOVCCr", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo47 },  // Inst #135 = MOVCCr
  { 136,	7,	1,	0,	"MOVCCs", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(1<<9)|(5<<10), NULL, NULL, NULL, OperandInfo48 },  // Inst #136 = MOVCCs
  { 137,	5,	1,	0,	"MOVi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo49 },  // Inst #137 = MOVi
  { 138,	4,	1,	0,	"MOVi2pieces", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable), 0|1|(2<<4), NULL, NULL, NULL, OperandInfo20 },  // Inst #138 = MOVi2pieces
  { 139,	5,	1,	0,	"MOVr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo50 },  // Inst #139 = MOVr
  { 140,	5,	1,	0,	"MOVrx", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9), NULL, NULL, NULL, OperandInfo50 },  // Inst #140 = MOVrx
  { 141,	7,	1,	0,	"MOVs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9)|(5<<10), NULL, NULL, NULL, OperandInfo51 },  // Inst #141 = MOVs
  { 142,	4,	1,	0,	"MOVsra_flag", 0|(1<<TID::Predicable), 0|1|(3<<4)|(1<<9), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #142 = MOVsra_flag
  { 143,	4,	1,	0,	"MOVsrl_flag", 0|(1<<TID::Predicable), 0|1|(3<<4)|(1<<9), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #143 = MOVsrl_flag
  { 144,	6,	1,	0,	"MUL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #144 = MUL
  { 145,	5,	1,	0,	"MVNi", 0|(1<<TID::Predicable)|(1<<TID::Rematerializable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo49 },  // Inst #145 = MVNi
  { 146,	5,	1,	0,	"MVNr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9)|(4<<10), NULL, NULL, NULL, OperandInfo50 },  // Inst #146 = MVNr
  { 147,	7,	1,	0,	"MVNs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(1<<9)|(5<<10), NULL, NULL, NULL, OperandInfo51 },  // Inst #147 = MVNs
  { 148,	6,	1,	0,	"ORRri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #148 = ORRri
  { 149,	6,	1,	0,	"ORRrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #149 = ORRrr
  { 150,	8,	1,	0,	"ORRrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #150 = ORRrs
  { 151,	5,	1,	0,	"PICADD", 0|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|1|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #151 = PICADD
  { 152,	5,	1,	0,	"PICLDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #152 = PICLDR
  { 153,	5,	1,	0,	"PICLDRB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #153 = PICLDRB
  { 154,	5,	1,	0,	"PICLDRH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #154 = PICLDRH
  { 155,	5,	1,	0,	"PICLDRSB", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #155 = PICLDRSB
  { 156,	5,	1,	0,	"PICLDRSH", 0|(1<<TID::MayLoad)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #156 = PICLDRSH
  { 157,	5,	0,	0,	"PICSTR", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #157 = PICSTR
  { 158,	5,	0,	0,	"PICSTRB", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|2|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #158 = PICSTRB
  { 159,	5,	0,	0,	"PICSTRH", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::NotDuplicable), 0|3|(3<<4), NULL, NULL, NULL, OperandInfo5 },  // Inst #159 = PICSTRH
  { 160,	6,	1,	0,	"PKHBT", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #160 = PKHBT
  { 161,	6,	1,	0,	"PKHTB", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #161 = PKHTB
  { 162,	4,	1,	0,	"REV", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #162 = REV
  { 163,	4,	1,	0,	"REV16", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #163 = REV16
  { 164,	4,	1,	0,	"REVSH", 0|(1<<TID::Predicable), 0|(3<<4)|(11<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #164 = REVSH
  { 165,	5,	1,	0,	"RSBSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #165 = RSBSri
  { 166,	7,	1,	0,	"RSBSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #166 = RSBSrs
  { 167,	6,	1,	0,	"RSBri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #167 = RSBri
  { 168,	8,	1,	0,	"RSBrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #168 = RSBrs
  { 169,	4,	1,	0,	"RSCri", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #169 = RSCri
  { 170,	6,	1,	0,	"RSCrs", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), ImplicitList1, NULL, NULL, OperandInfo4 },  // Inst #170 = RSCrs
  { 171,	4,	1,	0,	"SBCri", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), ImplicitList1, NULL, NULL, OperandInfo2 },  // Inst #171 = SBCri
  { 172,	4,	1,	0,	"SBCrr", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), ImplicitList1, NULL, NULL, OperandInfo3 },  // Inst #172 = SBCrr
  { 173,	6,	1,	0,	"SBCrs", 0|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), ImplicitList1, NULL, NULL, OperandInfo4 },  // Inst #173 = SBCrs
  { 174,	6,	1,	0,	"SMLABB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #174 = SMLABB
  { 175,	6,	1,	0,	"SMLABT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #175 = SMLABT
  { 176,	7,	2,	0,	"SMLAL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo45 },  // Inst #176 = SMLAL
  { 177,	6,	1,	0,	"SMLATB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #177 = SMLATB
  { 178,	6,	1,	0,	"SMLATT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #178 = SMLATT
  { 179,	6,	1,	0,	"SMLAWB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #179 = SMLAWB
  { 180,	6,	1,	0,	"SMLAWT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #180 = SMLAWT
  { 181,	6,	1,	0,	"SMMLA", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #181 = SMMLA
  { 182,	6,	1,	0,	"SMMLS", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #182 = SMMLS
  { 183,	5,	1,	0,	"SMMUL", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #183 = SMMUL
  { 184,	5,	1,	0,	"SMULBB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #184 = SMULBB
  { 185,	5,	1,	0,	"SMULBT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #185 = SMULBT
  { 186,	7,	2,	0,	"SMULL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo45 },  // Inst #186 = SMULL
  { 187,	5,	1,	0,	"SMULTB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #187 = SMULTB
  { 188,	5,	1,	0,	"SMULTT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #188 = SMULTT
  { 189,	5,	1,	0,	"SMULWB", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #189 = SMULWB
  { 190,	5,	1,	0,	"SMULWT", 0|(1<<TID::Predicable), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #190 = SMULWT
  { 191,	5,	0,	0,	"STM", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|4|(3<<4)|(10<<10), NULL, NULL, NULL, OperandInfo34 },  // Inst #191 = STM
  { 192,	6,	0,	0,	"STR", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(7<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #192 = STR
  { 193,	6,	0,	0,	"STRB", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(7<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #193 = STRB
  { 194,	7,	1,	0,	"STRB_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(2<<7)|(7<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #194 = STRB_POST
  { 195,	7,	1,	0,	"STRB_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(1<<7)|(7<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #195 = STRB_PRE
  { 196,	6,	0,	0,	"STRD", 0|(1<<TID::MayStore)|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|3|(3<<4)|(9<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #196 = STRD
  { 197,	6,	0,	0,	"STRH", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(9<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #197 = STRH
  { 198,	7,	1,	0,	"STRH_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(2<<7)|(9<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #198 = STRH_POST
  { 199,	7,	1,	0,	"STRH_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|3|(3<<4)|(1<<7)|(9<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #199 = STRH_PRE
  { 200,	7,	1,	0,	"STR_POST", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(2<<7)|(7<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #200 = STR_POST
  { 201,	7,	1,	0,	"STR_PRE", 0|(1<<TID::MayStore)|(1<<TID::Predicable), 0|2|(3<<4)|(1<<7)|(7<<10), NULL, NULL, NULL, OperandInfo53 },  // Inst #201 = STR_PRE
  { 202,	5,	1,	0,	"SUBSri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo5 },  // Inst #202 = SUBSri
  { 203,	5,	1,	0,	"SUBSrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo6 },  // Inst #203 = SUBSrr
  { 204,	7,	1,	0,	"SUBSrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo7 },  // Inst #204 = SUBSrs
  { 205,	6,	1,	0,	"SUBri", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo8 },  // Inst #205 = SUBri
  { 206,	6,	1,	0,	"SUBrr", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(4<<10), NULL, NULL, NULL, OperandInfo9 },  // Inst #206 = SUBrr
  { 207,	8,	1,	0,	"SUBrs", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef), 0|1|(3<<4)|(5<<10), NULL, NULL, NULL, OperandInfo10 },  // Inst #207 = SUBrs
  { 208,	5,	1,	0,	"SXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #208 = SXTABrr
  { 209,	6,	1,	0,	"SXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #209 = SXTABrr_rot
  { 210,	5,	1,	0,	"SXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #210 = SXTAHrr
  { 211,	6,	1,	0,	"SXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #211 = SXTAHrr_rot
  { 212,	4,	1,	0,	"SXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #212 = SXTBr
  { 213,	5,	1,	0,	"SXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo5 },  // Inst #213 = SXTBr_rot
  { 214,	4,	1,	0,	"SXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #214 = SXTHr
  { 215,	5,	1,	0,	"SXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo5 },  // Inst #215 = SXTHr_rot
  { 216,	4,	0,	0,	"TEQri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #216 = TEQri
  { 217,	4,	0,	0,	"TEQrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #217 = TEQrr
  { 218,	6,	0,	0,	"TEQrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #218 = TEQrs
  { 219,	0,	0,	0,	"TPsoft", 0|(1<<TID::Call), 0|(3<<4)|(2<<10), NULL, ImplicitList5, Barriers1, 0 },  // Inst #219 = TPsoft
  { 220,	4,	0,	0,	"TSTri", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo20 },  // Inst #220 = TSTri
  { 221,	4,	0,	0,	"TSTrr", 0|(1<<TID::Predicable), 0|1|(3<<4)|(4<<10), NULL, ImplicitList1, Barriers1, OperandInfo19 },  // Inst #221 = TSTrr
  { 222,	6,	0,	0,	"TSTrs", 0|(1<<TID::Predicable), 0|1|(3<<4)|(5<<10), NULL, ImplicitList1, Barriers1, OperandInfo21 },  // Inst #222 = TSTrs
  { 223,	6,	2,	0,	"UMAAL", 0|(1<<TID::Predicable)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo52 },  // Inst #223 = UMAAL
  { 224,	7,	2,	0,	"UMLAL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo45 },  // Inst #224 = UMLAL
  { 225,	7,	2,	0,	"UMULL", 0|(1<<TID::Predicable)|(1<<TID::HasOptionalDef)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(1<<10), NULL, NULL, NULL, OperandInfo45 },  // Inst #225 = UMULL
  { 226,	5,	1,	0,	"UXTABrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #226 = UXTABrr
  { 227,	6,	1,	0,	"UXTABrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #227 = UXTABrr_rot
  { 228,	5,	1,	0,	"UXTAHrr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo6 },  // Inst #228 = UXTAHrr
  { 229,	6,	1,	0,	"UXTAHrr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo21 },  // Inst #229 = UXTAHrr_rot
  { 230,	4,	1,	0,	"UXTB16r", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #230 = UXTB16r
  { 231,	5,	1,	0,	"UXTB16r_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo5 },  // Inst #231 = UXTB16r_rot
  { 232,	4,	1,	0,	"UXTBr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #232 = UXTBr
  { 233,	5,	1,	0,	"UXTBr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo5 },  // Inst #233 = UXTBr_rot
  { 234,	4,	1,	0,	"UXTHr", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo19 },  // Inst #234 = UXTHr
  { 235,	5,	1,	0,	"UXTHr_rot", 0|(1<<TID::Predicable), 0|(3<<4)|(12<<10), NULL, NULL, NULL, OperandInfo5 },  // Inst #235 = UXTHr_rot
  { 236,	3,	1,	0,	"tADC", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #236 = tADC
  { 237,	3,	1,	0,	"tADDS", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #237 = tADDS
  { 238,	3,	1,	0,	"tADDhirr", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #238 = tADDhirr
  { 239,	3,	1,	0,	"tADDi3", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #239 = tADDi3
  { 240,	3,	1,	0,	"tADDi8", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo58 },  // Inst #240 = tADDi8
  { 241,	2,	1,	0,	"tADDrPCi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #241 = tADDrPCi
  { 242,	3,	1,	0,	"tADDrSPi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #242 = tADDrSPi
  { 243,	3,	1,	0,	"tADDrr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #243 = tADDrr
  { 244,	3,	1,	0,	"tADDspi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo58 },  // Inst #244 = tADDspi
  { 245,	1,	0,	0,	"tADJCALLSTACKDOWN", 0, 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo13 },  // Inst #245 = tADJCALLSTACKDOWN
  { 246,	2,	0,	0,	"tADJCALLSTACKUP", 0, 0|(1<<4), ImplicitList2, ImplicitList2, NULL, OperandInfo60 },  // Inst #246 = tADJCALLSTACKUP
  { 247,	3,	1,	0,	"tAND", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #247 = tAND
  { 248,	3,	1,	0,	"tASRri", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #248 = tASRri
  { 249,	3,	1,	0,	"tASRrr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #249 = tASRrr
  { 250,	1,	0,	0,	"tB", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Predicable)|(1<<TID::Terminator), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #250 = tB
  { 251,	3,	1,	0,	"tBIC", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #251 = tBIC
  { 252,	1,	0,	0,	"tBL", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<10), NULL, ImplicitList6, NULL, OperandInfo13 },  // Inst #252 = tBL
  { 253,	1,	0,	0,	"tBLXi", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<10), NULL, ImplicitList6, NULL, OperandInfo13 },  // Inst #253 = tBLXi
  { 254,	1,	0,	0,	"tBLXr", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(4<<4)|(23<<10), NULL, ImplicitList6, NULL, OperandInfo14 },  // Inst #254 = tBLXr
  { 255,	3,	0,	0,	"tBR_JTr", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0|(1<<4)|(23<<10), NULL, NULL, NULL, OperandInfo17 },  // Inst #255 = tBR_JTr
  { 256,	1,	0,	0,	"tBX", 0|(1<<TID::Call)|(1<<TID::Variadic), 0|(3<<4)|(23<<10), NULL, ImplicitList6, NULL, OperandInfo14 },  // Inst #256 = tBX
  { 257,	0,	0,	0,	"tBX_RET", 0|(1<<TID::Return)|(1<<TID::Terminator), 0|(4<<4)|(23<<10), NULL, NULL, NULL, 0 },  // Inst #257 = tBX_RET
  { 258,	1,	0,	0,	"tBX_RET_vararg", 0|(1<<TID::Return)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo14 },  // Inst #258 = tBX_RET_vararg
  { 259,	3,	0,	0,	"tBcc", 0|(1<<TID::Branch)|(1<<TID::Predicable)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo11 },  // Inst #259 = tBcc
  { 260,	1,	0,	0,	"tBfar", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator)|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #260 = tBfar
  { 261,	2,	0,	0,	"tCMN", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #261 = tCMN
  { 262,	2,	0,	0,	"tCMNNZ", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #262 = tCMNNZ
  { 263,	2,	0,	0,	"tCMPNZi8", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #263 = tCMPNZi8
  { 264,	2,	0,	0,	"tCMPNZr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #264 = tCMPNZr
  { 265,	2,	0,	0,	"tCMPi8", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #265 = tCMPi8
  { 266,	2,	0,	0,	"tCMPr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #266 = tCMPr
  { 267,	3,	1,	0,	"tEOR", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #267 = tEOR
  { 268,	4,	1,	0,	"tLDR", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|8|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #268 = tLDR
  { 269,	4,	1,	0,	"tLDRB", 0|(1<<TID::MayLoad), 0|6|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #269 = tLDRB
  { 270,	4,	1,	0,	"tLDRH", 0|(1<<TID::MayLoad), 0|7|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #270 = tLDRH
  { 271,	3,	1,	0,	"tLDRSB", 0|(1<<TID::MayLoad), 0|6|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #271 = tLDRSB
  { 272,	3,	1,	0,	"tLDRSH", 0|(1<<TID::MayLoad), 0|7|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #272 = tLDRSH
  { 273,	2,	1,	0,	"tLDRcp", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable)|(1<<TID::UnmodeledSideEffects), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #273 = tLDRcp
  { 274,	2,	1,	0,	"tLDRpci", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #274 = tLDRpci
  { 275,	3,	1,	0,	"tLDRspi", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #275 = tLDRspi
  { 276,	2,	1,	0,	"tLEApcrel", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #276 = tLEApcrel
  { 277,	3,	1,	0,	"tLEApcrelJT", 0|(1<<TID::UnmodeledSideEffects), 0|(3<<4)|(23<<10), NULL, NULL, NULL, OperandInfo17 },  // Inst #277 = tLEApcrelJT
  { 278,	3,	1,	0,	"tLSLri", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #278 = tLSLri
  { 279,	3,	1,	0,	"tLSLrr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #279 = tLSLrr
  { 280,	3,	1,	0,	"tLSRri", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #280 = tLSRri
  { 281,	3,	1,	0,	"tLSRrr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #281 = tLSRrr
  { 282,	5,	1,	0,	"tMOVCCr", 0|(1<<TID::Predicable)|(1<<TID::UsesCustomDAGSchedInserter)|(1<<TID::UnmodeledSideEffects), 0|(1<<4), NULL, NULL, NULL, OperandInfo6 },  // Inst #282 = tMOVCCr
  { 283,	2,	1,	0,	"tMOVi8", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo59 },  // Inst #283 = tMOVi8
  { 284,	2,	1,	0,	"tMOVr", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #284 = tMOVr
  { 285,	3,	1,	0,	"tMUL", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #285 = tMUL
  { 286,	2,	1,	0,	"tMVN", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #286 = tMVN
  { 287,	2,	1,	0,	"tNEG", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #287 = tNEG
  { 288,	3,	1,	0,	"tORR", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #288 = tORR
  { 289,	3,	1,	0,	"tPICADD", 0|(1<<TID::NotDuplicable), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo58 },  // Inst #289 = tPICADD
  { 290,	1,	2,	0,	"tPOP", 0|(1<<TID::MayLoad)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #290 = tPOP
  { 291,	1,	2,	0,	"tPOP_RET", 0|(1<<TID::Return)|(1<<TID::Terminator)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #291 = tPOP_RET
  { 292,	1,	0,	0,	"tPUSH", 0|(1<<TID::MayStore)|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo13 },  // Inst #292 = tPUSH
  { 293,	2,	1,	0,	"tREV", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #293 = tREV
  { 294,	2,	1,	0,	"tREV16", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #294 = tREV16
  { 295,	2,	1,	0,	"tREVSH", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #295 = tREVSH
  { 296,	3,	1,	0,	"tROR", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #296 = tROR
  { 297,	3,	1,	0,	"tRestore", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::UnmodeledSideEffects), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #297 = tRestore
  { 298,	3,	1,	0,	"tSBC", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo55 },  // Inst #298 = tSBC
  { 299,	4,	0,	0,	"tSTR", 0|(1<<TID::MayStore), 0|8|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #299 = tSTR
  { 300,	4,	0,	0,	"tSTRB", 0|(1<<TID::MayStore), 0|6|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #300 = tSTRB
  { 301,	4,	0,	0,	"tSTRH", 0|(1<<TID::MayStore), 0|7|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo62 },  // Inst #301 = tSTRH
  { 302,	3,	0,	0,	"tSTRspi", 0|(1<<TID::MayStore), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #302 = tSTRspi
  { 303,	3,	1,	0,	"tSUBS", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #303 = tSUBS
  { 304,	3,	1,	0,	"tSUBi3", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #304 = tSUBi3
  { 305,	3,	1,	0,	"tSUBi8", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo58 },  // Inst #305 = tSUBi8
  { 306,	3,	1,	0,	"tSUBrr", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo56 },  // Inst #306 = tSUBrr
  { 307,	3,	1,	0,	"tSUBspi", 0|(1<<TID::UnmodeledSideEffects), 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo58 },  // Inst #307 = tSUBspi
  { 308,	2,	1,	0,	"tSXTB", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #308 = tSXTB
  { 309,	2,	1,	0,	"tSXTH", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #309 = tSXTH
  { 310,	3,	0,	0,	"tSpill", 0|(1<<TID::MayStore)|(1<<TID::UnmodeledSideEffects), 0|9|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo57 },  // Inst #310 = tSpill
  { 311,	0,	0,	0,	"tTPsoft", 0|(1<<TID::Call), 0|(3<<4)|(23<<10), NULL, ImplicitList7, NULL, 0 },  // Inst #311 = tTPsoft
  { 312,	2,	0,	0,	"tTST", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #312 = tTST
  { 313,	2,	1,	0,	"tUXTB", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #313 = tUXTB
  { 314,	2,	1,	0,	"tUXTH", 0, 0|(4<<4)|(23<<10), NULL, NULL, NULL, OperandInfo61 },  // Inst #314 = tUXTH
};
} // End llvm namespace 
