Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 02:25:48 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_15_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 1.142ns (34.356%)  route 2.182ns (65.644%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 6.956 - 4.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.603ns (routing 1.576ns, distribution 1.027ns)
  Clock Net Delay (Destination): 2.309ns (routing 1.429ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8910, routed)        2.603     3.540    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X150Y200       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y200       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.618 r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/Q
                         net (fo=1, routed)           0.266     3.884    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/Q[2]
    SLICE_X154Y199       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.973 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4__1/O
                         net (fo=1, routed)           0.330     4.303    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4__1_n_0
    SLICE_X155Y201       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.400 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1/O
                         net (fo=1, routed)           0.043     4.443    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1_n_0
    SLICE_X155Y201       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.542 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__1/O
                         net (fo=4, routed)           0.281     4.823    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X154Y203       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     4.913 r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__1/O
                         net (fo=1, routed)           0.013     4.926    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X154Y203       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.118 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     5.144    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X154Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     5.267 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/O[5]
                         net (fo=3, routed)           0.358     5.625    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1_reg[15][13]
    SLICE_X155Y204       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     5.749 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[18]_i_2__1/O
                         net (fo=5, routed)           0.098     5.847    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[18]_i_2__1_n_0
    SLICE_X155Y204       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     5.957 f  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/count3_d1_i_2__1/O
                         net (fo=3, routed)           0.341     6.298    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/count3_d1_i_2__1_n_0
    SLICE_X151Y206       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.387 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[23]_i_2__1/O
                         net (fo=4, routed)           0.377     6.764    Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[23]_i_2__1_n_0
    SLICE_X155Y203       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     6.815 r  Sum10_2_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[20]_i_1__1/O
                         net (fo=1, routed)           0.049     6.864    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[22][8]
    SLICE_X155Y203       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8910, routed)        2.309     6.956    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y203       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[20]/C
                         clock pessimism              0.489     7.445    
                         clock uncertainty           -0.035     7.409    
    SLICE_X155Y203       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.434    Sum10_2_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.570    




