$date
	Wed Oct 25 23:52:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mealy_machine_t $end
$scope module mealy_machine $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # rst_n $end
$var reg 3 $ next_state [2:0] $end
$var reg 1 % out $end
$var reg 3 & state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
bx $
0#
0"
0!
$end
#5000
0%
b0 $
b0 &
1!
#10000
0!
1#
#15000
1!
#20000
0!
#25000
1!
#30000
1%
b10 $
0!
1"
#35000
0%
b1 $
b10 &
1!
#40000
0!
#45000
b100 $
1%
b1 &
1!
#50000
0!
#55000
b100 &
1!
#60000
0!
#65000
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
b10 $
0!
0"
#95000
b101 $
b10 &
1!
#100000
0%
b1 $
0!
1"
#105000
b100 $
1%
b1 &
1!
#110000
0!
#115000
b100 &
1!
#120000
0!
0#
#125000
b10 $
b0 &
1!
#130000
0!
#135000
1!
#140000
0!
1#
#145000
0%
b1 $
b10 &
1!
#150000
1%
b101 $
0!
0"
#155000
b11 $
0%
b101 &
1!
#160000
b100 $
0!
1"
#165000
1%
b100 &
1!
#170000
0!
#175000
1!
#180000
b10 $
0!
0"
#185000
b101 $
b10 &
1!
#190000
0%
b1 $
0!
1"
#195000
b100 $
1%
b1 &
1!
#200000
b0 $
0!
0"
#205000
0%
b0 &
1!
#210000
1%
b10 $
0!
1"
#215000
0%
b1 $
b10 &
1!
#220000
1%
b101 $
0!
0"
#225000
b11 $
0%
b101 &
1!
#230000
b100 $
0!
1"
#235000
1%
b100 &
1!
#240000
0!
#245000
1!
#250000
b10 $
0!
0"
#255000
b101 $
b10 &
1!
#260000
0%
b1 $
0!
1"
#265000
b100 $
1%
b1 &
1!
#270000
b0 $
0!
0"
#275000
0%
b0 &
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
1%
b10 $
0!
1"
#305000
0%
b1 $
b10 &
1!
#310000
1%
b101 $
0!
0"
#315000
b11 $
0%
b101 &
1!
#320000
b100 $
0!
1"
#325000
1%
b100 &
1!
#330000
0!
#335000
1!
#340000
0!
#345000
1!
#350000
0!
