{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2008-04-27", "socialnetworks": [], "tools": [{"sourceforge_group_id": 226203, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "code", "name": "cvs", "label": "Code"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "fullname": "2 - Pre-Alpha", "shortname": "prealpha", "id": 8}], "environment": [], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "fullname": "BSD License", "shortname": "bsd", "id": 187}], "database": [], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Telecommunications Industry", "fullname": "Telecommunications Industry", "shortname": "telecommunications", "id": 368}], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "fullname": "Linux", "shortname": "linux", "id": 201}]}, "_id": "514b7992e88f3d55c448e16a", "name": "vaster", "url": "http://sourceforge.net/p/vaster/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "Vaster is a EDA tool. It creates SystemC Cycle Accurate model from VerilogHDL RTL Model. ", "moved_to_url": "", "shortname": "vaster", "developers": [{"url": "http://sourceforge.net/u/ketciy/", "username": "ketciy", "name": "K.Tsuchiya"}], "external_homepage": "http://vaster.sourceforge.net"}
