
interruption.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000bec  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000d74  08000d74  00008d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000d8c  08000d8c  00008d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000d90  08000d90  00008d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  08000d94  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000098  20000020  20000020  00010020  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  200000b8  200000b8  00010020  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00010020  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005d39  00000000  00000000  00010050  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000012fc  00000000  00000000  00015d89  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000780  00000000  00000000  00017088  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006a8  00000000  00000000  00017808  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002afc  00000000  00000000  00017eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000028ff  00000000  00000000  0001a9ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      00000082  00000000  00000000  0001d2ab  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000016a8  00000000  00000000  0001d330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000d5c 	.word	0x08000d5c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08000d5c 	.word	0x08000d5c
 80001c4:	20000024 	.word	0x20000024

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4b15      	ldr	r3, [pc, #84]	; (8000224 <SystemInit+0x5c>)
 80001ce:	4a15      	ldr	r2, [pc, #84]	; (8000224 <SystemInit+0x5c>)
 80001d0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80001d4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80001d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <SystemInit+0x60>)
 80001de:	4a12      	ldr	r2, [pc, #72]	; (8000228 <SystemInit+0x60>)
 80001e0:	6812      	ldr	r2, [r2, #0]
 80001e2:	f042 0201 	orr.w	r2, r2, #1
 80001e6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b0f      	ldr	r3, [pc, #60]	; (8000228 <SystemInit+0x60>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0e      	ldr	r2, [pc, #56]	; (8000228 <SystemInit+0x60>)
 80001f0:	4b0d      	ldr	r3, [pc, #52]	; (8000228 <SystemInit+0x60>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <SystemInit+0x60>)
 8000200:	4a0a      	ldr	r2, [pc, #40]	; (800022c <SystemInit+0x64>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4b08      	ldr	r3, [pc, #32]	; (8000228 <SystemInit+0x60>)
 8000206:	4a08      	ldr	r2, [pc, #32]	; (8000228 <SystemInit+0x60>)
 8000208:	6812      	ldr	r2, [r2, #0]
 800020a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800020e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b05      	ldr	r3, [pc, #20]	; (8000228 <SystemInit+0x60>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80b 	bl	8000230 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b02      	ldr	r3, [pc, #8]	; (8000224 <SystemInit+0x5c>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bd80      	pop	{r7, pc}
 8000224:	e000ed00 	.word	0xe000ed00
 8000228:	40023800 	.word	0x40023800
 800022c:	24003010 	.word	0x24003010

08000230 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000230:	b480      	push	{r7}
 8000232:	b083      	sub	sp, #12
 8000234:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000236:	2300      	movs	r3, #0
 8000238:	607b      	str	r3, [r7, #4]
 800023a:	2300      	movs	r3, #0
 800023c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800023e:	4b35      	ldr	r3, [pc, #212]	; (8000314 <SetSysClock+0xe4>)
 8000240:	4a34      	ldr	r2, [pc, #208]	; (8000314 <SetSysClock+0xe4>)
 8000242:	6812      	ldr	r2, [r2, #0]
 8000244:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000248:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024a:	4b32      	ldr	r3, [pc, #200]	; (8000314 <SetSysClock+0xe4>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000252:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	3301      	adds	r3, #1
 8000258:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d103      	bne.n	8000268 <SetSysClock+0x38>
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000266:	d1f0      	bne.n	800024a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000268:	4b2a      	ldr	r3, [pc, #168]	; (8000314 <SetSysClock+0xe4>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000270:	2b00      	cmp	r3, #0
 8000272:	d002      	beq.n	800027a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000274:	2301      	movs	r3, #1
 8000276:	603b      	str	r3, [r7, #0]
 8000278:	e001      	b.n	800027e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027a:	2300      	movs	r3, #0
 800027c:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800027e:	683b      	ldr	r3, [r7, #0]
 8000280:	2b01      	cmp	r3, #1
 8000282:	d142      	bne.n	800030a <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000284:	4b23      	ldr	r3, [pc, #140]	; (8000314 <SetSysClock+0xe4>)
 8000286:	4a23      	ldr	r2, [pc, #140]	; (8000314 <SetSysClock+0xe4>)
 8000288:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800028a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800028e:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000290:	4b21      	ldr	r3, [pc, #132]	; (8000318 <SetSysClock+0xe8>)
 8000292:	4a21      	ldr	r2, [pc, #132]	; (8000318 <SetSysClock+0xe8>)
 8000294:	6812      	ldr	r2, [r2, #0]
 8000296:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800029a:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800029c:	4b1d      	ldr	r3, [pc, #116]	; (8000314 <SetSysClock+0xe4>)
 800029e:	4a1d      	ldr	r2, [pc, #116]	; (8000314 <SetSysClock+0xe4>)
 80002a0:	6892      	ldr	r2, [r2, #8]
 80002a2:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a4:	4b1b      	ldr	r3, [pc, #108]	; (8000314 <SetSysClock+0xe4>)
 80002a6:	4a1b      	ldr	r2, [pc, #108]	; (8000314 <SetSysClock+0xe4>)
 80002a8:	6892      	ldr	r2, [r2, #8]
 80002aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80002ae:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b0:	4b18      	ldr	r3, [pc, #96]	; (8000314 <SetSysClock+0xe4>)
 80002b2:	4a18      	ldr	r2, [pc, #96]	; (8000314 <SetSysClock+0xe4>)
 80002b4:	6892      	ldr	r2, [r2, #8]
 80002b6:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80002ba:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002bc:	4b15      	ldr	r3, [pc, #84]	; (8000314 <SetSysClock+0xe4>)
 80002be:	4a17      	ldr	r2, [pc, #92]	; (800031c <SetSysClock+0xec>)
 80002c0:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c2:	4b14      	ldr	r3, [pc, #80]	; (8000314 <SetSysClock+0xe4>)
 80002c4:	4a13      	ldr	r2, [pc, #76]	; (8000314 <SetSysClock+0xe4>)
 80002c6:	6812      	ldr	r2, [r2, #0]
 80002c8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002cc:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002ce:	bf00      	nop
 80002d0:	4b10      	ldr	r3, [pc, #64]	; (8000314 <SetSysClock+0xe4>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d0f9      	beq.n	80002d0 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002dc:	4b10      	ldr	r3, [pc, #64]	; (8000320 <SetSysClock+0xf0>)
 80002de:	f240 6205 	movw	r2, #1541	; 0x605
 80002e2:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e4:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <SetSysClock+0xe4>)
 80002e6:	4a0b      	ldr	r2, [pc, #44]	; (8000314 <SetSysClock+0xe4>)
 80002e8:	6892      	ldr	r2, [r2, #8]
 80002ea:	f022 0203 	bic.w	r2, r2, #3
 80002ee:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f0:	4b08      	ldr	r3, [pc, #32]	; (8000314 <SetSysClock+0xe4>)
 80002f2:	4a08      	ldr	r2, [pc, #32]	; (8000314 <SetSysClock+0xe4>)
 80002f4:	6892      	ldr	r2, [r2, #8]
 80002f6:	f042 0202 	orr.w	r2, r2, #2
 80002fa:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80002fc:	bf00      	nop
 80002fe:	4b05      	ldr	r3, [pc, #20]	; (8000314 <SetSysClock+0xe4>)
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	f003 030c 	and.w	r3, r3, #12
 8000306:	2b08      	cmp	r3, #8
 8000308:	d1f9      	bne.n	80002fe <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030a:	370c      	adds	r7, #12
 800030c:	46bd      	mov	sp, r7
 800030e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000312:	4770      	bx	lr
 8000314:	40023800 	.word	0x40023800
 8000318:	40007000 	.word	0x40007000
 800031c:	07405408 	.word	0x07405408
 8000320:	40023c00 	.word	0x40023c00

08000324 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
}
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr

08000330 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000334:	e7fe      	b.n	8000334 <HardFault_Handler+0x4>
 8000336:	bf00      	nop

08000338 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800033c:	e7fe      	b.n	800033c <MemManage_Handler+0x4>
 800033e:	bf00      	nop

08000340 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000344:	e7fe      	b.n	8000344 <BusFault_Handler+0x4>
 8000346:	bf00      	nop

08000348 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800034c:	e7fe      	b.n	800034c <UsageFault_Handler+0x4>
 800034e:	bf00      	nop

08000350 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
}
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr

0800035c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	46bd      	mov	sp, r7
 8000362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000366:	4770      	bx	lr

08000368 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
}
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr

08000380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000380:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80003c0 <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000384:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000386:	f000 b804 	b.w	8000392 <LoopCopyDataInit>

0800038a <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800038a:	4b0e      	ldr	r3, [pc, #56]	; (80003c4 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 800038c:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800038e:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000390:	3104      	adds	r1, #4

08000392 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000392:	480d      	ldr	r0, [pc, #52]	; (80003c8 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8000394:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8000396:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000398:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800039a:	f4ff aff6 	bcc.w	800038a <CopyDataInit>
  ldr  r2, =_sbss
 800039e:	4a0c      	ldr	r2, [pc, #48]	; (80003d0 <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 80003a0:	f000 b803 	b.w	80003aa <LoopFillZerobss>

080003a4 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003a4:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003a6:	f842 3b04 	str.w	r3, [r2], #4

080003aa <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003aa:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 80003ac:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003ae:	f4ff aff9 	bcc.w	80003a4 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003b2:	f7ff ff09 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003b6:	f000 fcab 	bl	8000d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003ba:	f000 f80f 	bl	80003dc <main>
  bx  lr    
 80003be:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c0:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003c4:	08000d94 	.word	0x08000d94
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003cc:	20000020 	.word	0x20000020
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003d0:	20000020 	.word	0x20000020
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003d4:	200000b8 	.word	0x200000b8

080003d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003d8:	f7ff bffe 	b.w	80003d8 <ADC_IRQHandler>

080003dc <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b086      	sub	sp, #24
 80003e0:	af00      	add	r7, sp, #0
  int i = 0;
 80003e2:	2300      	movs	r3, #0
 80003e4:	617b      	str	r3, [r7, #20]
  */

  /* TODO - Add your application code here */

  /* Initialize LEDs */
  STM_EVAL_LEDInit(LED3);
 80003e6:	2001      	movs	r0, #1
 80003e8:	f000 f914 	bl	8000614 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED4);
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f911 	bl	8000614 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED5);
 80003f2:	2002      	movs	r0, #2
 80003f4:	f000 f90e 	bl	8000614 <STM_EVAL_LEDInit>
  STM_EVAL_LEDInit(LED6);
 80003f8:	2003      	movs	r0, #3
 80003fa:	f000 f90b 	bl	8000614 <STM_EVAL_LEDInit>

  /* Turn on LEDs */
  STM_EVAL_LEDOn(LED4);
 80003fe:	2000      	movs	r0, #0
 8000400:	f000 f936 	bl	8000670 <STM_EVAL_LEDOn>

  //configuração do pino A0,do user button
  //Enable the BUTTON Clock
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000404:	2001      	movs	r0, #1
 8000406:	2101      	movs	r1, #1
 8000408:	f000 f9d0 	bl	80007ac <RCC_AHB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 800040c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000410:	2101      	movs	r1, #1
 8000412:	f000 f9e9 	bl	80007e8 <RCC_APB2PeriphClockCmd>

  GPIO_InitTypeDef button_cfg;
  button_cfg.GPIO_Pin = GPIO_Pin_0;
 8000416:	2301      	movs	r3, #1
 8000418:	60fb      	str	r3, [r7, #12]
  button_cfg.GPIO_Mode = GPIO_Mode_IN;
 800041a:	2300      	movs	r3, #0
 800041c:	743b      	strb	r3, [r7, #16]
  button_cfg.GPIO_OType = GPIO_OType_PP;
 800041e:	2300      	movs	r3, #0
 8000420:	74bb      	strb	r3, [r7, #18]
  button_cfg.GPIO_PuPd = GPIO_PuPd_DOWN;
 8000422:	2302      	movs	r3, #2
 8000424:	74fb      	strb	r3, [r7, #19]
  button_cfg.GPIO_Speed = GPIO_Speed_50MHz;
 8000426:	2302      	movs	r3, #2
 8000428:	747b      	strb	r3, [r7, #17]
  GPIO_Init(GPIOA,&button_cfg);
 800042a:	f107 030c 	add.w	r3, r7, #12
 800042e:	4812      	ldr	r0, [pc, #72]	; (8000478 <main+0x9c>)
 8000430:	4619      	mov	r1, r3
 8000432:	f000 f9f7 	bl	8000824 <GPIO_Init>

  EXTI_InitTypeDef config;
  config.EXTI_Line = EXTI_Line0;
 8000436:	2301      	movs	r3, #1
 8000438:	607b      	str	r3, [r7, #4]
  config.EXTI_Mode = EXTI_Mode_Interrupt;
 800043a:	2300      	movs	r3, #0
 800043c:	723b      	strb	r3, [r7, #8]
  config.EXTI_Trigger = EXTI_Trigger_Rising;
 800043e:	2308      	movs	r3, #8
 8000440:	727b      	strb	r3, [r7, #9]
  config.EXTI_LineCmd = ENABLE;
 8000442:	2301      	movs	r3, #1
 8000444:	72bb      	strb	r3, [r7, #10]

  EXTI_Init(&config);
 8000446:	1d3b      	adds	r3, r7, #4
 8000448:	4618      	mov	r0, r3
 800044a:	f000 fa79 	bl	8000940 <EXTI_Init>

  //connects the specified GPIO pin to its EXTI line
  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource0);
 800044e:	2000      	movs	r0, #0
 8000450:	2100      	movs	r1, #0
 8000452:	f000 f943 	bl	80006dc <SYSCFG_EXTILineConfig>

  NVIC_InitTypeDef NVIC_cfg;
  NVIC_cfg.NVIC_IRQChannel = EXTI0_IRQn;
 8000456:	2306      	movs	r3, #6
 8000458:	703b      	strb	r3, [r7, #0]
  NVIC_cfg.NVIC_IRQChannelPreemptionPriority = 0x0f;
 800045a:	230f      	movs	r3, #15
 800045c:	707b      	strb	r3, [r7, #1]
  NVIC_cfg.NVIC_IRQChannelSubPriority = 0x0f;
 800045e:	230f      	movs	r3, #15
 8000460:	70bb      	strb	r3, [r7, #2]
  NVIC_cfg.NVIC_IRQChannelCmd = ENABLE;
 8000462:	2301      	movs	r3, #1
 8000464:	70fb      	strb	r3, [r7, #3]

  NVIC_Init(&NVIC_cfg);
 8000466:	463b      	mov	r3, r7
 8000468:	4618      	mov	r0, r3
 800046a:	f000 fbf3 	bl	8000c54 <NVIC_Init>
//  STM_EVAL_PBInit(BUTTON_USER,BUTTON_MODE_EXTI);

  /* Infinite loop */
  while (1)
  {
	i++;
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	3301      	adds	r3, #1
 8000472:	617b      	str	r3, [r7, #20]
  }
 8000474:	e7fb      	b.n	800046e <main+0x92>
 8000476:	bf00      	nop
 8000478:	40020000 	.word	0x40020000

0800047c <EXTI0_IRQHandler>:
}

//overrides the EXTI0_IRQHandler() of startup_stm32f40xx.s
void EXTI0_IRQHandler(void){
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
	STM_EVAL_LEDToggle(LED4);
 8000480:	2000      	movs	r0, #0
 8000482:	f000 f90d 	bl	80006a0 <STM_EVAL_LEDToggle>
	STM_EVAL_LEDToggle(LED6);
 8000486:	2003      	movs	r0, #3
 8000488:	f000 f90a 	bl	80006a0 <STM_EVAL_LEDToggle>

//	do I need indicate that the interruption was handled?
	EXTI_ClearITPendingBit(EXTI_Line0);
 800048c:	2001      	movs	r0, #1
 800048e:	f000 fac5 	bl	8000a1c <EXTI_ClearITPendingBit>
	return;
 8000492:	bf00      	nop
}
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop

08000498 <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
 80004a0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80004a2:	bf00      	nop
}
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop

080004b0 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 80004b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80004c8:	4b37      	ldr	r3, [pc, #220]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b37      	ldr	r3, [pc, #220]	; (80005ac <Audio_MAL_IRQHandler+0xe8>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4610      	mov	r0, r2
 80004d2:	4619      	mov	r1, r3
 80004d4:	f000 fb3a 	bl	8000b4c <DMA_GetFlagStatus>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d062      	beq.n	80005a4 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80004de:	4b34      	ldr	r3, [pc, #208]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d04a      	beq.n	800057c <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80004e6:	bf00      	nop
 80004e8:	4b2f      	ldr	r3, [pc, #188]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 fb15 	bl	8000b1c <DMA_GetCmdStatus>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d1f7      	bne.n	80004e8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80004f8:	4b2b      	ldr	r3, [pc, #172]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	4b2b      	ldr	r3, [pc, #172]	; (80005ac <Audio_MAL_IRQHandler+0xe8>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4610      	mov	r0, r2
 8000502:	4619      	mov	r1, r3
 8000504:	f000 fb5e 	bl	8000bc4 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000508:	4b2a      	ldr	r3, [pc, #168]	; (80005b4 <Audio_MAL_IRQHandler+0xf0>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	461a      	mov	r2, r3
 800050e:	4b2a      	ldr	r3, [pc, #168]	; (80005b8 <Audio_MAL_IRQHandler+0xf4>)
 8000510:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000512:	4b27      	ldr	r3, [pc, #156]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 8000514:	681a      	ldr	r2, [r3, #0]
 8000516:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800051a:	429a      	cmp	r2, r3
 800051c:	bf28      	it	cs
 800051e:	461a      	movcs	r2, r3
 8000520:	4b25      	ldr	r3, [pc, #148]	; (80005b8 <Audio_MAL_IRQHandler+0xf4>)
 8000522:	611a      	str	r2, [r3, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000524:	4b20      	ldr	r3, [pc, #128]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4618      	mov	r0, r3
 800052a:	4923      	ldr	r1, [pc, #140]	; (80005b8 <Audio_MAL_IRQHandler+0xf4>)
 800052c:	f000 fa84 	bl	8000a38 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000530:	4b1d      	ldr	r3, [pc, #116]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	4618      	mov	r0, r3
 8000536:	2101      	movs	r1, #1
 8000538:	f000 fad4 	bl	8000ae4 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800053c:	4b1d      	ldr	r3, [pc, #116]	; (80005b4 <Audio_MAL_IRQHandler+0xf0>)
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	4b1b      	ldr	r3, [pc, #108]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 8000542:	6819      	ldr	r1, [r3, #0]
 8000544:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000548:	4299      	cmp	r1, r3
 800054a:	bf38      	it	cc
 800054c:	460b      	movcc	r3, r1
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	441a      	add	r2, r3
 8000552:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <Audio_MAL_IRQHandler+0xf0>)
 8000554:	601a      	str	r2, [r3, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000556:	4b16      	ldr	r3, [pc, #88]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 800055c:	6819      	ldr	r1, [r3, #0]
 800055e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000562:	4299      	cmp	r1, r3
 8000564:	bf38      	it	cc
 8000566:	460b      	movcc	r3, r1
 8000568:	1ad2      	subs	r2, r2, r3
 800056a:	4b11      	ldr	r3, [pc, #68]	; (80005b0 <Audio_MAL_IRQHandler+0xec>)
 800056c:	601a      	str	r2, [r3, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800056e:	4b0e      	ldr	r3, [pc, #56]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4618      	mov	r0, r3
 8000574:	2101      	movs	r1, #1
 8000576:	f000 fab5 	bl	8000ae4 <DMA_Cmd>
 800057a:	e013      	b.n	80005a4 <Audio_MAL_IRQHandler+0xe0>
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800057c:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4618      	mov	r0, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f000 faae 	bl	8000ae4 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000588:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <Audio_MAL_IRQHandler+0xe4>)
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4b07      	ldr	r3, [pc, #28]	; (80005ac <Audio_MAL_IRQHandler+0xe8>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4610      	mov	r0, r2
 8000592:	4619      	mov	r1, r3
 8000594:	f000 fb16 	bl	8000bc4 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000598:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <Audio_MAL_IRQHandler+0xf0>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4618      	mov	r0, r3
 800059e:	2100      	movs	r1, #0
 80005a0:	f7ff ff7a 	bl	8000498 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000008 	.word	0x20000008
 80005ac:	2000000c 	.word	0x2000000c
 80005b0:	20000000 	.word	0x20000000
 80005b4:	2000003c 	.word	0x2000003c
 80005b8:	2000007c 	.word	0x2000007c

080005bc <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80005c0:	f7ff ff80 	bl	80004c4 <Audio_MAL_IRQHandler>
}
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop

080005c8 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80005cc:	f7ff ff7a 	bl	80004c4 <Audio_MAL_IRQHandler>
}
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop

080005d4 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80005d8:	480c      	ldr	r0, [pc, #48]	; (800060c <SPI3_IRQHandler+0x38>)
 80005da:	2102      	movs	r1, #2
 80005dc:	f000 f8ca 	bl	8000774 <SPI_I2S_GetFlagStatus>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d011      	beq.n	800060a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <SPI3_IRQHandler+0x3c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2b02      	cmp	r3, #2
 80005ec:	d106      	bne.n	80005fc <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80005ee:	f7ff ff5f 	bl	80004b0 <EVAL_AUDIO_GetSampleCallBack>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2004      	movs	r0, #4
 80005f6:	4619      	mov	r1, r3
 80005f8:	f000 fb12 	bl	8000c20 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80005fc:	f7ff ff58 	bl	80004b0 <EVAL_AUDIO_GetSampleCallBack>
 8000600:	4603      	mov	r3, r0
 8000602:	4802      	ldr	r0, [pc, #8]	; (800060c <SPI3_IRQHandler+0x38>)
 8000604:	4619      	mov	r1, r3
 8000606:	f000 f8a7 	bl	8000758 <SPI_I2S_SendData>
  }
}
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40003c00 	.word	0x40003c00
 8000610:	20000004 	.word	0x20000004

08000614 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 800061e:	79fa      	ldrb	r2, [r7, #7]
 8000620:	4b10      	ldr	r3, [pc, #64]	; (8000664 <STM_EVAL_LEDInit+0x50>)
 8000622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000626:	4618      	mov	r0, r3
 8000628:	2101      	movs	r1, #1
 800062a:	f000 f8bf 	bl	80007ac <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 800062e:	79fa      	ldrb	r2, [r7, #7]
 8000630:	4b0d      	ldr	r3, [pc, #52]	; (8000668 <STM_EVAL_LEDInit+0x54>)
 8000632:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000636:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000638:	2301      	movs	r3, #1
 800063a:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800063c:	2300      	movs	r3, #0
 800063e:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000640:	2301      	movs	r3, #1
 8000642:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000644:	2302      	movs	r3, #2
 8000646:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000648:	79fa      	ldrb	r2, [r7, #7]
 800064a:	4b08      	ldr	r3, [pc, #32]	; (800066c <STM_EVAL_LEDInit+0x58>)
 800064c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	4610      	mov	r0, r2
 8000656:	4619      	mov	r1, r3
 8000658:	f000 f8e4 	bl	8000824 <GPIO_Init>
}
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	08000d7c 	.word	0x08000d7c
 8000668:	08000d74 	.word	0x08000d74
 800066c:	20000010 	.word	0x20000010

08000670 <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000670:	b480      	push	{r7}
 8000672:	b083      	sub	sp, #12
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 800067a:	79fa      	ldrb	r2, [r7, #7]
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <STM_EVAL_LEDOn+0x28>)
 800067e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000682:	79f9      	ldrb	r1, [r7, #7]
 8000684:	4a05      	ldr	r2, [pc, #20]	; (800069c <STM_EVAL_LEDOn+0x2c>)
 8000686:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800068a:	831a      	strh	r2, [r3, #24]
}
 800068c:	370c      	adds	r7, #12
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000010 	.word	0x20000010
 800069c:	08000d74 	.word	0x08000d74

080006a0 <STM_EVAL_LEDToggle>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDToggle(Led_TypeDef Led)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->ODR ^= GPIO_PIN[Led];
 80006aa:	79fa      	ldrb	r2, [r7, #7]
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <STM_EVAL_LEDToggle+0x34>)
 80006ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80006b2:	79f9      	ldrb	r1, [r7, #7]
 80006b4:	4a07      	ldr	r2, [pc, #28]	; (80006d4 <STM_EVAL_LEDToggle+0x34>)
 80006b6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80006ba:	6951      	ldr	r1, [r2, #20]
 80006bc:	79f8      	ldrb	r0, [r7, #7]
 80006be:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <STM_EVAL_LEDToggle+0x38>)
 80006c0:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80006c4:	404a      	eors	r2, r1
 80006c6:	615a      	str	r2, [r3, #20]
}
 80006c8:	370c      	adds	r7, #12
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	20000010 	.word	0x20000010
 80006d8:	08000d74 	.word	0x08000d74

080006dc <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80006dc:	b490      	push	{r4, r7}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4602      	mov	r2, r0
 80006e4:	460b      	mov	r3, r1
 80006e6:	71fa      	strb	r2, [r7, #7]
 80006e8:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 80006ea:	2300      	movs	r3, #0
 80006ec:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80006ee:	79bb      	ldrb	r3, [r7, #6]
 80006f0:	f003 0303 	and.w	r3, r3, #3
 80006f4:	009b      	lsls	r3, r3, #2
 80006f6:	220f      	movs	r2, #15
 80006f8:	fa02 f303 	lsl.w	r3, r2, r3
 80006fc:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80006fe:	4b15      	ldr	r3, [pc, #84]	; (8000754 <SYSCFG_EXTILineConfig+0x78>)
 8000700:	79ba      	ldrb	r2, [r7, #6]
 8000702:	0892      	lsrs	r2, r2, #2
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	4913      	ldr	r1, [pc, #76]	; (8000754 <SYSCFG_EXTILineConfig+0x78>)
 8000708:	79b8      	ldrb	r0, [r7, #6]
 800070a:	0880      	lsrs	r0, r0, #2
 800070c:	b2c0      	uxtb	r0, r0
 800070e:	3002      	adds	r0, #2
 8000710:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000714:	68f9      	ldr	r1, [r7, #12]
 8000716:	43c9      	mvns	r1, r1
 8000718:	4001      	ands	r1, r0
 800071a:	3202      	adds	r2, #2
 800071c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <SYSCFG_EXTILineConfig+0x78>)
 8000722:	79ba      	ldrb	r2, [r7, #6]
 8000724:	0892      	lsrs	r2, r2, #2
 8000726:	b2d2      	uxtb	r2, r2
 8000728:	490a      	ldr	r1, [pc, #40]	; (8000754 <SYSCFG_EXTILineConfig+0x78>)
 800072a:	79b8      	ldrb	r0, [r7, #6]
 800072c:	0880      	lsrs	r0, r0, #2
 800072e:	b2c0      	uxtb	r0, r0
 8000730:	3002      	adds	r0, #2
 8000732:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000736:	79fc      	ldrb	r4, [r7, #7]
 8000738:	79b9      	ldrb	r1, [r7, #6]
 800073a:	f001 0103 	and.w	r1, r1, #3
 800073e:	0089      	lsls	r1, r1, #2
 8000740:	fa04 f101 	lsl.w	r1, r4, r1
 8000744:	4301      	orrs	r1, r0
 8000746:	3202      	adds	r2, #2
 8000748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800074c:	3710      	adds	r7, #16
 800074e:	46bd      	mov	sp, r7
 8000750:	bc90      	pop	{r4, r7}
 8000752:	4770      	bx	lr
 8000754:	40013800 	.word	0x40013800

08000758 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
 8000760:	460b      	mov	r3, r1
 8000762:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	887a      	ldrh	r2, [r7, #2]
 8000768:	819a      	strh	r2, [r3, #12]
}
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000780:	2300      	movs	r3, #0
 8000782:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	891b      	ldrh	r3, [r3, #8]
 8000788:	b29a      	uxth	r2, r3
 800078a:	887b      	ldrh	r3, [r7, #2]
 800078c:	4013      	ands	r3, r2
 800078e:	b29b      	uxth	r3, r3
 8000790:	2b00      	cmp	r3, #0
 8000792:	d002      	beq.n	800079a <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000794:	2301      	movs	r3, #1
 8000796:	73fb      	strb	r3, [r7, #15]
 8000798:	e001      	b.n	800079e <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 800079a:	2300      	movs	r3, #0
 800079c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800079e:	7bfb      	ldrb	r3, [r7, #15]
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3714      	adds	r7, #20
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007b8:	78fb      	ldrb	r3, [r7, #3]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d006      	beq.n	80007cc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007be:	4b09      	ldr	r3, [pc, #36]	; (80007e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80007c0:	4a08      	ldr	r2, [pc, #32]	; (80007e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80007c2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	430a      	orrs	r2, r1
 80007c8:	631a      	str	r2, [r3, #48]	; 0x30
 80007ca:	e006      	b.n	80007da <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80007ce:	4a05      	ldr	r2, [pc, #20]	; (80007e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80007d0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	43d2      	mvns	r2, r2
 80007d6:	400a      	ands	r2, r1
 80007d8:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	40023800 	.word	0x40023800

080007e8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007f4:	78fb      	ldrb	r3, [r7, #3]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d006      	beq.n	8000808 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80007fa:	4b09      	ldr	r3, [pc, #36]	; (8000820 <RCC_APB2PeriphClockCmd+0x38>)
 80007fc:	4a08      	ldr	r2, [pc, #32]	; (8000820 <RCC_APB2PeriphClockCmd+0x38>)
 80007fe:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	430a      	orrs	r2, r1
 8000804:	645a      	str	r2, [r3, #68]	; 0x44
 8000806:	e006      	b.n	8000816 <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000808:	4b05      	ldr	r3, [pc, #20]	; (8000820 <RCC_APB2PeriphClockCmd+0x38>)
 800080a:	4a05      	ldr	r2, [pc, #20]	; (8000820 <RCC_APB2PeriphClockCmd+0x38>)
 800080c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	43d2      	mvns	r2, r2
 8000812:	400a      	ands	r2, r1
 8000814:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	40023800 	.word	0x40023800

08000824 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000824:	b480      	push	{r7}
 8000826:	b087      	sub	sp, #28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
 800082c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800083a:	2300      	movs	r3, #0
 800083c:	617b      	str	r3, [r7, #20]
 800083e:	e076      	b.n	800092e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	2201      	movs	r2, #1
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	681a      	ldr	r2, [r3, #0]
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	4013      	ands	r3, r2
 8000852:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000854:	68fa      	ldr	r2, [r7, #12]
 8000856:	693b      	ldr	r3, [r7, #16]
 8000858:	429a      	cmp	r2, r3
 800085a:	d165      	bne.n	8000928 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	005b      	lsls	r3, r3, #1
 8000864:	2103      	movs	r1, #3
 8000866:	fa01 f303 	lsl.w	r3, r1, r3
 800086a:	43db      	mvns	r3, r3
 800086c:	401a      	ands	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	791b      	ldrb	r3, [r3, #4]
 800087a:	4619      	mov	r1, r3
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	005b      	lsls	r3, r3, #1
 8000880:	fa01 f303 	lsl.w	r3, r1, r3
 8000884:	431a      	orrs	r2, r3
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	791b      	ldrb	r3, [r3, #4]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d003      	beq.n	800089a <GPIO_Init+0x76>
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	791b      	ldrb	r3, [r3, #4]
 8000896:	2b02      	cmp	r3, #2
 8000898:	d12e      	bne.n	80008f8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	689a      	ldr	r2, [r3, #8]
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	2103      	movs	r1, #3
 80008a4:	fa01 f303 	lsl.w	r3, r1, r3
 80008a8:	43db      	mvns	r3, r3
 80008aa:	401a      	ands	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	689a      	ldr	r2, [r3, #8]
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	795b      	ldrb	r3, [r3, #5]
 80008b8:	4619      	mov	r1, r3
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	005b      	lsls	r3, r3, #1
 80008be:	fa01 f303 	lsl.w	r3, r1, r3
 80008c2:	431a      	orrs	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	685a      	ldr	r2, [r3, #4]
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	2101      	movs	r1, #1
 80008d2:	fa01 f303 	lsl.w	r3, r1, r3
 80008d6:	43db      	mvns	r3, r3
 80008d8:	401a      	ands	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	799b      	ldrb	r3, [r3, #6]
 80008e6:	4619      	mov	r1, r3
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	b29b      	uxth	r3, r3
 80008ec:	fa01 f303 	lsl.w	r3, r1, r3
 80008f0:	b29b      	uxth	r3, r3
 80008f2:	431a      	orrs	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	b29b      	uxth	r3, r3
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	2103      	movs	r1, #3
 8000904:	fa01 f303 	lsl.w	r3, r1, r3
 8000908:	43db      	mvns	r3, r3
 800090a:	401a      	ands	r2, r3
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	68da      	ldr	r2, [r3, #12]
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	79db      	ldrb	r3, [r3, #7]
 8000918:	4619      	mov	r1, r3
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	fa01 f303 	lsl.w	r3, r1, r3
 8000922:	431a      	orrs	r2, r3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	3301      	adds	r3, #1
 800092c:	617b      	str	r3, [r7, #20]
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	2b0f      	cmp	r3, #15
 8000932:	d985      	bls.n	8000840 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000934:	371c      	adds	r7, #28
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop

08000940 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800094c:	4b32      	ldr	r3, [pc, #200]	; (8000a18 <EXTI_Init+0xd8>)
 800094e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	799b      	ldrb	r3, [r3, #6]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d04d      	beq.n	80009f4 <EXTI_Init+0xb4>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000958:	4b2f      	ldr	r3, [pc, #188]	; (8000a18 <EXTI_Init+0xd8>)
 800095a:	4a2f      	ldr	r2, [pc, #188]	; (8000a18 <EXTI_Init+0xd8>)
 800095c:	6811      	ldr	r1, [r2, #0]
 800095e:	687a      	ldr	r2, [r7, #4]
 8000960:	6812      	ldr	r2, [r2, #0]
 8000962:	43d2      	mvns	r2, r2
 8000964:	400a      	ands	r2, r1
 8000966:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000968:	4b2b      	ldr	r3, [pc, #172]	; (8000a18 <EXTI_Init+0xd8>)
 800096a:	4a2b      	ldr	r2, [pc, #172]	; (8000a18 <EXTI_Init+0xd8>)
 800096c:	6851      	ldr	r1, [r2, #4]
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	6812      	ldr	r2, [r2, #0]
 8000972:	43d2      	mvns	r2, r2
 8000974:	400a      	ands	r2, r1
 8000976:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	791b      	ldrb	r3, [r3, #4]
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	4413      	add	r3, r2
 8000980:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	68fa      	ldr	r2, [r7, #12]
 8000986:	6811      	ldr	r1, [r2, #0]
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	6812      	ldr	r2, [r2, #0]
 800098c:	430a      	orrs	r2, r1
 800098e:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000990:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <EXTI_Init+0xd8>)
 8000992:	4a21      	ldr	r2, [pc, #132]	; (8000a18 <EXTI_Init+0xd8>)
 8000994:	6891      	ldr	r1, [r2, #8]
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	6812      	ldr	r2, [r2, #0]
 800099a:	43d2      	mvns	r2, r2
 800099c:	400a      	ands	r2, r1
 800099e:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80009a0:	4b1d      	ldr	r3, [pc, #116]	; (8000a18 <EXTI_Init+0xd8>)
 80009a2:	4a1d      	ldr	r2, [pc, #116]	; (8000a18 <EXTI_Init+0xd8>)
 80009a4:	68d1      	ldr	r1, [r2, #12]
 80009a6:	687a      	ldr	r2, [r7, #4]
 80009a8:	6812      	ldr	r2, [r2, #0]
 80009aa:	43d2      	mvns	r2, r2
 80009ac:	400a      	ands	r2, r1
 80009ae:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	795b      	ldrb	r3, [r3, #5]
 80009b4:	2b10      	cmp	r3, #16
 80009b6:	d10e      	bne.n	80009d6 <EXTI_Init+0x96>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80009b8:	4b17      	ldr	r3, [pc, #92]	; (8000a18 <EXTI_Init+0xd8>)
 80009ba:	4a17      	ldr	r2, [pc, #92]	; (8000a18 <EXTI_Init+0xd8>)
 80009bc:	6891      	ldr	r1, [r2, #8]
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	6812      	ldr	r2, [r2, #0]
 80009c2:	430a      	orrs	r2, r1
 80009c4:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <EXTI_Init+0xd8>)
 80009c8:	4a13      	ldr	r2, [pc, #76]	; (8000a18 <EXTI_Init+0xd8>)
 80009ca:	68d1      	ldr	r1, [r2, #12]
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	6812      	ldr	r2, [r2, #0]
 80009d0:	430a      	orrs	r2, r1
 80009d2:	60da      	str	r2, [r3, #12]
 80009d4:	e01b      	b.n	8000a0e <EXTI_Init+0xce>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80009d6:	4b10      	ldr	r3, [pc, #64]	; (8000a18 <EXTI_Init+0xd8>)
 80009d8:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	795b      	ldrb	r3, [r3, #5]
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	4413      	add	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	68fa      	ldr	r2, [r7, #12]
 80009e8:	6811      	ldr	r1, [r2, #0]
 80009ea:	687a      	ldr	r2, [r7, #4]
 80009ec:	6812      	ldr	r2, [r2, #0]
 80009ee:	430a      	orrs	r2, r1
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	e00c      	b.n	8000a0e <EXTI_Init+0xce>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	791b      	ldrb	r3, [r3, #4]
 80009f8:	68fa      	ldr	r2, [r7, #12]
 80009fa:	4413      	add	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	6811      	ldr	r1, [r2, #0]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	6812      	ldr	r2, [r2, #0]
 8000a08:	43d2      	mvns	r2, r2
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	601a      	str	r2, [r3, #0]
  }
}
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40013c00 	.word	0x40013c00

08000a1c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000a24:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <EXTI_ClearITPendingBit+0x18>)
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	615a      	str	r2, [r3, #20]
}
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	40013c00 	.word	0x40013c00

08000a38 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b085      	sub	sp, #20
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000a4c:	68fa      	ldr	r2, [r7, #12]
 8000a4e:	4b24      	ldr	r3, [pc, #144]	; (8000ae0 <DMA_Init+0xa8>)
 8000a50:	4013      	ands	r3, r2
 8000a52:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000a62:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000a6e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	6a1b      	ldr	r3, [r3, #32]
 8000a74:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000a7a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a80:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000a86:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a8c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	68fa      	ldr	r2, [r7, #12]
 8000a98:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	695b      	ldr	r3, [r3, #20]
 8000a9e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	f023 0307 	bic.w	r3, r3, #7
 8000aa6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	691a      	ldr	r2, [r3, #16]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685a      	ldr	r2, [r3, #4]
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	689a      	ldr	r2, [r3, #8]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	60da      	str	r2, [r3, #12]
}
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	f01c803f 	.word	0xf01c803f

08000ae4 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	460b      	mov	r3, r1
 8000aee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000af0:	78fb      	ldrb	r3, [r7, #3]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d006      	beq.n	8000b04 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f043 0201 	orr.w	r2, r3, #1
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	e005      	b.n	8000b10 <DMA_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f023 0201 	bic.w	r2, r3, #1
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	601a      	str	r2, [r3, #0]
  }
}
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000b24:	2300      	movs	r3, #0
 8000b26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f003 0301 	and.w	r3, r3, #1
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000b34:	2301      	movs	r3, #1
 8000b36:	73fb      	strb	r3, [r7, #15]
 8000b38:	e001      	b.n	8000b3e <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	3714      	adds	r7, #20
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b087      	sub	sp, #28
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000b56:	2300      	movs	r3, #0
 8000b58:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	4b15      	ldr	r3, [pc, #84]	; (8000bb8 <DMA_GetFlagStatus+0x6c>)
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d802      	bhi.n	8000b6c <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000b66:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <DMA_GetFlagStatus+0x70>)
 8000b68:	613b      	str	r3, [r7, #16]
 8000b6a:	e001      	b.n	8000b70 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000b6c:	4b14      	ldr	r3, [pc, #80]	; (8000bc0 <DMA_GetFlagStatus+0x74>)
 8000b6e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	e002      	b.n	8000b88 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000b8e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000b92:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000b94:	68fa      	ldr	r2, [r7, #12]
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d002      	beq.n	8000ba4 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	75fb      	strb	r3, [r7, #23]
 8000ba2:	e001      	b.n	8000ba8 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	371c      	adds	r7, #28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	4002640f 	.word	0x4002640f
 8000bbc:	40026000 	.word	0x40026000
 8000bc0:	40026400 	.word	0x40026400

08000bc4 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b085      	sub	sp, #20
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4b10      	ldr	r3, [pc, #64]	; (8000c14 <DMA_ClearFlag+0x50>)
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d802      	bhi.n	8000bdc <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000bd6:	4b10      	ldr	r3, [pc, #64]	; (8000c18 <DMA_ClearFlag+0x54>)
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	e001      	b.n	8000be0 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <DMA_ClearFlag+0x58>)
 8000bde:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d007      	beq.n	8000bfa <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000bf0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	60d3      	str	r3, [r2, #12]
 8000bf8:	e006      	b.n	8000c08 <DMA_ClearFlag+0x44>
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000c00:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000c04:	68fa      	ldr	r2, [r7, #12]
 8000c06:	6093      	str	r3, [r2, #8]
  }    
}
 8000c08:	3714      	adds	r7, #20
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	4002640f 	.word	0x4002640f
 8000c18:	40026000 	.word	0x40026000
 8000c1c:	40026400 	.word	0x40026400

08000c20 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	460b      	mov	r3, r1
 8000c2a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <DAC_SetChannel1Data+0x30>)
 8000c32:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	3308      	adds	r3, #8
 8000c3c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	887a      	ldrh	r2, [r7, #2]
 8000c42:	601a      	str	r2, [r3, #0]
}
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40007400 	.word	0x40007400

08000c54 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	73fb      	strb	r3, [r7, #15]
 8000c60:	2300      	movs	r3, #0
 8000c62:	73bb      	strb	r3, [r7, #14]
 8000c64:	230f      	movs	r3, #15
 8000c66:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	78db      	ldrb	r3, [r3, #3]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d037      	beq.n	8000ce0 <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000c70:	4b25      	ldr	r3, [pc, #148]	; (8000d08 <NVIC_Init+0xb4>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	43db      	mvns	r3, r3
 8000c76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000c7a:	0a1b      	lsrs	r3, r3, #8
 8000c7c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000c7e:	7bfb      	ldrb	r3, [r7, #15]
 8000c80:	f1c3 0304 	rsb	r3, r3, #4
 8000c84:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000c86:	7b7a      	ldrb	r2, [r7, #13]
 8000c88:	7bfb      	ldrb	r3, [r7, #15]
 8000c8a:	fa42 f303 	asr.w	r3, r2, r3
 8000c8e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	785b      	ldrb	r3, [r3, #1]
 8000c94:	461a      	mov	r2, r3
 8000c96:	7bbb      	ldrb	r3, [r7, #14]
 8000c98:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	789a      	ldrb	r2, [r3, #2]
 8000ca2:	7b7b      	ldrb	r3, [r7, #13]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000cae:	7bfb      	ldrb	r3, [r7, #15]
 8000cb0:	011b      	lsls	r3, r3, #4
 8000cb2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000cb4:	4a15      	ldr	r2, [pc, #84]	; (8000d0c <NVIC_Init+0xb8>)
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	4413      	add	r3, r2
 8000cbc:	7bfa      	ldrb	r2, [r7, #15]
 8000cbe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <NVIC_Init+0xb8>)
 8000cc4:	687a      	ldr	r2, [r7, #4]
 8000cc6:	7812      	ldrb	r2, [r2, #0]
 8000cc8:	0952      	lsrs	r2, r2, #5
 8000cca:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ccc:	6879      	ldr	r1, [r7, #4]
 8000cce:	7809      	ldrb	r1, [r1, #0]
 8000cd0:	f001 011f 	and.w	r1, r1, #31
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000cde:	e00e      	b.n	8000cfe <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <NVIC_Init+0xb8>)
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	7812      	ldrb	r2, [r2, #0]
 8000ce6:	0952      	lsrs	r2, r2, #5
 8000ce8:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	7809      	ldrb	r1, [r1, #0]
 8000cee:	f001 011f 	and.w	r1, r1, #31
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000cf8:	3220      	adds	r2, #32
 8000cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00
 8000d0c:	e000e100 	.word	0xe000e100

08000d10 <__libc_init_array>:
 8000d10:	b570      	push	{r4, r5, r6, lr}
 8000d12:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <__libc_init_array+0x3c>)
 8000d14:	4d0e      	ldr	r5, [pc, #56]	; (8000d50 <__libc_init_array+0x40>)
 8000d16:	1aed      	subs	r5, r5, r3
 8000d18:	10ad      	asrs	r5, r5, #2
 8000d1a:	2400      	movs	r4, #0
 8000d1c:	461e      	mov	r6, r3
 8000d1e:	42ac      	cmp	r4, r5
 8000d20:	d004      	beq.n	8000d2c <__libc_init_array+0x1c>
 8000d22:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000d26:	4790      	blx	r2
 8000d28:	3401      	adds	r4, #1
 8000d2a:	e7f8      	b.n	8000d1e <__libc_init_array+0xe>
 8000d2c:	f000 f816 	bl	8000d5c <_init>
 8000d30:	4d08      	ldr	r5, [pc, #32]	; (8000d54 <__libc_init_array+0x44>)
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <__libc_init_array+0x48>)
 8000d34:	1aed      	subs	r5, r5, r3
 8000d36:	10ad      	asrs	r5, r5, #2
 8000d38:	2400      	movs	r4, #0
 8000d3a:	461e      	mov	r6, r3
 8000d3c:	42ac      	cmp	r4, r5
 8000d3e:	d004      	beq.n	8000d4a <__libc_init_array+0x3a>
 8000d40:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8000d44:	4790      	blx	r2
 8000d46:	3401      	adds	r4, #1
 8000d48:	e7f8      	b.n	8000d3c <__libc_init_array+0x2c>
 8000d4a:	bd70      	pop	{r4, r5, r6, pc}
 8000d4c:	08000d8c 	.word	0x08000d8c
 8000d50:	08000d8c 	.word	0x08000d8c
 8000d54:	08000d90 	.word	0x08000d90
 8000d58:	08000d8c 	.word	0x08000d8c

08000d5c <_init>:
 8000d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d5e:	bf00      	nop
 8000d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d62:	bc08      	pop	{r3}
 8000d64:	469e      	mov	lr, r3
 8000d66:	4770      	bx	lr

08000d68 <_fini>:
 8000d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d6a:	bf00      	nop
 8000d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d6e:	bc08      	pop	{r3}
 8000d70:	469e      	mov	lr, r3
 8000d72:	4770      	bx	lr
