/*
 *         
 * 
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved. 
 */
/*================================================================*/
/* Automatically Generated by rdbHC.sh                            */
/*   - Do Not Edit -                                              */
/*================================================================*/
#ifndef chip_reg_structs__H
#define chip_reg_structs__H

#ifdef BE_HOST
#define IS_BIG_ENDIAN    (1)
#define IS_LITTLE_ENDIAN (0)
#else
#define IS_BIG_ENDIAN    (0)
#define IS_LITTLE_ENDIAN (1)
#endif

/*-----------------------------------------------*/
/*   Structs for IEEE_PMA_PMD_BLK0 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reset                            :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[15] - SC */ 
    uint32_t reserved_14                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[14] - RSVD */ 
    uint32_t speed_selectionlsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[13] - WO */ 
    uint32_t reserved_12                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[12] - RSVD */ 
    uint32_t power_down                       :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[11] - WO */ 
    uint32_t reserved_07                      :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[10:07] - RSVD */ 
    uint32_t speed_selectionmsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[06] - WO */ 
    uint32_t speed_selection                  :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[05:02] - WO */ 
    uint32_t pma_remote_loopback              :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[01] - WO */ 
    uint32_t pma_loopback                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_loopback                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[00] - WO */ 
    uint32_t pma_remote_loopback              :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[01] - WO */ 
    uint32_t speed_selection                  :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[05:02] - WO */ 
    uint32_t speed_selectionmsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[06] - WO */ 
    uint32_t reserved_07                      :  4; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[10:07] - RSVD */ 
    uint32_t power_down                       :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[11] - WO */ 
    uint32_t reserved_12                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[12] - RSVD */ 
    uint32_t speed_selectionlsb               :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[13] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[14] - RSVD */ 
    uint32_t reset                            :  1; /* IEEE_PMA_PMD_BLK0_pmd_control_register_t[15] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_control_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_control_register_t IEEE_PMA_PMD_BLK0_PMD_CONTROL_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* IEEE_PMA_PMD_BLK0_status_register_t[15:08] - RSVD */ 
    uint32_t fault                            :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[07] - RO */ 
    uint32_t reserved_03                      :  4; /* IEEE_PMA_PMD_BLK0_status_register_t[06:03] - RSVD */ 
    uint32_t receive_link_status              :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[02] - LL */ 
    uint32_t low_power_ability                :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[01] - RO */ 
    uint32_t reserved_00                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[00] - RSVD */ 
    uint32_t low_power_ability                :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[01] - RO */ 
    uint32_t receive_link_status              :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[02] - LL */ 
    uint32_t reserved_03                      :  4; /* IEEE_PMA_PMD_BLK0_status_register_t[06:03] - RSVD */ 
    uint32_t fault                            :  1; /* IEEE_PMA_PMD_BLK0_status_register_t[07] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_PMA_PMD_BLK0_status_register_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_status_register_t;

typedef IEEE_PMA_PMD_BLK0_status_register_t IEEE_PMA_PMD_BLK0_STATUS_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_t;

typedef IEEE_PMA_PMD_BLK0_pmd_identifier_register_0_t IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_t;

typedef IEEE_PMA_PMD_BLK0_pmd_identifier_register_1_t IEEE_PMA_PMD_BLK0_PMD_IDENTIFIER_REGISTER_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[15:10] - RSVD */ 
    uint32_t one_hundredg_capable             :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[09] - RO */ 
    uint32_t fortyg_capable                   :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[08] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[07:05] - RSVD */ 
    uint32_t oneg_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[04] - RO */ 
    uint32_t reserved_01                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[03:01] - RSVD */ 
    uint32_t teng_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t teng_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[00] - RO */ 
    uint32_t reserved_01                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[03:01] - RSVD */ 
    uint32_t oneg_capable                     :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[04] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[07:05] - RSVD */ 
    uint32_t fortyg_capable                   :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[08] - RO */ 
    uint32_t one_hundredg_capable             :  1; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[09] - RO */ 
    uint32_t reserved_10                      :  6; /* IEEE_PMA_PMD_BLK0_pmd_speed_ability_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_speed_ability_t;

typedef IEEE_PMA_PMD_BLK0_pmd_speed_ability_t IEEE_PMA_PMD_BLK0_PMD_SPEED_ABILITY_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[15:12] - RSVD */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[11] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[10] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[09] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[08] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[07] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[06] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[05] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[04] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[03] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[02] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[01] - RO */ 
    uint32_t clause_22registers_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clause_22registers_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[00] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[01] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[02] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[03] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[04] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[05] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[06] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[07] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[08] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[09] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[10] - RO */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_PMA_PMD_BLK0_devices_in_package_1_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_devices_in_package_1_t;

typedef IEEE_PMA_PMD_BLK0_devices_in_package_1_t IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[15] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[14] - RO */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[13] - RO */ 
    uint32_t reserved_00                      : 13; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[12:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      : 13; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[12:00] - RSVD */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[13] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[14] - RO */ 
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_PMA_PMD_BLK0_devices_in_package_2_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_devices_in_package_2_t;

typedef IEEE_PMA_PMD_BLK0_devices_in_package_2_t IEEE_PMA_PMD_BLK0_DEVICES_IN_PACKAGE_2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_06                      : 10; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_t[15:06] - RSVD */ 
    uint32_t pma_typeselection                :  6; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_t[05:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_typeselection                :  6; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_t[05:00] - WO */ 
    uint32_t reserved_06                      : 10; /* IEEE_PMA_PMD_BLK0_pmd_control_2_register_t[15:06] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_control_2_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_control_2_register_t IEEE_PMA_PMD_BLK0_PMD_CONTROL_2_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_present                   :  2; /* IEEE_PMA_PMD_BLK0_status_register_2_t[15:14] - RO */ 
    uint32_t transmit_localfault_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[13] - RO */ 
    uint32_t receive_localfault_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[12] - RO */ 
    uint32_t transmit_localfault              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[11] - LH */ 
    uint32_t receive_localfault               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[10] - LH */ 
    uint32_t extended_abilities               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[09] - RO */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[08] - RO */ 
    uint32_t tengbase_sr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[07] - RO */ 
    uint32_t tengbase_lr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[06] - RO */ 
    uint32_t tengbase_er_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[05] - RO */ 
    uint32_t tengbase_lx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[04] - RO */ 
    uint32_t tengbase_sw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[03] - RO */ 
    uint32_t tengbase_lw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[02] - RO */ 
    uint32_t tengbase_ew_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[01] - RO */ 
    uint32_t pma_local_loopback_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pma_local_loopback_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[00] - RO */ 
    uint32_t tengbase_ew_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[01] - RO */ 
    uint32_t tengbase_lw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[02] - RO */ 
    uint32_t tengbase_sw_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[03] - RO */ 
    uint32_t tengbase_lx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[04] - RO */ 
    uint32_t tengbase_er_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[05] - RO */ 
    uint32_t tengbase_lr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[06] - RO */ 
    uint32_t tengbase_sr_ability              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[07] - RO */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[08] - RO */ 
    uint32_t extended_abilities               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[09] - RO */ 
    uint32_t receive_localfault               :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[10] - LH */ 
    uint32_t transmit_localfault              :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[11] - LH */ 
    uint32_t receive_localfault_ability       :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[12] - RO */ 
    uint32_t transmit_localfault_ability      :  1; /* IEEE_PMA_PMD_BLK0_status_register_2_t[13] - RO */ 
    uint32_t device_present                   :  2; /* IEEE_PMA_PMD_BLK0_status_register_2_t[15:14] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_status_register_2_t;

typedef IEEE_PMA_PMD_BLK0_status_register_2_t IEEE_PMA_PMD_BLK0_STATUS_REGISTER_2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[15:05] - RSVD */ 
    uint32_t pmd_transmitdisable_0            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[04] - WO */ 
    uint32_t pmd_transmitdisable_1            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[03] - WO */ 
    uint32_t pmd_transmitdisable_2            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[02] - WO */ 
    uint32_t pmd_transmitdisable_3            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[01] - WO */ 
    uint32_t global_pmdtransmit_disable       :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t global_pmdtransmit_disable       :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[00] - WO */ 
    uint32_t pmd_transmitdisable_3            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[01] - WO */ 
    uint32_t pmd_transmitdisable_2            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[02] - WO */ 
    uint32_t pmd_transmitdisable_1            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[03] - WO */ 
    uint32_t pmd_transmitdisable_0            :  1; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[04] - WO */ 
    uint32_t reserved_05                      : 11; /* IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_transmit_disable_register_t IEEE_PMA_PMD_BLK0_PMD_TRANSMIT_DISABLE_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[15:05] - RSVD */ 
    uint32_t pmd_receivesignal_detect_0       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[04] - RO */ 
    uint32_t pmd_receivesignal_detect_1       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[03] - RO */ 
    uint32_t pmd_receivesignal_detect_2       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[02] - RO */ 
    uint32_t pmd_receivesignal_detect_3       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[01] - RO */ 
    uint32_t global_pmdreceive_signal_ok      :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t global_pmdreceive_signal_ok      :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[00] - RO */ 
    uint32_t pmd_receivesignal_detect_3       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[01] - RO */ 
    uint32_t pmd_receivesignal_detect_2       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[02] - RO */ 
    uint32_t pmd_receivesignal_detect_1       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[03] - RO */ 
    uint32_t pmd_receivesignal_detect_0       :  1; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[04] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_receive_signal_detect_register_t IEEE_PMA_PMD_BLK0_PMD_RECEIVE_SIGNAL_DETECT_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[15:11] - RSVD */ 
    uint32_t fortygbase_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[10] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[09] - RSVD */ 
    uint32_t tenbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[08] - RO */ 
    uint32_t hundredbase_tx_ability           :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[07] - RO */ 
    uint32_t gigbase_kx_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[06] - RO */ 
    uint32_t gigbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[05] - RO */ 
    uint32_t tengbase_kr_ability              :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[04] - RO */ 
    uint32_t tengbase_kx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[03] - RO */ 
    uint32_t tengbase_t_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[02] - RO */ 
    uint32_t tengbase_lrm_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[01] - RO */ 
    uint32_t tengbase_cx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tengbase_cx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[00] - RO */ 
    uint32_t tengbase_lrm_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[01] - RO */ 
    uint32_t tengbase_t_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[02] - RO */ 
    uint32_t tengbase_kx4_ability             :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[03] - RO */ 
    uint32_t tengbase_kr_ability              :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[04] - RO */ 
    uint32_t gigbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[05] - RO */ 
    uint32_t gigbase_kx_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[06] - RO */ 
    uint32_t hundredbase_tx_ability           :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[07] - RO */ 
    uint32_t tenbase_t_ability                :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[08] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[09] - RSVD */ 
    uint32_t fortygbase_ability               :  1; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[10] - RO */ 
    uint32_t reserved_11                      :  5; /* IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t[15:11] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_extended_ability_register_t IEEE_PMA_PMD_BLK0_PMD_EXTENDED_ABILITY_REGISTER_t;

/*-----------------------------------------------*/
/*   Structs for FUR_M0ACCESS_ADDR Bank  master:    */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t mst_dram_mem_add                 : 13; /* FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE[12:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_mem_add                 : 13; /* FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE[12:00] - WO */
    uint32_t reserved_13                      :  3; /* FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE;

typedef FUR_M0ACCESS_ADDR_master_dram_mem_add_TYPE FUR_M0ACCESS_ADDR_MASTER_DRAM_MEM_ADD_TYPE_T;
/*  FUR_M0ACCSS_DATA register    */
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_dram_rdata                   : 16; /* FUR_M0ACCESS_DATA_master_dram_rdata_TYPE[15:00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_rdata                   : 16; /* FUR_M0ACCESS_DATA_master_dram_rdata_TYPE[15:00] - RO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_DATA_master_dram_rdata_TYPE;

typedef FUR_M0ACCESS_DATA_master_dram_rdata_TYPE FUR_M0ACCESS_DATA_MASTER_DRAM_RDATA_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for FUR_M0ACCESS_DATA Bank   Master   */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t mst_dram_wdata                   : 16; /* FUR_M0ACCESS_DATA_master_dram_wdata_TYPE[15:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_dram_wdata                   : 16; /* FUR_M0ACCESS_DATA_master_dram_wdata_TYPE[15:00] - WO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_DATA_master_dram_wdata_TYPE;

typedef FUR_M0ACCESS_DATA_master_dram_wdata_TYPE FUR_M0ACCESS_DATA_MASTER_DRAM_WDATA_TYPE_T;
/*-----------------------------------------------*/
/*   Structs for FUR_M0ACCESS_ADDR Bank  SLAVE:    */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_13                      :  3; /* FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t slv_dram_mem_add                 : 13; /* FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE[12:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_dram_mem_add                 : 13; /* FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE[12:00] - WO */
    uint32_t reserved_13                      :  3; /* FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE[15:13] - RSVD */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE;

typedef FUR_M0ACCESS_ADDR_slave_dram_mem_add_TYPE FUR_M0ACCESS_ADDR_SLAVE_DRAM_MEM_ADD_TYPE_T;
/*  FUR_M0ACCSS_DATA register  SLAVE   */
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_dram_rdata                   : 16; /* FUR_M0ACCESS_DATA_slave_dram_rdata_TYPE[15:00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_dram_rdata                   : 16; /* FUR_M0ACCESS_DATA_slave_dram_rdata_TYPE[15:00] - RO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_DATA_slave_dram_rdata_TYPE;

typedef FUR_M0ACCESS_DATA_slave_dram_rdata_TYPE FUR_M0ACCESS_DATA_SLAVE_DRAM_RDATA_TYPE_T;


/*-----------------------------------------------*/
/*   Structs for FUR_M0ACCESS_DATA Bank   slave   */
/*-----------------------------------------------*/

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t slv_dram_wdata                   : 16; /* FUR_M0ACCESS_DATA_slave_dram_wdata_TYPE[15:00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_dram_wdata                   : 16; /* FUR_M0ACCESS_DATA_slave_dram_wdata_TYPE[15:00] - WO */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_M0ACCESS_DATA_slave_dram_wdata_TYPE;

typedef FUR_M0ACCESS_DATA_slave_dram_wdata_TYPE FUR_M0ACCESS_DATA_SLAVE_DRAM_WDATA_TYPE_T;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pma_remote_loopback_ability      :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[15] - RO */ 
    uint32_t one_hundredgbase_cr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[14] - RO */ 
    uint32_t one_hundredgbase_kr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[13] - RO */ 
    uint32_t one_hundredgbase_kp4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[12] - RO */ 
    uint32_t one_hundredgbase_er4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[11] - RO */ 
    uint32_t one_hundredgbase_lr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[10] - RO */ 
    uint32_t one_hundredgbase_sr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[09] - RO */ 
    uint32_t one_hundredgbase_cr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[08] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[07:05] - RSVD */ 
    uint32_t fortygbase_fr_ability            :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[04] - RO */ 
    uint32_t fortygbase_lr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[03] - RO */ 
    uint32_t fortygbase_sr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[02] - RO */ 
    uint32_t fortygbase_cr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[01] - RO */ 
    uint32_t fortygbase_kr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fortygbase_kr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[00] - RO */ 
    uint32_t fortygbase_cr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[01] - RO */ 
    uint32_t fortygbase_sr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[02] - RO */ 
    uint32_t fortygbase_lr4_ability           :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[03] - RO */ 
    uint32_t fortygbase_fr_ability            :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[04] - RO */ 
    uint32_t reserved_05                      :  3; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[07:05] - RSVD */ 
    uint32_t one_hundredgbase_cr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[08] - RO */ 
    uint32_t one_hundredgbase_sr10_ability    :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[09] - RO */ 
    uint32_t one_hundredgbase_lr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[10] - RO */ 
    uint32_t one_hundredgbase_er4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[11] - RO */ 
    uint32_t one_hundredgbase_kp4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[12] - RO */ 
    uint32_t one_hundredgbase_kr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[13] - RO */ 
    uint32_t one_hundredgbase_cr4_ability     :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[14] - RO */ 
    uint32_t pma_remote_loopback_ability      :  1; /* IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t;

typedef IEEE_PMA_PMD_BLK0_fortyg_pmd_extended_ability_register_t IEEE_PMA_PMD_BLK0_FORTYG_PMD_EXTENDED_ABILITY_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_t;

typedef IEEE_PMA_PMD_BLK0_pmd_oui_id0_register_t IEEE_PMA_PMD_BLK0_PMD_OUI_ID0_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_t;

typedef IEEE_PMA_PMD_BLK0_pmd_oui_id1_reg_t IEEE_PMA_PMD_BLK0_PMD_OUI_ID1_REG_t;


/*-----------------------------------------------*/
/*   Structs for CL93n72_IEEE_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[15:02] - RSVD */ 
    uint32_t cl93n72_ieee_training_enable     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[01] - RW */ 
    uint32_t cl93n72_ieee_restart_training    :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_restart_training    :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[00] - SC */ 
    uint32_t cl93n72_ieee_training_enable     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[01] - RW */ 
    uint32_t reserved_02                      : 14; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t;

typedef CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_control_register_150_t CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_CONTROL_REGISTER_150_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_04                      : 12; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[15:04] - RSVD */ 
    uint32_t cl93n72_ieee_training_failure    :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[03] - RO */ 
    uint32_t cl93n72_ieee_training_status     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[02] - RO */ 
    uint32_t cl93n72_ieee_frame_lock          :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[01] - RO */ 
    uint32_t cl93n72_ieee_receiver_status     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_receiver_status     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[00] - RO */ 
    uint32_t cl93n72_ieee_frame_lock          :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[01] - RO */ 
    uint32_t cl93n72_ieee_training_status     :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[02] - RO */ 
    uint32_t cl93n72_ieee_training_failure    :  1; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[03] - RO */ 
    uint32_t reserved_04                      : 12; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t[15:04] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t;

typedef CL93n72_IEEE_TX_cl93n72it_BASE_R_PMD_status_register_151_t CL93N72_IEEE_TX_CL93N72IT_BASE_R_PMD_STATUS_REGISTER_151_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl93n72_ieee_ld_coeff_update     : 16; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_ld_coeff_update     : 16; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_t;

typedef CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_coeff_update_register_154_t CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_COEFF_UPDATE_REGISTER_154_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl93n72_ieee_ld_status_report    : 16; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_ld_status_report    : 16; /* CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_t;

typedef CL93n72_IEEE_TX_cl93n72it_BASE_R_LD_status_report_register_155_t CL93N72_IEEE_TX_CL93N72IT_BASE_R_LD_STATUS_REPORT_REGISTER_155_t;


/*-----------------------------------------------*/
/*   Structs for CL93n72_IEEE_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl93n72_ieee_lp_coeff_update     : 16; /* CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_lp_coeff_update     : 16; /* CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_t;

typedef CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_coeff_update_register_152_t CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_COEFF_UPDATE_REGISTER_152_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl93n72_ieee_lp_status_report    : 16; /* CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_ieee_lp_status_report    : 16; /* CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_t;

typedef CL93n72_IEEE_RX_cl93n72ir_BASE_R_LP_status_report_register_153_t CL93N72_IEEE_RX_CL93N72IR_BASE_R_LP_STATUS_REPORT_REGISTER_153_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_PMA_PMD_BLK10 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_01                      : 15; /* IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t[15:01] - RSVD */ 
    uint32_t pmd_transmit_disable             :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_transmit_disable             :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t[00] - WO */ 
    uint32_t reserved_01                      : 15; /* IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t[15:01] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t;

typedef IEEE_PMA_PMD_BLK10_tengbase_kx_control_register_t IEEE_PMA_PMD_BLK10_TENGBASE_KX_CONTROL_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[15:14] - RSVD */ 
    uint32_t transmit_faultability            :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[13] - RO */ 
    uint32_t receive_faultability             :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[12] - RO */ 
    uint32_t transmit_fault                   :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[11] - LH */ 
    uint32_t receive_fault                    :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[10] - LH */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[09] - RSVD */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[08] - RO */ 
    uint32_t reserved_01                      :  7; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[07:01] - RSVD */ 
    uint32_t signal_detectfrom_pmd            :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t signal_detectfrom_pmd            :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[00] - RO */ 
    uint32_t reserved_01                      :  7; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[07:01] - RSVD */ 
    uint32_t pmd_transmitdisable_ability      :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[08] - RO */ 
    uint32_t reserved_09                      :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[09] - RSVD */ 
    uint32_t receive_fault                    :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[10] - LH */ 
    uint32_t transmit_fault                   :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[11] - LH */ 
    uint32_t receive_faultability             :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[12] - RO */ 
    uint32_t transmit_faultability            :  1; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[13] - RO */ 
    uint32_t reserved_14                      :  2; /* IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t;

typedef IEEE_PMA_PMD_BLK10_tengbase_kx_status_register_t IEEE_PMA_PMD_BLK10_TENGBASE_KX_STATUS_REGISTER_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_CL91_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* IEEE_CL91_RX_fec_control_t[15:02] - RSVD */ 
    uint32_t fec_byp_ind_en                   :  1; /* IEEE_CL91_RX_fec_control_t[01] - WO */ 
    uint32_t fec_byp_corr_en                  :  1; /* IEEE_CL91_RX_fec_control_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_byp_corr_en                  :  1; /* IEEE_CL91_RX_fec_control_t[00] - WO */ 
    uint32_t fec_byp_ind_en                   :  1; /* IEEE_CL91_RX_fec_control_t[01] - WO */ 
    uint32_t reserved_02                      : 14; /* IEEE_CL91_RX_fec_control_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_control_t;

typedef IEEE_CL91_RX_fec_control_t IEEE_CL91_RX_FEC_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pcs_align_status                 :  1; /* IEEE_CL91_RX_fec_status_t[15] - RO */ 
    uint32_t fec_align_status                 :  1; /* IEEE_CL91_RX_fec_status_t[14] - RO */ 
    uint32_t reserved_03                      : 11; /* IEEE_CL91_RX_fec_status_t[13:03] - RSVD */ 
    uint32_t high_ser                         :  1; /* IEEE_CL91_RX_fec_status_t[02] - RO */ 
    uint32_t fec_byp_ind_ability              :  1; /* IEEE_CL91_RX_fec_status_t[01] - RO */ 
    uint32_t fec_byp_corr_ability             :  1; /* IEEE_CL91_RX_fec_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_byp_corr_ability             :  1; /* IEEE_CL91_RX_fec_status_t[00] - RO */ 
    uint32_t fec_byp_ind_ability              :  1; /* IEEE_CL91_RX_fec_status_t[01] - RO */ 
    uint32_t high_ser                         :  1; /* IEEE_CL91_RX_fec_status_t[02] - RO */ 
    uint32_t reserved_03                      : 11; /* IEEE_CL91_RX_fec_status_t[13:03] - RSVD */ 
    uint32_t fec_align_status                 :  1; /* IEEE_CL91_RX_fec_status_t[14] - RO */ 
    uint32_t pcs_align_status                 :  1; /* IEEE_CL91_RX_fec_status_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_status_t;

typedef IEEE_CL91_RX_fec_status_t IEEE_CL91_RX_FEC_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_corr_cw_cnt_lower            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_corr_cw_cnt_lower            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_t;

typedef IEEE_CL91_RX_fec_corr_cw_cnt_lower_reg_t IEEE_CL91_RX_FEC_CORR_CW_CNT_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_corr_cw_cnt_upper            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_corr_cw_cnt_upper            : 16; /* IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_t;

typedef IEEE_CL91_RX_fec_corr_cw_cnt_upper_reg_t IEEE_CL91_RX_FEC_CORR_CW_CNT_UPPER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_uncorr_cw_cnt_lower          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_uncorr_cw_cnt_lower          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_t;

typedef IEEE_CL91_RX_fec_uncorr_cw_cnt_lower_reg_t IEEE_CL91_RX_FEC_UNCORR_CW_CNT_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_uncorr_cw_cnt_upper          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_uncorr_cw_cnt_upper          : 16; /* IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_t;

typedef IEEE_CL91_RX_fec_uncorr_cw_cnt_upper_reg_t IEEE_CL91_RX_FEC_UNCORR_CW_CNT_UPPER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_RX_fec_lane_mapping_t[15:08] - RSVD */ 
    uint32_t fec_lane_0_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[07:06] - RO */ 
    uint32_t fec_lane_1_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[05:04] - RO */ 
    uint32_t fec_lane_2_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[03:02] - RO */ 
    uint32_t fec_lane_3_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[01:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_lane_3_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[01:00] - RO */ 
    uint32_t fec_lane_2_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[03:02] - RO */ 
    uint32_t fec_lane_1_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[05:04] - RO */ 
    uint32_t fec_lane_0_mapping               :  2; /* IEEE_CL91_RX_fec_lane_mapping_t[07:06] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_RX_fec_lane_mapping_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_lane_mapping_t;

typedef IEEE_CL91_RX_fec_lane_mapping_t IEEE_CL91_RX_FEC_LANE_MAPPING_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_3_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_3_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_3_lower_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_3_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_3_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_3_upper_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_3_UPPER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_2_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_2_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_2_lower_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_2_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_2_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_2_upper_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_2_UPPER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_1_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_1_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_1_lower_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_1_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_1_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_1_upper_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_1_UPPER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_0_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_0_lower       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_0_lower_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_LOWER_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_sym_err_cnt_ln_0_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_sym_err_cnt_ln_0_upper       : 16; /* IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_t;

typedef IEEE_CL91_RX_fec_sym_err_cnt_ln_0_upper_reg_t IEEE_CL91_RX_FEC_SYM_ERR_CNT_LN_0_UPPER_REG_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_CL91_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_0                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_0_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_0                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_0_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_0_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_0_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_0_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_1                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_1_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_1                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_1_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_1_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_1_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_1_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_2                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_2_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_2                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_2_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_2_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_2_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_2_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_3                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_3_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_3                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_3_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_3_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_3_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_3_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_4                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_4_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_4                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_4_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_4_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_4_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_4_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_5                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_5_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_5                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_5_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_5_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_5_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_5_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_6                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_6_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_6                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_6_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_6_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_6_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_6_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_7                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_7_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_7                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_7_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_7_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_7_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_7_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_8                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_8_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_8                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_8_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_8_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_8_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_8_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_9                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_9_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_9                 : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_9_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_9_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_9_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_9_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_10                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_10_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_10                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_10_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_10_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_10_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_10_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_11                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_11_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_11                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_11_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_11_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_11_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_11_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_12                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_12_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_12                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_12_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_12_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_12_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_12_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_13                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_13_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_13                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_13_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_13_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_13_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_13_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_14                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_14_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_14                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_14_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_14_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_14_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_14_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_15                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_15_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_15                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_15_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_15_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_15_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_15_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_16                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_16_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_16                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_16_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_16_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_16_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_16_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_17                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_17_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_17                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_17_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_17_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_17_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_17_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_18                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_18_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_18                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_18_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_18_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_18_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_18_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t bip_err_cnt_ln_19                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_19_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bip_err_cnt_ln_19                : 16; /* IEEE_CL91_TX_bip_err_cnt_ln_19_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_bip_err_cnt_ln_19_reg_t;

typedef IEEE_CL91_TX_bip_err_cnt_ln_19_reg_t IEEE_CL91_TX_BIP_ERR_CNT_LN_19_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_0_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_0_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_0_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_0_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_0_mapping_reg_t IEEE_CL91_TX_PCS_LN_0_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_1_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_1_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_1_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_1_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_1_mapping_reg_t IEEE_CL91_TX_PCS_LN_1_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_2_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_2_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_2_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_2_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_2_mapping_reg_t IEEE_CL91_TX_PCS_LN_2_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_3_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_3_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_3_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_3_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_3_mapping_reg_t IEEE_CL91_TX_PCS_LN_3_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_4_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_4_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_4_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_4_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_4_mapping_reg_t IEEE_CL91_TX_PCS_LN_4_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_5_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_5_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_5_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_5_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_5_mapping_reg_t IEEE_CL91_TX_PCS_LN_5_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_6_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_6_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_6_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_6_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_6_mapping_reg_t IEEE_CL91_TX_PCS_LN_6_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_7_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_7_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_7_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_7_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_7_mapping_reg_t IEEE_CL91_TX_PCS_LN_7_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_8_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_8_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_8_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_8_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_8_mapping_reg_t IEEE_CL91_TX_PCS_LN_8_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_9_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_9_mapping                 :  5; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_9_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_9_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_9_mapping_reg_t IEEE_CL91_TX_PCS_LN_9_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_10_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_10_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_10_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_10_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_10_mapping_reg_t IEEE_CL91_TX_PCS_LN_10_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_11_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_11_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_11_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_11_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_11_mapping_reg_t IEEE_CL91_TX_PCS_LN_11_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_12_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_12_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_12_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_12_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_12_mapping_reg_t IEEE_CL91_TX_PCS_LN_12_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_13_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_13_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_13_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_13_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_13_mapping_reg_t IEEE_CL91_TX_PCS_LN_13_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_14_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_14_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_14_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_14_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_14_mapping_reg_t IEEE_CL91_TX_PCS_LN_14_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_15_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_15_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_15_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_15_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_15_mapping_reg_t IEEE_CL91_TX_PCS_LN_15_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_16_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_16_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_16_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_16_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_16_mapping_reg_t IEEE_CL91_TX_PCS_LN_16_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_17_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_17_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_17_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_17_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_17_mapping_reg_t IEEE_CL91_TX_PCS_LN_17_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_18_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_18_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_18_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_18_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_18_mapping_reg_t IEEE_CL91_TX_PCS_LN_18_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_t[15:05] - RSVD */ 
    uint32_t pcs_ln_19_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_ln_19_mapping                :  5; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_t[04:00] - RO */ 
    uint32_t reserved_05                      : 11; /* IEEE_CL91_TX_pcs_ln_19_mapping_reg_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_ln_19_mapping_reg_t;

typedef IEEE_CL91_TX_pcs_ln_19_mapping_reg_t IEEE_CL91_TX_PCS_LN_19_MAPPING_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_t[15:08] - RSVD */ 
    uint32_t pcs_blk_lock_status_7_0          :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_blk_lock_status_7_0          :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_t[07:00] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status1_reg_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status1_reg_t;

typedef IEEE_CL91_TX_pcs_align_status1_reg_t IEEE_CL91_TX_PCS_ALIGN_STATUS1_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status2_reg_t[15:12] - RSVD */ 
    uint32_t pcs_blk_lock_status_19_8         : 12; /* IEEE_CL91_TX_pcs_align_status2_reg_t[11:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_blk_lock_status_19_8         : 12; /* IEEE_CL91_TX_pcs_align_status2_reg_t[11:00] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status2_reg_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status2_reg_t;

typedef IEEE_CL91_TX_pcs_align_status2_reg_t IEEE_CL91_TX_PCS_ALIGN_STATUS2_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_t[15:08] - RSVD */ 
    uint32_t pcs_am_lock_status_7_0           :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_am_lock_status_7_0           :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_t[07:00] - RO */ 
    uint32_t reserved_08                      :  8; /* IEEE_CL91_TX_pcs_align_status3_reg_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status3_reg_t;

typedef IEEE_CL91_TX_pcs_align_status3_reg_t IEEE_CL91_TX_PCS_ALIGN_STATUS3_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status4_reg_t[15:12] - RSVD */ 
    uint32_t pcs_am_lock_status_19_8          : 12; /* IEEE_CL91_TX_pcs_align_status4_reg_t[11:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pcs_am_lock_status_19_8          : 12; /* IEEE_CL91_TX_pcs_align_status4_reg_t[11:00] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_CL91_TX_pcs_align_status4_reg_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_CL91_TX_pcs_align_status4_reg_t;

typedef IEEE_CL91_TX_pcs_align_status4_reg_t IEEE_CL91_TX_PCS_ALIGN_STATUS4_REG_t;


/*-----------------------------------------------*/
/*   Structs for DEV1_SLICE Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t devid                            :  5; /* DEV1_SLICE_slice_t[15:11] - WO */ 
    uint32_t reserved_10                      :  1; /* DEV1_SLICE_slice_t[10] - RSVD */ 
    uint32_t rd_lane                          :  2; /* DEV1_SLICE_slice_t[09:08] - WO */ 
    uint32_t wr_lane                          :  4; /* DEV1_SLICE_slice_t[07:04] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV1_SLICE_slice_t[03:01] - RSVD */ 
    uint32_t sysen                            :  1; /* DEV1_SLICE_slice_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t sysen                            :  1; /* DEV1_SLICE_slice_t[00] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV1_SLICE_slice_t[03:01] - RSVD */ 
    uint32_t wr_lane                          :  4; /* DEV1_SLICE_slice_t[07:04] - WO */ 
    uint32_t rd_lane                          :  2; /* DEV1_SLICE_slice_t[09:08] - WO */ 
    uint32_t reserved_10                      :  1; /* DEV1_SLICE_slice_t[10] - RSVD */ 
    uint32_t devid                            :  5; /* DEV1_SLICE_slice_t[15:11] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DEV1_SLICE_slice_t;

typedef DEV1_SLICE_slice_t DEV1_SLICE_SLICE_t;


/*-----------------------------------------------*/
/*   Structs for FUR_MDICS_PMI_ARB_MASK Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t data                             : 16; /* FUR_MDICS_PMI_ARB_MASK_mdics_pmi_arb_mask_t[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t data                             : 16; /* FUR_MDICS_PMI_ARB_MASK_mdics_pmi_arb_mask_t[15:00] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MDICS_PMI_ARB_MASK_mdics_pmi_arb_mask_t;

typedef FUR_MDICS_PMI_ARB_MASK_mdics_pmi_arb_mask_t FUR_MDICS_PMI_ARB_MASK_MDICS_PMI_ARB_MASK_t;


/*-----------------------------------------------*/
/*   Structs for FUR_GEN_CNTRLS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_07                      :  9; /* FUR_GEN_CNTRLS_gen_control1_t[15:07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[02] - RSVD */ 
    uint32_t reg_rstb                         :  1; /* FUR_GEN_CNTRLS_gen_control1_t[01] - WO */ 
    uint32_t resetb                           :  1; /* FUR_GEN_CNTRLS_gen_control1_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t resetb                           :  1; /* FUR_GEN_CNTRLS_gen_control1_t[00] - WO */ 
    uint32_t reg_rstb                         :  1; /* FUR_GEN_CNTRLS_gen_control1_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_GEN_CNTRLS_gen_control1_t[06] - RSVD */ 
    uint32_t reserved_07                      :  9; /* FUR_GEN_CNTRLS_gen_control1_t[15:07] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gen_control1_t;

typedef FUR_GEN_CNTRLS_gen_control1_t FUR_GEN_CNTRLS_GEN_CONTROL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_06                      : 10; /* FUR_GEN_CNTRLS_gen_control2_t[15:06] - RSVD */ 
    uint32_t spi_rstb                         :  1; /* FUR_GEN_CNTRLS_gen_control2_t[05] - RSVD */ 
    uint32_t spi2x_rstb                       :  1; /* FUR_GEN_CNTRLS_gen_control2_t[04] - RSVD */ 
    uint32_t m0_slv_ucp_rstb                  :  1; /* FUR_GEN_CNTRLS_gen_control2_t[03] - WO */ 
    uint32_t m0_slv_rstb                      :  1; /* FUR_GEN_CNTRLS_gen_control2_t[02] - WO */ 
    uint32_t m0_mstr_ucp_rstb                 :  1; /* FUR_GEN_CNTRLS_gen_control2_t[01] - WO */ 
    uint32_t m0_mstr_rstb                     :  1; /* FUR_GEN_CNTRLS_gen_control2_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t m0_mstr_rstb                     :  1; /* FUR_GEN_CNTRLS_gen_control2_t[00] - WO */ 
    uint32_t m0_mstr_ucp_rstb                 :  1; /* FUR_GEN_CNTRLS_gen_control2_t[01] - WO */ 
    uint32_t m0_slv_rstb                      :  1; /* FUR_GEN_CNTRLS_gen_control2_t[02] - WO */ 
    uint32_t m0_slv_ucp_rstb                  :  1; /* FUR_GEN_CNTRLS_gen_control2_t[03] - WO */ 
    uint32_t spi2x_rstb                       :  1; /* FUR_GEN_CNTRLS_gen_control2_t[04] - RSVD */ 
    uint32_t spi_rstb                         :  1; /* FUR_GEN_CNTRLS_gen_control2_t[05] - RSVD */ 
    uint32_t reserved_06                      : 10; /* FUR_GEN_CNTRLS_gen_control2_t[15:06] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gen_control2_t;

typedef FUR_GEN_CNTRLS_gen_control2_t FUR_GEN_CNTRLS_GEN_CONTROL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* FUR_GEN_CNTRLS_gen_control3_t[15:13] - RSVD */ 
    uint32_t clock_sclr_lock                  :  1; /* FUR_GEN_CNTRLS_gen_control3_t[12] - WO */ 
    uint32_t reserved_11                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[10] - RSVD */ 
    uint32_t ucspi_slow                       :  1; /* FUR_GEN_CNTRLS_gen_control3_t[09] - RSVD */ 
    uint32_t clock_scaler_frc                 :  1; /* FUR_GEN_CNTRLS_gen_control3_t[08] - WO */ 
    uint32_t clock_scaler_frcval              :  4; /* FUR_GEN_CNTRLS_gen_control3_t[07:04] - WO */ 
    uint32_t reserved_03                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[03] - RSVD */ 
    uint32_t clock_scaler_code                :  3; /* FUR_GEN_CNTRLS_gen_control3_t[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clock_scaler_code                :  3; /* FUR_GEN_CNTRLS_gen_control3_t[02:00] - WO */ 
    uint32_t reserved_03                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[03] - RSVD */ 
    uint32_t clock_scaler_frcval              :  4; /* FUR_GEN_CNTRLS_gen_control3_t[07:04] - WO */ 
    uint32_t clock_scaler_frc                 :  1; /* FUR_GEN_CNTRLS_gen_control3_t[08] - WO */ 
    uint32_t ucspi_slow                       :  1; /* FUR_GEN_CNTRLS_gen_control3_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_GEN_CNTRLS_gen_control3_t[11] - RSVD */ 
    uint32_t clock_sclr_lock                  :  1; /* FUR_GEN_CNTRLS_gen_control3_t[12] - WO */ 
    uint32_t reserved_13                      :  3; /* FUR_GEN_CNTRLS_gen_control3_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gen_control3_t;

typedef FUR_GEN_CNTRLS_gen_control3_t FUR_GEN_CNTRLS_GEN_CONTROL3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* FUR_GEN_CNTRLS_gen_control4_t[15:05] - RSVD */ 
    uint32_t datapath_rstb                    :  1; /* FUR_GEN_CNTRLS_gen_control4_t[04] - WO */ 
    uint32_t datapath_lane_rstb               :  4; /* FUR_GEN_CNTRLS_gen_control4_t[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t datapath_lane_rstb               :  4; /* FUR_GEN_CNTRLS_gen_control4_t[03:00] - WO */ 
    uint32_t datapath_rstb                    :  1; /* FUR_GEN_CNTRLS_gen_control4_t[04] - WO */ 
    uint32_t reserved_05                      : 11; /* FUR_GEN_CNTRLS_gen_control4_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gen_control4_t;

typedef FUR_GEN_CNTRLS_gen_control4_t FUR_GEN_CNTRLS_GEN_CONTROL4_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t master_code_start_ptr            : 16; /* FUR_GEN_CNTRLS_spi_mst_code_start_ptr_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t master_code_start_ptr            : 16; /* FUR_GEN_CNTRLS_spi_mst_code_start_ptr_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_spi_mst_code_start_ptr_t;

typedef FUR_GEN_CNTRLS_spi_mst_code_start_ptr_t FUR_GEN_CNTRLS_SPI_MST_CODE_START_PTR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slave_code_start_ptr             : 16; /* FUR_GEN_CNTRLS_spi_slv_code_start_ptr_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_code_start_ptr             : 16; /* FUR_GEN_CNTRLS_spi_slv_code_start_ptr_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_spi_slv_code_start_ptr_t;

typedef FUR_GEN_CNTRLS_spi_slv_code_start_ptr_t FUR_GEN_CNTRLS_SPI_SLV_CODE_START_PTR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_GEN_CNTRLS_spi_code_load_en_t[15:03] - RSVD */ 
    uint32_t code_broadcast_en                :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[02] - WO */ 
    uint32_t slave_code_download_en           :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[01] - WO */ 
    uint32_t master_code_download_en          :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t master_code_download_en          :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[00] - WO */ 
    uint32_t slave_code_download_en           :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[01] - WO */ 
    uint32_t code_broadcast_en                :  1; /* FUR_GEN_CNTRLS_spi_code_load_en_t[02] - WO */ 
    uint32_t reserved_03                      : 13; /* FUR_GEN_CNTRLS_spi_code_load_en_t[15:03] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_spi_code_load_en_t;

typedef FUR_GEN_CNTRLS_spi_code_load_en_t FUR_GEN_CNTRLS_SPI_CODE_LOAD_EN_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_eeprom_offset                :  4; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[15:12] - WO */ 
    uint32_t reserved_11                      :  1; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[11] - RSVD */ 
    uint32_t slv_eeprom_count                 :  3; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[10:08] - WO */ 
    uint32_t mst_eeprom_offset                :  4; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[07:04] - WO */ 
    uint32_t spi_master_oeb                   :  1; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[03] - WO */ 
    uint32_t mst_eeprom_count                 :  3; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_eeprom_count                 :  3; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[02:00] - WO */ 
    uint32_t spi_master_oeb                   :  1; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[03] - WO */ 
    uint32_t mst_eeprom_offset                :  4; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[07:04] - WO */ 
    uint32_t slv_eeprom_count                 :  3; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[10:08] - WO */ 
    uint32_t reserved_11                      :  1; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[11] - RSVD */ 
    uint32_t slv_eeprom_offset                :  4; /* FUR_GEN_CNTRLS_spi_eeprom_control_t[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_spi_eeprom_control_t;

typedef FUR_GEN_CNTRLS_spi_eeprom_control_t FUR_GEN_CNTRLS_SPI_EEPROM_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t global_intr_mask                 :  1; /* FUR_GEN_CNTRLS_mscr_t[15] - WO */ 
    uint32_t reserved_03                      : 12; /* FUR_GEN_CNTRLS_mscr_t[14:03] - RSVD */ 
    uint32_t hresp_mask                       :  1; /* FUR_GEN_CNTRLS_mscr_t[02] - WO */ 
    uint32_t reserved_00                      :  2; /* FUR_GEN_CNTRLS_mscr_t[01:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  2; /* FUR_GEN_CNTRLS_mscr_t[01:00] - RSVD */ 
    uint32_t hresp_mask                       :  1; /* FUR_GEN_CNTRLS_mscr_t[02] - WO */ 
    uint32_t reserved_03                      : 12; /* FUR_GEN_CNTRLS_mscr_t[14:03] - RSVD */ 
    uint32_t global_intr_mask                 :  1; /* FUR_GEN_CNTRLS_mscr_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_mscr_t;

typedef FUR_GEN_CNTRLS_mscr_t FUR_GEN_CNTRLS_MSCR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t msgout_val                       : 16; /* FUR_GEN_CNTRLS_msgout_t[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t msgout_val                       : 16; /* FUR_GEN_CNTRLS_msgout_t[15:00] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_msgout_t;

typedef FUR_GEN_CNTRLS_msgout_t FUR_GEN_CNTRLS_MSGOUT_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t msgin_val                        : 16; /* FUR_GEN_CNTRLS_msgin_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t msgin_val                        : 16; /* FUR_GEN_CNTRLS_msgin_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_msgin_t;

typedef FUR_GEN_CNTRLS_msgin_t FUR_GEN_CNTRLS_MSGIN_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_GEN_CNTRLS_boot_t[15:03] - RSVD */ 
    uint32_t serboot_done_once                :  1; /* FUR_GEN_CNTRLS_boot_t[02] - RO */ 
    uint32_t serboot_busy                     :  1; /* FUR_GEN_CNTRLS_boot_t[01] - RO */ 
    uint32_t reserved_00                      :  1; /* FUR_GEN_CNTRLS_boot_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_GEN_CNTRLS_boot_t[00] - RSVD */ 
    uint32_t serboot_busy                     :  1; /* FUR_GEN_CNTRLS_boot_t[01] - RO */ 
    uint32_t serboot_done_once                :  1; /* FUR_GEN_CNTRLS_boot_t[02] - RO */ 
    uint32_t reserved_03                      : 13; /* FUR_GEN_CNTRLS_boot_t[15:03] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_boot_t;

typedef FUR_GEN_CNTRLS_boot_t FUR_GEN_CNTRLS_BOOT_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_msgout_val                   : 16; /* FUR_GEN_CNTRLS_slv_msgout_t[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_msgout_val                   : 16; /* FUR_GEN_CNTRLS_slv_msgout_t[15:00] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_slv_msgout_t;

typedef FUR_GEN_CNTRLS_slv_msgout_t FUR_GEN_CNTRLS_SLV_MSGOUT_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_msgin_val                    : 16; /* FUR_GEN_CNTRLS_slv_msgin_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_msgin_val                    : 16; /* FUR_GEN_CNTRLS_slv_msgin_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_slv_msgin_t;

typedef FUR_GEN_CNTRLS_slv_msgin_t FUR_GEN_CNTRLS_SLV_MSGIN_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mst_misc_intr_val                : 16; /* FUR_GEN_CNTRLS_mst_misc_intr_t[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_misc_intr_val                : 16; /* FUR_GEN_CNTRLS_mst_misc_intr_t[15:00] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_mst_misc_intr_t;

typedef FUR_GEN_CNTRLS_mst_misc_intr_t FUR_GEN_CNTRLS_MST_MISC_INTR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_misc_intr_val                : 16; /* FUR_GEN_CNTRLS_slv_misc_intr_t[15:00] - SC */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_misc_intr_val                : 16; /* FUR_GEN_CNTRLS_slv_misc_intr_t[15:00] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_slv_misc_intr_t;

typedef FUR_GEN_CNTRLS_slv_misc_intr_t FUR_GEN_CNTRLS_SLV_MISC_INTR_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                          :  16;
    uint32_t reserved1                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[15:12] - WO */ 
    uint32_t en_api_set_ln_cfg                 :  1; /* FUR_GEN_CNTRLS_gpreg10_TYPE[11:11] - WO */ 
    uint32_t reserved2                         :  3; /* FUR_GEN_CNTRLS_gpreg10_TYPE[10:08] - WO */ 
    uint32_t reserved3                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[07:04] - WO */ 
    uint32_t reserved4                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved4                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[03:00] - WO */ 
    uint32_t reserved3                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[07:04] - WO */ 
    uint32_t reserved2                         :  3; /* FUR_GEN_CNTRLS_gpreg10_TYPE[10:08] - WO */ 
    uint32_t en_api_set_ln_cfg                 :  1; /* FUR_GEN_CNTRLS_gpreg10_TYPE[11:11] - WO */ 
    uint32_t reserved1                         :  4; /* FUR_GEN_CNTRLS_gpreg10_TYPE[15:12] - WO */ 
    uint32_t reserved                          :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg10_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t en_tx_squelch_sys                :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[15:12] - WO */ 
    uint32_t en_frc_tx_trng_sys               :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[11:08] - WO */ 
    uint32_t en_ull_dp_line2sys               :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[07:04] - WO */ 
    uint32_t en_tx_rptr_mode_line2sys         :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t en_tx_rptr_mode_line2sys         :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[03:00] - WO */ 
    uint32_t en_ull_dp_line2sys               :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[07:04] - WO */ 
    uint32_t en_frc_tx_trng_sys               :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[11:08] - WO */ 
    uint32_t en_tx_squelch_sys                :  4; /* FUR_GEN_CNTRLS_gpreg11_TYPE[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg11_t;

typedef FUR_GEN_CNTRLS_gpreg11_t FUR_GEN_CNTRLS_GPREG11_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t en_tx_squelch_line               :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[15:12] - WO */ 
    uint32_t en_frc_tx_trng_line              :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[11:08] - WO */ 
    uint32_t en_ull_dp_sys2line               :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[07:04] - WO */ 
    uint32_t en_tx_rptr_mode_sys2line         :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t en_tx_rptr_mode_sys2line         :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[03:00] - WO */ 
    uint32_t en_ull_dp_sys2line               :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[07:04] - WO */ 
    uint32_t en_frc_tx_trng_line              :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[11:08] - WO */ 
    uint32_t en_tx_squelch_line               :  4; /* FUR_GEN_CNTRLS_gpreg12_TYPE[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg12_t;

typedef FUR_GEN_CNTRLS_gpreg12_t FUR_GEN_CNTRLS_GPREG12_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t phy_type_sys                     :  3; /* FUR_GEN_CNTRLS_gpreg13_TYPE[15:13] - WO */ 
    uint32_t en_auto_module_det               :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[12] - WO */ 
    uint32_t rsrvd1                           :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[11] - WO */ 
    uint32_t lane_cfg_override_en             :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[10] - WO */ 
    uint32_t rsrvd                            : 10; /* FUR_GEN_CNTRLS_gpreg13_TYPE[09:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rsrvd                            : 10; /* FUR_GEN_CNTRLS_gpreg13_TYPE[09:00] - WO */ 
    uint32_t lane_cfg_override_en             :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[10] - WO */ 
    uint32_t rsrvd1                           :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[11] - WO */ 
    uint32_t en_auto_module_det               :  1; /* FUR_GEN_CNTRLS_gpreg13_TYPE[12] - WO */ 
    uint32_t phy_type_sys                     :  3; /* FUR_GEN_CNTRLS_gpreg13_TYPE[15:13] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg13_t;

typedef FUR_GEN_CNTRLS_gpreg13_t FUR_GEN_CNTRLS_GPREG13_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t gpreg14_data                     : 16; /* FUR_GEN_CNTRLS_gpreg14_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpreg14_data                     : 16; /* FUR_GEN_CNTRLS_gpreg14_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg14_t;

typedef FUR_GEN_CNTRLS_gpreg14_t FUR_GEN_CNTRLS_GPREG14_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t gpreg15_data                     : 16; /* FUR_GEN_CNTRLS_gpreg15_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t gpreg15_data                     : 16; /* FUR_GEN_CNTRLS_gpreg15_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_gpreg15_t;

typedef FUR_GEN_CNTRLS_gpreg15_t FUR_GEN_CNTRLS_GPREG15_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mst_running_chksum_val           : 16; /* FUR_GEN_CNTRLS_mst_running_chksum_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_running_chksum_val           : 16; /* FUR_GEN_CNTRLS_mst_running_chksum_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_mst_running_chksum_t;

typedef FUR_GEN_CNTRLS_mst_running_chksum_t FUR_GEN_CNTRLS_MST_RUNNING_CHKSUM_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_running_chksum_val           : 16; /* FUR_GEN_CNTRLS_slv_running_chksum_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_running_chksum_val           : 16; /* FUR_GEN_CNTRLS_slv_running_chksum_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_slv_running_chksum_t;

typedef FUR_GEN_CNTRLS_slv_running_chksum_t FUR_GEN_CNTRLS_SLV_RUNNING_CHKSUM_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mst_running_byte_cnt_val         : 16; /* FUR_GEN_CNTRLS_mst_running_byte_cnt_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mst_running_byte_cnt_val         : 16; /* FUR_GEN_CNTRLS_mst_running_byte_cnt_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_mst_running_byte_cnt_t;

typedef FUR_GEN_CNTRLS_mst_running_byte_cnt_t FUR_GEN_CNTRLS_MST_RUNNING_BYTE_CNT_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slv_running_byte_cnt_val         : 16; /* FUR_GEN_CNTRLS_slv_running_byte_cnt_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slv_running_byte_cnt_val         : 16; /* FUR_GEN_CNTRLS_slv_running_byte_cnt_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_slv_running_byte_cnt_t;

typedef FUR_GEN_CNTRLS_slv_running_byte_cnt_t FUR_GEN_CNTRLS_SLV_RUNNING_BYTE_CNT_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t firmware_version_val             : 16; /* FUR_GEN_CNTRLS_firmware_version_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t firmware_version_val             : 16; /* FUR_GEN_CNTRLS_firmware_version_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_firmware_version_t;

typedef FUR_GEN_CNTRLS_firmware_version_t FUR_GEN_CNTRLS_FIRMWARE_VERSION_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_01                      : 15; /* FUR_GEN_CNTRLS_firmware_enable_t[15:01] - RSVD */ 
    uint32_t fw_enable_val                    :  1; /* FUR_GEN_CNTRLS_firmware_enable_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fw_enable_val                    :  1; /* FUR_GEN_CNTRLS_firmware_enable_t[00] - WO */ 
    uint32_t reserved_01                      : 15; /* FUR_GEN_CNTRLS_firmware_enable_t[15:01] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_firmware_enable_t;

typedef FUR_GEN_CNTRLS_firmware_enable_t FUR_GEN_CNTRLS_FIRMWARE_ENABLE_t;


/*-----------------------------------------------*/
/*   Structs for FUR_MICRO_BOOT Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t spi_port_used                    :  1; /* FUR_MICRO_BOOT_boot_por_t[15] - WO */ 
    uint32_t serboot                          :  1; /* FUR_MICRO_BOOT_boot_por_t[14] - WO */ 
    uint32_t mst_dwld_done                    :  1; /* FUR_MICRO_BOOT_boot_por_t[13] - WO */ 
    uint32_t slv_dwld_done                    :  1; /* FUR_MICRO_BOOT_boot_por_t[12] - WO */ 
    uint32_t reserved_11                      :  1; /* FUR_MICRO_BOOT_boot_por_t[11] - RSVD */ 
    uint32_t reserved_08                      :  3; /* FUR_MICRO_BOOT_boot_por_t[10:08] - RSVD */ 
    uint32_t reserved_00                      :  8; /* FUR_MICRO_BOOT_boot_por_t[07:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  8; /* FUR_MICRO_BOOT_boot_por_t[07:00] - RSVD */ 
    uint32_t reserved_08                      :  3; /* FUR_MICRO_BOOT_boot_por_t[10:08] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MICRO_BOOT_boot_por_t[11] - RSVD */ 
    uint32_t slv_dwld_done                    :  1; /* FUR_MICRO_BOOT_boot_por_t[12] - WO */ 
    uint32_t mst_dwld_done                    :  1; /* FUR_MICRO_BOOT_boot_por_t[13] - WO */ 
    uint32_t serboot                          :  1; /* FUR_MICRO_BOOT_boot_por_t[14] - WO */ 
    uint32_t spi_port_used                    :  1; /* FUR_MICRO_BOOT_boot_por_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MICRO_BOOT_boot_por_t;

typedef FUR_MICRO_BOOT_boot_por_t FUR_MICRO_BOOT_BOOT_POR_t;


/*-----------------------------------------------*/
/*   Structs for FUR_MODULE_CNTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t i2c_en                           :  1; /* FUR_MODULE_CNTRL_CONTROL_t[15] - WO */ 
    uint32_t i2cflush                         :  1; /* FUR_MODULE_CNTRL_CONTROL_t[14] - WO */ 
    uint32_t sl_add_cnt                       :  1; /* FUR_MODULE_CNTRL_CONTROL_t[13] - WO */ 
    uint32_t sl_dat_cnt                       :  1; /* FUR_MODULE_CNTRL_CONTROL_t[12] - WO */ 
    uint32_t reserved_06                      :  6; /* FUR_MODULE_CNTRL_CONTROL_t[11:06] - RSVD */ 
    uint32_t slave_cmd                        :  1; /* FUR_MODULE_CNTRL_CONTROL_t[05] - WO */ 
    uint32_t reserved_02                      :  3; /* FUR_MODULE_CNTRL_CONTROL_t[04:02] - RSVD */ 
    uint32_t extend_cmd                       :  2; /* FUR_MODULE_CNTRL_CONTROL_t[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t extend_cmd                       :  2; /* FUR_MODULE_CNTRL_CONTROL_t[01:00] - WO */ 
    uint32_t reserved_02                      :  3; /* FUR_MODULE_CNTRL_CONTROL_t[04:02] - RSVD */ 
    uint32_t slave_cmd                        :  1; /* FUR_MODULE_CNTRL_CONTROL_t[05] - WO */ 
    uint32_t reserved_06                      :  6; /* FUR_MODULE_CNTRL_CONTROL_t[11:06] - RSVD */ 
    uint32_t sl_dat_cnt                       :  1; /* FUR_MODULE_CNTRL_CONTROL_t[12] - WO */ 
    uint32_t sl_add_cnt                       :  1; /* FUR_MODULE_CNTRL_CONTROL_t[13] - WO */ 
    uint32_t i2cflush                         :  1; /* FUR_MODULE_CNTRL_CONTROL_t[14] - WO */ 
    uint32_t i2c_en                           :  1; /* FUR_MODULE_CNTRL_CONTROL_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_MODULE_CNTRL_STATUS_t[15:03] - RSVD */ 
    uint32_t i2cm_stat                        :  2; /* FUR_MODULE_CNTRL_STATUS_t[02:01] - RO */ 
    uint32_t xaction_done                     :  1; /* FUR_MODULE_CNTRL_STATUS_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xaction_done                     :  1; /* FUR_MODULE_CNTRL_STATUS_t[00] - RO */ 
    uint32_t i2cm_stat                        :  2; /* FUR_MODULE_CNTRL_STATUS_t[02:01] - RO */ 
    uint32_t reserved_03                      : 13; /* FUR_MODULE_CNTRL_STATUS_t[15:03] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_STATUS_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* FUR_MODULE_CNTRL_XFER_COUNT_t[15:13] - RSVD */ 
    uint32_t chk_live_status                  :  1; /* FUR_MODULE_CNTRL_XFER_COUNT_t[12] - WO */ 
    uint32_t page_2ld                         :  4; /* FUR_MODULE_CNTRL_XFER_COUNT_t[11:08] - WO */ 
    uint32_t xfer_cnt                         :  8; /* FUR_MODULE_CNTRL_XFER_COUNT_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xfer_cnt                         :  8; /* FUR_MODULE_CNTRL_XFER_COUNT_t[07:00] - WO */ 
    uint32_t page_2ld                         :  4; /* FUR_MODULE_CNTRL_XFER_COUNT_t[11:08] - WO */ 
    uint32_t chk_live_status                  :  1; /* FUR_MODULE_CNTRL_XFER_COUNT_t[12] - WO */ 
    uint32_t reserved_13                      :  3; /* FUR_MODULE_CNTRL_XFER_COUNT_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_XFER_COUNT_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t slave_addr                       : 16; /* FUR_MODULE_CNTRL_ADDRESS_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_addr                       : 16; /* FUR_MODULE_CNTRL_ADDRESS_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_ADDRESS_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t xfer_addr                        : 16; /* FUR_MODULE_CNTRL_XFER_ADDR_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t xfer_addr                        : 16; /* FUR_MODULE_CNTRL_XFER_ADDR_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_XFER_ADDR_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t sl_dev_add                       :  7; /* FUR_MODULE_CNTRL_DEV_ID_t[15:09] - WO */ 
    uint32_t i2c_speed                        :  1; /* FUR_MODULE_CNTRL_DEV_ID_t[08] - WO */ 
    uint32_t slave_addr_msb                   :  8; /* FUR_MODULE_CNTRL_DEV_ID_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t slave_addr_msb                   :  8; /* FUR_MODULE_CNTRL_DEV_ID_t[07:00] - WO */ 
    uint32_t i2c_speed                        :  1; /* FUR_MODULE_CNTRL_DEV_ID_t[08] - WO */ 
    uint32_t sl_dev_add                       :  7; /* FUR_MODULE_CNTRL_DEV_ID_t[15:09] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_DEV_ID_t;



/*-----------------------------------------------*/
/*   Structs for FUR_MODULE_CNTRL_RAM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR0_t[15:08] - RSVD */ 
    uint32_t nvr0                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR0_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr0                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR0_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR0_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR0_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR1_t[15:08] - RSVD */ 
    uint32_t nvr1                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR1_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr1                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR1_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR1_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR1_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR2_t[15:08] - RSVD */ 
    uint32_t nvr2                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR2_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr2                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR2_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR2_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR2_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR3_t[15:08] - RSVD */ 
    uint32_t nvr3                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR3_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr3                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR3_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR3_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR3_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR4_t[15:08] - RSVD */ 
    uint32_t nvr4                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR4_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr4                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR4_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR4_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR4_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR5_t[15:08] - RSVD */ 
    uint32_t nvr5                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR5_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr5                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR5_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR5_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR5_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR6_t[15:08] - RSVD */ 
    uint32_t nvr6                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR6_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr6                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR6_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR6_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR6_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR7_t[15:08] - RSVD */ 
    uint32_t nvr7                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR7_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr7                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR7_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR7_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR7_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR8_t[15:08] - RSVD */ 
    uint32_t nvr8                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR8_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr8                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR8_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR8_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR8_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR9_t[15:08] - RSVD */ 
    uint32_t nvr9                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR9_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr9                             :  8; /* FUR_MODULE_CNTRL_RAM_NVR9_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR9_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR9_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR10_t[15:08] - RSVD */ 
    uint32_t nvr10                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR10_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr10                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR10_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR10_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR10_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR11_t[15:08] - RSVD */ 
    uint32_t nvr11                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR11_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr11                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR11_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR11_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR11_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR12_t[15:08] - RSVD */ 
    uint32_t nvr12                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR12_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr12                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR12_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR12_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR12_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR13_t[15:08] - RSVD */ 
    uint32_t nvr13                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR13_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr13                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR13_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR13_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR13_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR14_t[15:08] - RSVD */ 
    uint32_t nvr14                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR14_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr14                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR14_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR14_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR14_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR15_t[15:08] - RSVD */ 
    uint32_t nvr15                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR15_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr15                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR15_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR15_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR15_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR16_t[15:08] - RSVD */ 
    uint32_t nvr16                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR16_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr16                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR16_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR16_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR16_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR17_t[15:08] - RSVD */ 
    uint32_t nvr17                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR17_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr17                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR17_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR17_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR17_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR18_t[15:08] - RSVD */ 
    uint32_t nvr18                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR18_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr18                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR18_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR18_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR18_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR19_t[15:08] - RSVD */ 
    uint32_t nvr19                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR19_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr19                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR19_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR19_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR19_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR20_t[15:08] - RSVD */ 
    uint32_t nvr20                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR20_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr20                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR20_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR20_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR20_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR21_t[15:08] - RSVD */ 
    uint32_t nvr21                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR21_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr21                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR21_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR21_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR21_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR22_t[15:08] - RSVD */ 
    uint32_t nvr22                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR22_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr22                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR22_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR22_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR22_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR23_t[15:08] - RSVD */ 
    uint32_t nvr23                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR23_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr23                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR23_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR23_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR23_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR24_t[15:08] - RSVD */ 
    uint32_t nvr24                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR24_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr24                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR24_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR24_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR24_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR25_t[15:08] - RSVD */ 
    uint32_t nvr25                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR25_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr25                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR25_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR25_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR25_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR26_t[15:08] - RSVD */ 
    uint32_t nvr26                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR26_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr26                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR26_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR26_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR26_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR27_t[15:08] - RSVD */ 
    uint32_t nvr27                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR27_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr27                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR27_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR27_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR27_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR28_t[15:08] - RSVD */ 
    uint32_t nvr28                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR28_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr28                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR28_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR28_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR28_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR29_t[15:08] - RSVD */ 
    uint32_t nvr29                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR29_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr29                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR29_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR29_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR29_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR30_t[15:08] - RSVD */ 
    uint32_t nvr30                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR30_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr30                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR30_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR30_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR30_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR31_t[15:08] - RSVD */ 
    uint32_t nvr31                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR31_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr31                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR31_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR31_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR31_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR32_t[15:08] - RSVD */ 
    uint32_t nvr32                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR32_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr32                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR32_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR32_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR32_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR33_t[15:08] - RSVD */ 
    uint32_t nvr33                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR33_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr33                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR33_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR33_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR33_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR34_t[15:08] - RSVD */ 
    uint32_t nvr34                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR34_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr34                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR34_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR34_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR34_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR35_t[15:08] - RSVD */ 
    uint32_t nvr35                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR35_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr35                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR35_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR35_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR35_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR36_t[15:08] - RSVD */ 
    uint32_t nvr36                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR36_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr36                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR36_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR36_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR36_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR37_t[15:08] - RSVD */ 
    uint32_t nvr37                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR37_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr37                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR37_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR37_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR37_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR38_t[15:08] - RSVD */ 
    uint32_t nvr38                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR38_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr38                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR38_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR38_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR38_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR39_t[15:08] - RSVD */ 
    uint32_t nvr39                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR39_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr39                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR39_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR39_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR39_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR40_t[15:08] - RSVD */ 
    uint32_t nvr40                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR40_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr40                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR40_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR40_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR40_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR41_t[15:08] - RSVD */ 
    uint32_t nvr41                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR41_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr41                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR41_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR41_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR41_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR42_t[15:08] - RSVD */ 
    uint32_t nvr42                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR42_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr42                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR42_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR42_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR42_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR43_t[15:08] - RSVD */ 
    uint32_t nvr43                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR43_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr43                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR43_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR43_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR43_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR44_t[15:08] - RSVD */ 
    uint32_t nvr44                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR44_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr44                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR44_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR44_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR44_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR45_t[15:08] - RSVD */ 
    uint32_t nvr45                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR45_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr45                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR45_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR45_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR45_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR46_t[15:08] - RSVD */ 
    uint32_t nvr46                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR46_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr46                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR46_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR46_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR46_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR47_t[15:08] - RSVD */ 
    uint32_t nvr47                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR47_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr47                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR47_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR47_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR47_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR48_t[15:08] - RSVD */ 
    uint32_t nvr48                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR48_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr48                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR48_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR48_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR48_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR49_t[15:08] - RSVD */ 
    uint32_t nvr49                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR49_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr49                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR49_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR49_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR49_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR50_t[15:08] - RSVD */ 
    uint32_t nvr50                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR50_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr50                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR50_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR50_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR50_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR51_t[15:08] - RSVD */ 
    uint32_t nvr51                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR51_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr51                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR51_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR51_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR51_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR52_t[15:08] - RSVD */ 
    uint32_t nvr52                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR52_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr52                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR52_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR52_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR52_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR53_t[15:08] - RSVD */ 
    uint32_t nvr53                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR53_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr53                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR53_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR53_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR53_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR54_t[15:08] - RSVD */ 
    uint32_t nvr54                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR54_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr54                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR54_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR54_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR54_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR55_t[15:08] - RSVD */ 
    uint32_t nvr55                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR55_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr55                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR55_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR55_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR55_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR56_t[15:08] - RSVD */ 
    uint32_t nvr56                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR56_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr56                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR56_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR56_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR56_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR57_t[15:08] - RSVD */ 
    uint32_t nvr57                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR57_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr57                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR57_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR57_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR57_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR58_t[15:08] - RSVD */ 
    uint32_t nvr58                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR58_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr58                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR58_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR58_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR58_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR59_t[15:08] - RSVD */ 
    uint32_t nvr59                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR59_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr59                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR59_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR59_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR59_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR60_t[15:08] - RSVD */ 
    uint32_t nvr60                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR60_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr60                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR60_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR60_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR60_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR61_t[15:08] - RSVD */ 
    uint32_t nvr61                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR61_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr61                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR61_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR61_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR61_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR62_t[15:08] - RSVD */ 
    uint32_t nvr62                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR62_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr62                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR62_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR62_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR62_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR63_t[15:08] - RSVD */ 
    uint32_t nvr63                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR63_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr63                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR63_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR63_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR63_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR64_t[15:08] - RSVD */ 
    uint32_t nvr64                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR64_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr64                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR64_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR64_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR64_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR65_t[15:08] - RSVD */ 
    uint32_t nvr65                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR65_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr65                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR65_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR65_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR65_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR66_t[15:08] - RSVD */ 
    uint32_t nvr66                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR66_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr66                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR66_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR66_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR66_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR67_t[15:08] - RSVD */ 
    uint32_t nvr67                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR67_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr67                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR67_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR67_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR67_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR68_t[15:08] - RSVD */ 
    uint32_t nvr68                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR68_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr68                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR68_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR68_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR68_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR69_t[15:08] - RSVD */ 
    uint32_t nvr69                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR69_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr69                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR69_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR69_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR69_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR70_t[15:08] - RSVD */ 
    uint32_t nvr70                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR70_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr70                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR70_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR70_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR70_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR71_t[15:08] - RSVD */ 
    uint32_t nvr71                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR71_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr71                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR71_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR71_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR71_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR72_t[15:08] - RSVD */ 
    uint32_t nvr72                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR72_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr72                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR72_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR72_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR72_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR73_t[15:08] - RSVD */ 
    uint32_t nvr73                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR73_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr73                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR73_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR73_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR73_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR74_t[15:08] - RSVD */ 
    uint32_t nvr74                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR74_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr74                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR74_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR74_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR74_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR75_t[15:08] - RSVD */ 
    uint32_t nvr75                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR75_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr75                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR75_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR75_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR75_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR76_t[15:08] - RSVD */ 
    uint32_t nvr76                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR76_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr76                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR76_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR76_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR76_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR77_t[15:08] - RSVD */ 
    uint32_t nvr77                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR77_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr77                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR77_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR77_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR77_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR78_t[15:08] - RSVD */ 
    uint32_t nvr78                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR78_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr78                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR78_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR78_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR78_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR79_t[15:08] - RSVD */ 
    uint32_t nvr79                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR79_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr79                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR79_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR79_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR79_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR80_t[15:08] - RSVD */ 
    uint32_t nvr80                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR80_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr80                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR80_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR80_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR80_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR81_t[15:08] - RSVD */ 
    uint32_t nvr81                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR81_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr81                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR81_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR81_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR81_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR82_t[15:08] - RSVD */ 
    uint32_t nvr82                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR82_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr82                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR82_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR82_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR82_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR83_t[15:08] - RSVD */ 
    uint32_t nvr83                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR83_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr83                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR83_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR83_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR83_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR84_t[15:08] - RSVD */ 
    uint32_t nvr84                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR84_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr84                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR84_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR84_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR84_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR85_t[15:08] - RSVD */ 
    uint32_t nvr85                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR85_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr85                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR85_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR85_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR85_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR86_t[15:08] - RSVD */ 
    uint32_t nvr86                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR86_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr86                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR86_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR86_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR86_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR87_t[15:08] - RSVD */ 
    uint32_t nvr87                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR87_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr87                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR87_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR87_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR87_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR88_t[15:08] - RSVD */ 
    uint32_t nvr88                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR88_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr88                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR88_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR88_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR88_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR89_t[15:08] - RSVD */ 
    uint32_t nvr89                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR89_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr89                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR89_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR89_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR89_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR90_t[15:08] - RSVD */ 
    uint32_t nvr90                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR90_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr90                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR90_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR90_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR90_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR91_t[15:08] - RSVD */ 
    uint32_t nvr91                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR91_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr91                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR91_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR91_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR91_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR92_t[15:08] - RSVD */ 
    uint32_t nvr92                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR92_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr92                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR92_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR92_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR92_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR93_t[15:08] - RSVD */ 
    uint32_t nvr93                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR93_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr93                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR93_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR93_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR93_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR94_t[15:08] - RSVD */ 
    uint32_t nvr94                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR94_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr94                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR94_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR94_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR94_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR95_t[15:08] - RSVD */ 
    uint32_t nvr95                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR95_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr95                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR95_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR95_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR95_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR96_t[15:08] - RSVD */ 
    uint32_t nvr96                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR96_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr96                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR96_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR96_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR96_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR97_t[15:08] - RSVD */ 
    uint32_t nvr97                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR97_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr97                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR97_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR97_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR97_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR98_t[15:08] - RSVD */ 
    uint32_t nvr98                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR98_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr98                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR98_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR98_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR98_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR99_t[15:08] - RSVD */ 
    uint32_t nvr99                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR99_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr99                            :  8; /* FUR_MODULE_CNTRL_RAM_NVR99_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR99_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR99_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR100_t[15:08] - RSVD */ 
    uint32_t nvr100                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR100_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr100                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR100_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR100_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR100_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR101_t[15:08] - RSVD */ 
    uint32_t nvr101                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR101_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr101                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR101_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR101_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR101_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR102_t[15:08] - RSVD */ 
    uint32_t nvr102                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR102_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr102                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR102_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR102_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR102_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR103_t[15:08] - RSVD */ 
    uint32_t nvr103                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR103_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr103                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR103_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR103_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR103_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR104_t[15:08] - RSVD */ 
    uint32_t nvr104                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR104_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr104                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR104_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR104_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR104_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR105_t[15:08] - RSVD */ 
    uint32_t nvr105                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR105_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr105                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR105_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR105_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR105_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR106_t[15:08] - RSVD */ 
    uint32_t nvr106                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR106_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr106                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR106_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR106_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR106_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR107_t[15:08] - RSVD */ 
    uint32_t nvr107                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR107_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr107                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR107_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR107_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR107_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR108_t[15:08] - RSVD */ 
    uint32_t nvr108                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR108_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr108                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR108_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR108_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR108_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR109_t[15:08] - RSVD */ 
    uint32_t nvr109                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR109_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr109                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR109_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR109_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR109_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR110_t[15:08] - RSVD */ 
    uint32_t nvr110                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR110_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr110                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR110_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR110_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR110_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR111_t[15:08] - RSVD */ 
    uint32_t nvr111                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR111_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr111                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR111_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR111_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR111_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR112_t[15:08] - RSVD */ 
    uint32_t nvr112                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR112_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr112                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR112_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR112_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR112_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR113_t[15:08] - RSVD */ 
    uint32_t nvr113                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR113_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr113                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR113_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR113_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR113_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR114_t[15:08] - RSVD */ 
    uint32_t nvr114                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR114_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr114                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR114_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR114_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR114_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR115_t[15:08] - RSVD */ 
    uint32_t nvr115                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR115_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr115                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR115_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR115_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR115_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR116_t[15:08] - RSVD */ 
    uint32_t nvr116                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR116_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr116                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR116_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR116_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR116_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR117_t[15:08] - RSVD */ 
    uint32_t nvr117                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR117_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr117                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR117_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR117_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR117_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR118_t[15:08] - RSVD */ 
    uint32_t nvr118                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR118_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr118                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR118_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR118_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR118_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR119_t[15:08] - RSVD */ 
    uint32_t nvr119                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR119_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr119                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR119_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR119_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR119_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR120_t[15:08] - RSVD */ 
    uint32_t nvr120                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR120_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr120                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR120_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR120_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR120_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR121_t[15:08] - RSVD */ 
    uint32_t nvr121                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR121_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr121                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR121_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR121_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR121_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR122_t[15:08] - RSVD */ 
    uint32_t nvr122                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR122_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr122                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR122_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR122_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR122_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR123_t[15:08] - RSVD */ 
    uint32_t nvr123                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR123_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr123                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR123_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR123_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR123_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR124_t[15:08] - RSVD */ 
    uint32_t nvr124                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR124_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr124                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR124_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR124_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR124_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR125_t[15:08] - RSVD */ 
    uint32_t nvr125                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR125_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr125                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR125_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR125_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR125_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR126_t[15:08] - RSVD */ 
    uint32_t nvr126                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR126_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr126                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR126_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR126_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR126_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR127_t[15:08] - RSVD */ 
    uint32_t nvr127                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR127_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr127                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR127_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR127_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR127_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR128_t[15:08] - RSVD */ 
    uint32_t nvr128                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR128_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr128                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR128_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR128_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR128_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR129_t[15:08] - RSVD */ 
    uint32_t nvr129                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR129_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr129                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR129_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR129_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR129_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR130_t[15:08] - RSVD */ 
    uint32_t nvr130                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR130_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr130                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR130_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR130_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR130_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR131_t[15:08] - RSVD */ 
    uint32_t nvr131                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR131_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr131                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR131_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR131_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR131_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR132_t[15:08] - RSVD */ 
    uint32_t nvr132                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR132_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr132                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR132_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR132_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR132_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR133_t[15:08] - RSVD */ 
    uint32_t nvr133                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR133_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr133                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR133_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR133_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR133_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR134_t[15:08] - RSVD */ 
    uint32_t nvr134                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR134_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr134                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR134_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR134_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR134_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR135_t[15:08] - RSVD */ 
    uint32_t nvr135                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR135_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr135                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR135_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR135_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR135_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR136_t[15:08] - RSVD */ 
    uint32_t nvr136                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR136_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr136                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR136_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR136_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR136_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR137_t[15:08] - RSVD */ 
    uint32_t nvr137                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR137_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr137                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR137_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR137_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR137_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR138_t[15:08] - RSVD */ 
    uint32_t nvr138                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR138_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr138                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR138_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR138_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR138_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR139_t[15:08] - RSVD */ 
    uint32_t nvr139                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR139_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr139                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR139_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR139_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR139_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR140_t[15:08] - RSVD */ 
    uint32_t nvr140                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR140_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr140                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR140_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR140_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR140_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR141_t[15:08] - RSVD */ 
    uint32_t nvr141                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR141_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr141                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR141_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR141_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR141_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR142_t[15:08] - RSVD */ 
    uint32_t nvr142                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR142_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr142                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR142_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR142_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR142_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR143_t[15:08] - RSVD */ 
    uint32_t nvr143                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR143_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr143                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR143_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR143_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR143_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR144_t[15:08] - RSVD */ 
    uint32_t nvr144                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR144_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr144                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR144_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR144_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR144_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR145_t[15:08] - RSVD */ 
    uint32_t nvr145                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR145_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr145                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR145_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR145_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR145_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR146_t[15:08] - RSVD */ 
    uint32_t nvr146                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR146_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr146                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR146_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR146_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR146_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR147_t[15:08] - RSVD */ 
    uint32_t nvr147                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR147_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr147                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR147_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR147_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR147_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR148_t[15:08] - RSVD */ 
    uint32_t nvr148                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR148_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr148                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR148_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR148_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR148_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR149_t[15:08] - RSVD */ 
    uint32_t nvr149                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR149_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr149                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR149_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR149_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR149_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR150_t[15:08] - RSVD */ 
    uint32_t nvr150                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR150_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr150                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR150_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR150_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR150_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR151_t[15:08] - RSVD */ 
    uint32_t nvr151                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR151_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr151                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR151_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR151_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR151_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR152_t[15:08] - RSVD */ 
    uint32_t nvr152                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR152_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr152                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR152_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR152_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR152_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR153_t[15:08] - RSVD */ 
    uint32_t nvr153                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR153_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr153                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR153_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR153_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR153_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR154_t[15:08] - RSVD */ 
    uint32_t nvr154                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR154_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr154                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR154_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR154_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR154_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR155_t[15:08] - RSVD */ 
    uint32_t nvr155                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR155_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr155                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR155_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR155_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR155_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR156_t[15:08] - RSVD */ 
    uint32_t nvr156                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR156_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr156                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR156_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR156_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR156_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR157_t[15:08] - RSVD */ 
    uint32_t nvr157                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR157_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr157                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR157_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR157_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR157_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR158_t[15:08] - RSVD */ 
    uint32_t nvr158                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR158_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr158                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR158_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR158_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR158_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR159_t[15:08] - RSVD */ 
    uint32_t nvr159                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR159_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr159                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR159_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR159_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR159_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR160_t[15:08] - RSVD */ 
    uint32_t nvr160                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR160_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr160                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR160_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR160_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR160_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR161_t[15:08] - RSVD */ 
    uint32_t nvr161                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR161_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr161                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR161_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR161_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR161_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR162_t[15:08] - RSVD */ 
    uint32_t nvr162                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR162_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr162                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR162_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR162_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR162_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR163_t[15:08] - RSVD */ 
    uint32_t nvr163                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR163_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr163                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR163_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR163_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR163_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR164_t[15:08] - RSVD */ 
    uint32_t nvr164                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR164_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr164                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR164_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR164_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR164_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR165_t[15:08] - RSVD */ 
    uint32_t nvr165                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR165_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr165                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR165_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR165_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR165_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR166_t[15:08] - RSVD */ 
    uint32_t nvr166                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR166_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr166                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR166_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR166_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR166_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR167_t[15:08] - RSVD */ 
    uint32_t nvr167                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR167_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr167                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR167_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR167_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR167_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR168_t[15:08] - RSVD */ 
    uint32_t nvr168                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR168_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr168                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR168_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR168_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR168_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR169_t[15:08] - RSVD */ 
    uint32_t nvr169                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR169_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr169                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR169_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR169_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR169_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR170_t[15:08] - RSVD */ 
    uint32_t nvr170                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR170_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr170                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR170_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR170_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR170_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR171_t[15:08] - RSVD */ 
    uint32_t nvr171                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR171_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr171                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR171_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR171_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR171_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR172_t[15:08] - RSVD */ 
    uint32_t nvr172                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR172_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr172                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR172_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR172_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR172_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR173_t[15:08] - RSVD */ 
    uint32_t nvr173                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR173_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr173                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR173_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR173_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR173_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR174_t[15:08] - RSVD */ 
    uint32_t nvr174                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR174_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr174                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR174_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR174_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR174_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR175_t[15:08] - RSVD */ 
    uint32_t nvr175                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR175_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr175                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR175_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR175_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR175_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR176_t[15:08] - RSVD */ 
    uint32_t nvr176                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR176_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr176                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR176_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR176_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR176_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR177_t[15:08] - RSVD */ 
    uint32_t nvr177                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR177_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr177                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR177_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR177_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR177_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR178_t[15:08] - RSVD */ 
    uint32_t nvr178                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR178_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr178                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR178_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR178_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR178_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR179_t[15:08] - RSVD */ 
    uint32_t nvr179                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR179_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr179                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR179_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR179_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR179_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR180_t[15:08] - RSVD */ 
    uint32_t nvr180                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR180_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr180                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR180_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR180_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR180_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR181_t[15:08] - RSVD */ 
    uint32_t nvr181                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR181_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr181                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR181_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR181_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR181_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR182_t[15:08] - RSVD */ 
    uint32_t nvr182                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR182_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr182                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR182_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR182_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR182_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR183_t[15:08] - RSVD */ 
    uint32_t nvr183                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR183_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr183                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR183_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR183_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR183_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR184_t[15:08] - RSVD */ 
    uint32_t nvr184                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR184_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr184                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR184_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR184_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR184_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR185_t[15:08] - RSVD */ 
    uint32_t nvr185                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR185_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr185                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR185_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR185_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR185_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR186_t[15:08] - RSVD */ 
    uint32_t nvr186                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR186_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr186                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR186_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR186_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR186_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR187_t[15:08] - RSVD */ 
    uint32_t nvr187                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR187_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr187                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR187_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR187_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR187_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR188_t[15:08] - RSVD */ 
    uint32_t nvr188                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR188_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr188                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR188_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR188_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR188_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR189_t[15:08] - RSVD */ 
    uint32_t nvr189                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR189_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr189                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR189_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR189_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR189_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR190_t[15:08] - RSVD */ 
    uint32_t nvr190                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR190_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr190                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR190_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR190_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR190_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR191_t[15:08] - RSVD */ 
    uint32_t nvr191                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR191_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr191                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR191_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR191_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR191_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR192_t[15:08] - RSVD */ 
    uint32_t nvr192                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR192_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr192                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR192_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR192_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR192_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR193_t[15:08] - RSVD */ 
    uint32_t nvr193                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR193_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr193                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR193_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR193_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR193_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR194_t[15:08] - RSVD */ 
    uint32_t nvr194                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR194_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr194                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR194_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR194_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR194_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR195_t[15:08] - RSVD */ 
    uint32_t nvr195                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR195_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr195                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR195_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR195_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR195_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR196_t[15:08] - RSVD */ 
    uint32_t nvr196                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR196_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr196                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR196_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR196_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR196_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR197_t[15:08] - RSVD */ 
    uint32_t nvr197                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR197_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr197                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR197_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR197_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR197_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR198_t[15:08] - RSVD */ 
    uint32_t nvr198                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR198_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr198                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR198_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR198_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR198_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR199_t[15:08] - RSVD */ 
    uint32_t nvr199                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR199_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr199                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR199_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR199_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR199_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR200_t[15:08] - RSVD */ 
    uint32_t nvr200                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR200_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr200                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR200_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR200_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR200_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR201_t[15:08] - RSVD */ 
    uint32_t nvr201                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR201_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr201                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR201_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR201_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR201_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR202_t[15:08] - RSVD */ 
    uint32_t nvr202                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR202_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr202                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR202_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR202_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR202_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR203_t[15:08] - RSVD */ 
    uint32_t nvr203                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR203_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr203                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR203_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR203_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR203_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR204_t[15:08] - RSVD */ 
    uint32_t nvr204                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR204_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr204                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR204_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR204_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR204_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR205_t[15:08] - RSVD */ 
    uint32_t nvr205                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR205_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr205                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR205_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR205_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR205_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR206_t[15:08] - RSVD */ 
    uint32_t nvr206                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR206_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr206                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR206_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR206_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR206_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR207_t[15:08] - RSVD */ 
    uint32_t nvr207                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR207_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr207                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR207_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR207_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR207_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR208_t[15:08] - RSVD */ 
    uint32_t nvr208                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR208_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr208                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR208_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR208_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR208_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR209_t[15:08] - RSVD */ 
    uint32_t nvr209                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR209_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr209                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR209_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR209_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR209_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR210_t[15:08] - RSVD */ 
    uint32_t nvr210                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR210_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr210                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR210_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR210_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR210_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR211_t[15:08] - RSVD */ 
    uint32_t nvr211                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR211_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr211                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR211_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR211_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR211_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR212_t[15:08] - RSVD */ 
    uint32_t nvr212                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR212_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr212                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR212_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR212_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR212_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR213_t[15:08] - RSVD */ 
    uint32_t nvr213                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR213_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr213                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR213_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR213_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR213_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR214_t[15:08] - RSVD */ 
    uint32_t nvr214                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR214_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr214                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR214_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR214_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR214_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR215_t[15:08] - RSVD */ 
    uint32_t nvr215                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR215_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr215                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR215_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR215_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR215_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR216_t[15:08] - RSVD */ 
    uint32_t nvr216                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR216_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr216                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR216_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR216_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR216_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR217_t[15:08] - RSVD */ 
    uint32_t nvr217                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR217_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr217                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR217_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR217_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR217_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR218_t[15:08] - RSVD */ 
    uint32_t nvr218                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR218_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr218                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR218_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR218_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR218_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR219_t[15:08] - RSVD */ 
    uint32_t nvr219                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR219_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr219                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR219_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR219_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR219_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR220_t[15:08] - RSVD */ 
    uint32_t nvr220                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR220_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr220                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR220_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR220_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR220_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR221_t[15:08] - RSVD */ 
    uint32_t nvr221                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR221_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr221                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR221_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR221_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR221_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR222_t[15:08] - RSVD */ 
    uint32_t nvr222                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR222_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr222                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR222_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR222_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR222_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR223_t[15:08] - RSVD */ 
    uint32_t nvr223                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR223_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr223                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR223_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR223_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR223_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR224_t[15:08] - RSVD */ 
    uint32_t nvr224                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR224_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr224                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR224_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR224_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR224_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR225_t[15:08] - RSVD */ 
    uint32_t nvr225                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR225_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr225                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR225_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR225_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR225_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR226_t[15:08] - RSVD */ 
    uint32_t nvr226                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR226_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr226                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR226_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR226_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR226_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR227_t[15:08] - RSVD */ 
    uint32_t nvr227                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR227_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr227                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR227_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR227_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR227_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR228_t[15:08] - RSVD */ 
    uint32_t nvr228                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR228_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr228                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR228_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR228_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR228_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR229_t[15:08] - RSVD */ 
    uint32_t nvr229                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR229_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr229                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR229_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR229_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR229_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR230_t[15:08] - RSVD */ 
    uint32_t nvr230                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR230_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr230                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR230_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR230_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR230_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR231_t[15:08] - RSVD */ 
    uint32_t nvr231                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR231_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr231                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR231_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR231_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR231_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR232_t[15:08] - RSVD */ 
    uint32_t nvr232                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR232_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr232                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR232_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR232_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR232_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR233_t[15:08] - RSVD */ 
    uint32_t nvr233                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR233_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr233                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR233_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR233_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR233_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR234_t[15:08] - RSVD */ 
    uint32_t nvr234                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR234_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr234                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR234_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR234_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR234_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR235_t[15:08] - RSVD */ 
    uint32_t nvr235                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR235_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr235                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR235_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR235_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR235_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR236_t[15:08] - RSVD */ 
    uint32_t nvr236                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR236_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr236                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR236_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR236_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR236_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR237_t[15:08] - RSVD */ 
    uint32_t nvr237                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR237_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr237                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR237_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR237_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR237_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR238_t[15:08] - RSVD */ 
    uint32_t nvr238                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR238_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr238                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR238_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR238_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR238_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR239_t[15:08] - RSVD */ 
    uint32_t nvr239                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR239_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr239                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR239_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR239_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR239_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR240_t[15:08] - RSVD */ 
    uint32_t nvr240                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR240_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr240                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR240_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR240_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR240_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR241_t[15:08] - RSVD */ 
    uint32_t nvr241                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR241_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr241                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR241_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR241_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR241_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR242_t[15:08] - RSVD */ 
    uint32_t nvr242                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR242_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr242                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR242_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR242_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR242_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR243_t[15:08] - RSVD */ 
    uint32_t nvr243                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR243_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr243                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR243_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR243_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR243_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR244_t[15:08] - RSVD */ 
    uint32_t nvr244                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR244_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr244                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR244_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR244_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR244_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR245_t[15:08] - RSVD */ 
    uint32_t nvr245                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR245_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr245                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR245_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR245_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR245_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR246_t[15:08] - RSVD */ 
    uint32_t nvr246                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR246_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr246                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR246_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR246_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR246_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR247_t[15:08] - RSVD */ 
    uint32_t nvr247                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR247_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr247                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR247_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR247_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR247_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR248_t[15:08] - RSVD */ 
    uint32_t nvr248                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR248_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr248                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR248_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR248_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR248_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR249_t[15:08] - RSVD */ 
    uint32_t nvr249                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR249_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr249                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR249_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR249_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR249_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR250_t[15:08] - RSVD */ 
    uint32_t nvr250                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR250_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr250                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR250_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR250_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR250_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR251_t[15:08] - RSVD */ 
    uint32_t nvr251                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR251_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr251                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR251_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR251_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR251_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR252_t[15:08] - RSVD */ 
    uint32_t nvr252                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR252_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr252                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR252_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR252_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR252_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR253_t[15:08] - RSVD */ 
    uint32_t nvr253                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR253_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr253                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR253_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR253_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR253_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR254_t[15:08] - RSVD */ 
    uint32_t nvr254                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR254_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr254                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR254_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR254_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR254_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR255_t[15:08] - RSVD */ 
    uint32_t nvr255                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR255_t[07:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nvr255                           :  8; /* FUR_MODULE_CNTRL_RAM_NVR255_t[07:00] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MODULE_CNTRL_RAM_NVR255_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MODULE_CNTRL_RAM_NVR255_t;



/*-----------------------------------------------*/
/*   Structs for FUR_MISC_CTRL Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t chip_id_15_0                     : 16; /* FUR_MISC_CTRL_chip_id_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t chip_id_15_0                     : 16; /* FUR_MISC_CTRL_chip_id_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_chip_id_t;

typedef FUR_MISC_CTRL_chip_id_t FUR_MISC_CTRL_CHIP_ID_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t chip_id_19_16                    :  4; /* FUR_MISC_CTRL_chip_revision_t[15:12] - RO */ 
    uint32_t reserved_for_eco_08              :  4; /* FUR_MISC_CTRL_chip_revision_t[11:08] - RSVD */ 
    uint32_t chip_rev                         :  8; /* FUR_MISC_CTRL_chip_revision_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t chip_rev                         :  8; /* FUR_MISC_CTRL_chip_revision_t[07:00] - RO */ 
    uint32_t reserved_for_eco_08              :  4; /* FUR_MISC_CTRL_chip_revision_t[11:08] - RSVD */ 
    uint32_t chip_id_19_16                    :  4; /* FUR_MISC_CTRL_chip_revision_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_chip_revision_t;

typedef FUR_MISC_CTRL_chip_revision_t FUR_MISC_CTRL_CHIP_REVISION_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_mode_dec_frc_t[15:08] - RSVD */ 
    uint32_t rg_1gtx_mode_16p5_frc            :  4; /* FUR_MISC_CTRL_mode_dec_frc_t[07:04] - WO */ 
    uint32_t rg_cl91_enabled_frc              :  1; /* FUR_MISC_CTRL_mode_dec_frc_t[03] - WO */ 
    uint32_t reserved_01                      :  2; /* FUR_MISC_CTRL_mode_dec_frc_t[02:01] - RSVD */ 
    uint32_t rg_single_pmd_frc                :  1; /* FUR_MISC_CTRL_mode_dec_frc_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rg_single_pmd_frc                :  1; /* FUR_MISC_CTRL_mode_dec_frc_t[00] - WO */ 
    uint32_t reserved_01                      :  2; /* FUR_MISC_CTRL_mode_dec_frc_t[02:01] - RSVD */ 
    uint32_t rg_cl91_enabled_frc              :  1; /* FUR_MISC_CTRL_mode_dec_frc_t[03] - WO */ 
    uint32_t rg_1gtx_mode_16p5_frc            :  4; /* FUR_MISC_CTRL_mode_dec_frc_t[07:04] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_mode_dec_frc_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_mode_dec_frc_t;

typedef FUR_MISC_CTRL_mode_dec_frc_t FUR_MISC_CTRL_MODE_DEC_FRC_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t udms_en                          :  1; /* FUR_MISC_CTRL_udms_phy_t[15] - WO */ 
    uint32_t reserved_03                      : 12; /* FUR_MISC_CTRL_udms_phy_t[14:03] - RSVD */ 
    uint32_t udms_phy_type                    :  3; /* FUR_MISC_CTRL_udms_phy_t[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t udms_phy_type                    :  3; /* FUR_MISC_CTRL_udms_phy_t[02:00] - WO */ 
    uint32_t reserved_03                      : 12; /* FUR_MISC_CTRL_udms_phy_t[14:03] - RSVD */ 
    uint32_t udms_en                          :  1; /* FUR_MISC_CTRL_udms_phy_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_udms_phy_t;

typedef FUR_MISC_CTRL_udms_phy_t FUR_MISC_CTRL_UDMS_PHY_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t udms_ln3_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[15:12] - WO */ 
    uint32_t udms_ln2_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[11:08] - WO */ 
    uint32_t udms_ln1_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[07:04] - WO */ 
    uint32_t udms_ln0_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t udms_ln0_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[03:00] - WO */ 
    uint32_t udms_ln1_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[07:04] - WO */ 
    uint32_t udms_ln2_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[11:08] - WO */ 
    uint32_t udms_ln3_lnk_type                :  4; /* FUR_MISC_CTRL_udms_link_t[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_udms_link_t;

typedef FUR_MISC_CTRL_udms_link_t FUR_MISC_CTRL_UDMS_LINK_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_mode_dec_frc_val_t[15:08] - RSVD */ 
    uint32_t rg_1gtx_mode_16p5_frc_val        :  4; /* FUR_MISC_CTRL_mode_dec_frc_val_t[07:04] - WO */ 
    uint32_t rg_cl91_enabled_frc_val          :  1; /* FUR_MISC_CTRL_mode_dec_frc_val_t[03] - WO */ 
    uint32_t reserved_01                      :  2; /* FUR_MISC_CTRL_mode_dec_frc_val_t[02:01] - RSVD */ 
    uint32_t rg_single_pmd_frc_val            :  1; /* FUR_MISC_CTRL_mode_dec_frc_val_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rg_single_pmd_frc_val            :  1; /* FUR_MISC_CTRL_mode_dec_frc_val_t[00] - WO */ 
    uint32_t reserved_01                      :  2; /* FUR_MISC_CTRL_mode_dec_frc_val_t[02:01] - RSVD */ 
    uint32_t rg_cl91_enabled_frc_val          :  1; /* FUR_MISC_CTRL_mode_dec_frc_val_t[03] - WO */ 
    uint32_t rg_1gtx_mode_16p5_frc_val        :  4; /* FUR_MISC_CTRL_mode_dec_frc_val_t[07:04] - WO */ 
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_mode_dec_frc_val_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_mode_dec_frc_val_t;

typedef FUR_MISC_CTRL_mode_dec_frc_val_t FUR_MISC_CTRL_MODE_DEC_FRC_VAL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[15] - RSVD */ 
    uint32_t ln0_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[14:12] - RO */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[11] - RSVD */ 
    uint32_t ln1_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[10:08] - RO */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[07] - RSVD */ 
    uint32_t ln2_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[06:04] - RO */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[03] - RSVD */ 
    uint32_t ln3_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[02:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln3_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[02:00] - RO */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[03] - RSVD */ 
    uint32_t ln2_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[06:04] - RO */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[07] - RSVD */ 
    uint32_t ln1_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[10:08] - RO */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[11] - RSVD */ 
    uint32_t ln0_phy_status                   :  3; /* FUR_MISC_CTRL_phy_type_status_t[14:12] - RO */ 
    uint32_t reserved_15                      :  1; /* FUR_MISC_CTRL_phy_type_status_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_phy_type_status_t;

typedef FUR_MISC_CTRL_phy_type_status_t FUR_MISC_CTRL_PHY_TYPE_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t ln3_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[15:12] - RO */ 
    uint32_t ln2_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[11:08] - RO */ 
    uint32_t ln1_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[07:04] - RO */ 
    uint32_t ln0_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln0_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[03:00] - RO */ 
    uint32_t ln1_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[07:04] - RO */ 
    uint32_t ln2_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[11:08] - RO */ 
    uint32_t ln3_lnk_status                   :  4; /* FUR_MISC_CTRL_link_type_status_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_link_type_status_t;

typedef FUR_MISC_CTRL_link_type_status_t FUR_MISC_CTRL_LINK_TYPE_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[15:10] - RSVD */ 
    uint32_t twolane_pmd_prt1_ln0_on_pl       :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[09:08] - WO */ 
    uint32_t reserved_06                      :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[07:06] - RSVD */ 
    uint32_t twolane_pmd_prt2_ln0_on_pl       :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[05:04] - WO */ 
    uint32_t reserved_02                      :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[03:02] - RSVD */ 
    uint32_t single_pmd_prt1_ln0_on_pl        :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t single_pmd_prt1_ln0_on_pl        :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[01:00] - WO */ 
    uint32_t reserved_02                      :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[03:02] - RSVD */ 
    uint32_t twolane_pmd_prt2_ln0_on_pl       :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[05:04] - WO */ 
    uint32_t reserved_06                      :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[07:06] - RSVD */ 
    uint32_t twolane_pmd_prt1_ln0_on_pl       :  2; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[09:08] - WO */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_logic_to_phy_ln0_map_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_logic_to_phy_ln0_map_t;

typedef FUR_MISC_CTRL_logic_to_phy_ln0_map_t FUR_MISC_CTRL_LOGIC_TO_PHY_LN0_MAP_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eisr_t[15:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[08] - RSVD */ 
    uint32_t m0_mst_msgout_intr               :  1; /* FUR_MISC_CTRL_m0_eisr_t[07] - WO */ 
    uint32_t m0_slv_msgout_intr               :  1; /* FUR_MISC_CTRL_m0_eisr_t[06] - WO */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[05] - RSVD */ 
    uint32_t m0_slv_msgout_intr               :  1; /* FUR_MISC_CTRL_m0_eisr_t[06] - WO */ 
    uint32_t m0_mst_msgout_intr               :  1; /* FUR_MISC_CTRL_m0_eisr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eisr_t[11] - RSVD */ 
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eisr_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_m0_eisr_t;

typedef FUR_MISC_CTRL_m0_eisr_t FUR_MISC_CTRL_M0_EISR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eipr_t[15:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[08] - RSVD */ 
    uint32_t p_m0_mst_msgout_intr             :  1; /* FUR_MISC_CTRL_m0_eipr_t[07] - RO */ 
    uint32_t p_m0_slv_msgout_intr             :  1; /* FUR_MISC_CTRL_m0_eipr_t[06] - RO */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[05] - RSVD */ 
    uint32_t p_m0_slv_msgout_intr             :  1; /* FUR_MISC_CTRL_m0_eipr_t[06] - RO */ 
    uint32_t p_m0_mst_msgout_intr             :  1; /* FUR_MISC_CTRL_m0_eipr_t[07] - RO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eipr_t[11] - RSVD */ 
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eipr_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_m0_eipr_t;

typedef FUR_MISC_CTRL_m0_eipr_t FUR_MISC_CTRL_M0_EIPR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eimr_t[15:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[08] - RSVD */ 
    uint32_t mask_m0_mst_msgout_intr          :  1; /* FUR_MISC_CTRL_m0_eimr_t[07] - WO */ 
    uint32_t mask_m0_slv_msgout_intr          :  1; /* FUR_MISC_CTRL_m0_eimr_t[06] - WO */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[05] - RSVD */ 
    uint32_t mask_m0_slv_msgout_intr          :  1; /* FUR_MISC_CTRL_m0_eimr_t[06] - WO */ 
    uint32_t mask_m0_mst_msgout_intr          :  1; /* FUR_MISC_CTRL_m0_eimr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* FUR_MISC_CTRL_m0_eimr_t[11] - RSVD */ 
    uint32_t reserved_12                      :  4; /* FUR_MISC_CTRL_m0_eimr_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_m0_eimr_t;

typedef FUR_MISC_CTRL_m0_eimr_t FUR_MISC_CTRL_M0_EIMR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eisr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[08] - RSVD */ 
    uint32_t sys_pll_lock_found               :  1; /* FUR_MISC_CTRL_sf_eisr_t[07] - WO */ 
    uint32_t sys_pll_lock_lost                :  1; /* FUR_MISC_CTRL_sf_eisr_t[06] - WO */ 
    uint32_t sys_rx_sigdet_found              :  1; /* FUR_MISC_CTRL_sf_eisr_t[05] - WO */ 
    uint32_t sys_rx_sigdet_lost               :  1; /* FUR_MISC_CTRL_sf_eisr_t[04] - WO */ 
    uint32_t sys_pmd_lock_found               :  1; /* FUR_MISC_CTRL_sf_eisr_t[03] - WO */ 
    uint32_t sys_pmd_lock_lost                :  1; /* FUR_MISC_CTRL_sf_eisr_t[02] - WO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[01] - RSVD */ 
    uint32_t sys_pmd_lock_lost                :  1; /* FUR_MISC_CTRL_sf_eisr_t[02] - WO */ 
    uint32_t sys_pmd_lock_found               :  1; /* FUR_MISC_CTRL_sf_eisr_t[03] - WO */ 
    uint32_t sys_rx_sigdet_lost               :  1; /* FUR_MISC_CTRL_sf_eisr_t[04] - WO */ 
    uint32_t sys_rx_sigdet_found              :  1; /* FUR_MISC_CTRL_sf_eisr_t[05] - WO */ 
    uint32_t sys_pll_lock_lost                :  1; /* FUR_MISC_CTRL_sf_eisr_t[06] - WO */ 
    uint32_t sys_pll_lock_found               :  1; /* FUR_MISC_CTRL_sf_eisr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eisr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eisr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_sf_eisr_t;

typedef FUR_MISC_CTRL_sf_eisr_t FUR_MISC_CTRL_SF_EISR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eipr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[08] - RSVD */ 
    uint32_t p_sys_pll_lock_found             :  1; /* FUR_MISC_CTRL_sf_eipr_t[07] - RO */ 
    uint32_t p_sys_pll_lock_lost              :  1; /* FUR_MISC_CTRL_sf_eipr_t[06] - RO */ 
    uint32_t p_sys_rx_sigdet_found            :  1; /* FUR_MISC_CTRL_sf_eipr_t[05] - RO */ 
    uint32_t p_sys_rx_sigdet_lost             :  1; /* FUR_MISC_CTRL_sf_eipr_t[04] - RO */ 
    uint32_t p_sys_pmd_lock_found             :  1; /* FUR_MISC_CTRL_sf_eipr_t[03] - RO */ 
    uint32_t p_sys_pmd_lock_lost              :  1; /* FUR_MISC_CTRL_sf_eipr_t[02] - RO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[01] - RSVD */ 
    uint32_t p_sys_pmd_lock_lost              :  1; /* FUR_MISC_CTRL_sf_eipr_t[02] - RO */ 
    uint32_t p_sys_pmd_lock_found             :  1; /* FUR_MISC_CTRL_sf_eipr_t[03] - RO */ 
    uint32_t p_sys_rx_sigdet_lost             :  1; /* FUR_MISC_CTRL_sf_eipr_t[04] - RO */ 
    uint32_t p_sys_rx_sigdet_found            :  1; /* FUR_MISC_CTRL_sf_eipr_t[05] - RO */ 
    uint32_t p_sys_pll_lock_lost              :  1; /* FUR_MISC_CTRL_sf_eipr_t[06] - RO */ 
    uint32_t p_sys_pll_lock_found             :  1; /* FUR_MISC_CTRL_sf_eipr_t[07] - RO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eipr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eipr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_sf_eipr_t;

typedef FUR_MISC_CTRL_sf_eipr_t FUR_MISC_CTRL_SF_EIPR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eimr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[08] - RSVD */ 
    uint32_t mask_sys_pll_lock_found          :  1; /* FUR_MISC_CTRL_sf_eimr_t[07] - WO */ 
    uint32_t mask_sys_pll_lock_lost           :  1; /* FUR_MISC_CTRL_sf_eimr_t[06] - WO */ 
    uint32_t mask_sys_rx_sigdet_found         :  1; /* FUR_MISC_CTRL_sf_eimr_t[05] - WO */ 
    uint32_t mask_sys_rx_sigdet_lost          :  1; /* FUR_MISC_CTRL_sf_eimr_t[04] - WO */ 
    uint32_t mask_sys_pmd_lock_found          :  1; /* FUR_MISC_CTRL_sf_eimr_t[03] - WO */ 
    uint32_t mask_sys_pmd_lock_lost           :  1; /* FUR_MISC_CTRL_sf_eimr_t[02] - WO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[01] - RSVD */ 
    uint32_t mask_sys_pmd_lock_lost           :  1; /* FUR_MISC_CTRL_sf_eimr_t[02] - WO */ 
    uint32_t mask_sys_pmd_lock_found          :  1; /* FUR_MISC_CTRL_sf_eimr_t[03] - WO */ 
    uint32_t mask_sys_rx_sigdet_lost          :  1; /* FUR_MISC_CTRL_sf_eimr_t[04] - WO */ 
    uint32_t mask_sys_rx_sigdet_found         :  1; /* FUR_MISC_CTRL_sf_eimr_t[05] - WO */ 
    uint32_t mask_sys_pll_lock_lost           :  1; /* FUR_MISC_CTRL_sf_eimr_t[06] - WO */ 
    uint32_t mask_sys_pll_lock_found          :  1; /* FUR_MISC_CTRL_sf_eimr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_sf_eimr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_sf_eimr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_sf_eimr_t;

typedef FUR_MISC_CTRL_sf_eimr_t FUR_MISC_CTRL_SF_EIMR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eisr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[08] - RSVD */ 
    uint32_t line_pll_lock_found              :  1; /* FUR_MISC_CTRL_lf_eisr_t[07] - WO */ 
    uint32_t line_pll_lock_lost               :  1; /* FUR_MISC_CTRL_lf_eisr_t[06] - WO */ 
    uint32_t line_rx_sigdet_found             :  1; /* FUR_MISC_CTRL_lf_eisr_t[05] - WO */ 
    uint32_t line_rx_sigdet_lost              :  1; /* FUR_MISC_CTRL_lf_eisr_t[04] - WO */ 
    uint32_t line_pmd_lock_found              :  1; /* FUR_MISC_CTRL_lf_eisr_t[03] - WO */ 
    uint32_t line_pmd_lock_lost               :  1; /* FUR_MISC_CTRL_lf_eisr_t[02] - WO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[01] - RSVD */ 
    uint32_t line_pmd_lock_lost               :  1; /* FUR_MISC_CTRL_lf_eisr_t[02] - WO */ 
    uint32_t line_pmd_lock_found              :  1; /* FUR_MISC_CTRL_lf_eisr_t[03] - WO */ 
    uint32_t line_rx_sigdet_lost              :  1; /* FUR_MISC_CTRL_lf_eisr_t[04] - WO */ 
    uint32_t line_rx_sigdet_found             :  1; /* FUR_MISC_CTRL_lf_eisr_t[05] - WO */ 
    uint32_t line_pll_lock_lost               :  1; /* FUR_MISC_CTRL_lf_eisr_t[06] - WO */ 
    uint32_t line_pll_lock_found              :  1; /* FUR_MISC_CTRL_lf_eisr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eisr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eisr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_lf_eisr_t;

typedef FUR_MISC_CTRL_lf_eisr_t FUR_MISC_CTRL_LF_EISR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eipr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[08] - RSVD */ 
    uint32_t p_line_pll_lock_found            :  1; /* FUR_MISC_CTRL_lf_eipr_t[07] - RO */ 
    uint32_t p_line_pll_lock_lost             :  1; /* FUR_MISC_CTRL_lf_eipr_t[06] - RO */ 
    uint32_t p_line_rx_sigdet_found           :  1; /* FUR_MISC_CTRL_lf_eipr_t[05] - RO */ 
    uint32_t p_line_rx_sigdet_lost            :  1; /* FUR_MISC_CTRL_lf_eipr_t[04] - RO */ 
    uint32_t p_line_pmd_lock_found            :  1; /* FUR_MISC_CTRL_lf_eipr_t[03] - RO */ 
    uint32_t p_line_pmd_lock_lost             :  1; /* FUR_MISC_CTRL_lf_eipr_t[02] - RO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[01] - RSVD */ 
    uint32_t p_line_pmd_lock_lost             :  1; /* FUR_MISC_CTRL_lf_eipr_t[02] - RO */ 
    uint32_t p_line_pmd_lock_found            :  1; /* FUR_MISC_CTRL_lf_eipr_t[03] - RO */ 
    uint32_t p_line_rx_sigdet_lost            :  1; /* FUR_MISC_CTRL_lf_eipr_t[04] - RO */ 
    uint32_t p_line_rx_sigdet_found           :  1; /* FUR_MISC_CTRL_lf_eipr_t[05] - RO */ 
    uint32_t p_line_pll_lock_lost             :  1; /* FUR_MISC_CTRL_lf_eipr_t[06] - RO */ 
    uint32_t p_line_pll_lock_found            :  1; /* FUR_MISC_CTRL_lf_eipr_t[07] - RO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eipr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eipr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_lf_eipr_t;

typedef FUR_MISC_CTRL_lf_eipr_t FUR_MISC_CTRL_LF_EIPR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eimr_t[15:10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[08] - RSVD */ 
    uint32_t mask_line_pll_lock_found         :  1; /* FUR_MISC_CTRL_lf_eimr_t[07] - WO */ 
    uint32_t mask_line_pll_lock_lost          :  1; /* FUR_MISC_CTRL_lf_eimr_t[06] - WO */ 
    uint32_t mask_line_rx_sigdet_found        :  1; /* FUR_MISC_CTRL_lf_eimr_t[05] - WO */ 
    uint32_t mask_line_rx_sigdet_lost         :  1; /* FUR_MISC_CTRL_lf_eimr_t[04] - WO */ 
    uint32_t mask_line_pmd_lock_found         :  1; /* FUR_MISC_CTRL_lf_eimr_t[03] - WO */ 
    uint32_t mask_line_pmd_lock_lost          :  1; /* FUR_MISC_CTRL_lf_eimr_t[02] - WO */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[01] - RSVD */ 
    uint32_t mask_line_pmd_lock_lost          :  1; /* FUR_MISC_CTRL_lf_eimr_t[02] - WO */ 
    uint32_t mask_line_pmd_lock_found         :  1; /* FUR_MISC_CTRL_lf_eimr_t[03] - WO */ 
    uint32_t mask_line_rx_sigdet_lost         :  1; /* FUR_MISC_CTRL_lf_eimr_t[04] - WO */ 
    uint32_t mask_line_rx_sigdet_found        :  1; /* FUR_MISC_CTRL_lf_eimr_t[05] - WO */ 
    uint32_t mask_line_pll_lock_lost          :  1; /* FUR_MISC_CTRL_lf_eimr_t[06] - WO */ 
    uint32_t mask_line_pll_lock_found         :  1; /* FUR_MISC_CTRL_lf_eimr_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* FUR_MISC_CTRL_lf_eimr_t[09] - RSVD */ 
    uint32_t reserved_10                      :  6; /* FUR_MISC_CTRL_lf_eimr_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_lf_eimr_t;

typedef FUR_MISC_CTRL_lf_eimr_t FUR_MISC_CTRL_LF_EIMR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl73_an_complete_ln              :  4; /* FUR_MISC_CTRL_rx_eisr_t[15:12] - WO */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eisr_t[11:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[02] - RSVD */ 
    uint32_t cl91_rx_align_found              :  1; /* FUR_MISC_CTRL_rx_eisr_t[01] - WO */ 
    uint32_t cl91_rx_align_lost               :  1; /* FUR_MISC_CTRL_rx_eisr_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl91_rx_align_lost               :  1; /* FUR_MISC_CTRL_rx_eisr_t[00] - WO */ 
    uint32_t cl91_rx_align_found              :  1; /* FUR_MISC_CTRL_rx_eisr_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eisr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eisr_t[11:08] - RSVD */ 
    uint32_t cl73_an_complete_ln              :  4; /* FUR_MISC_CTRL_rx_eisr_t[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_rx_eisr_t;

typedef FUR_MISC_CTRL_rx_eisr_t FUR_MISC_CTRL_RX_EISR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t p_cl73_an_complete_ln            :  4; /* FUR_MISC_CTRL_rx_eipr_t[15:12] - RO */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eipr_t[11:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[02] - RSVD */ 
    uint32_t p_cl91_rx_align_found            :  1; /* FUR_MISC_CTRL_rx_eipr_t[01] - RO */ 
    uint32_t p_cl91_rx_align_lost             :  1; /* FUR_MISC_CTRL_rx_eipr_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_cl91_rx_align_lost             :  1; /* FUR_MISC_CTRL_rx_eipr_t[00] - RO */ 
    uint32_t p_cl91_rx_align_found            :  1; /* FUR_MISC_CTRL_rx_eipr_t[01] - RO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eipr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eipr_t[11:08] - RSVD */ 
    uint32_t p_cl73_an_complete_ln            :  4; /* FUR_MISC_CTRL_rx_eipr_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_rx_eipr_t;

typedef FUR_MISC_CTRL_rx_eipr_t FUR_MISC_CTRL_RX_EIPR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mask_cl73_an_complete_ln         :  4; /* FUR_MISC_CTRL_rx_eimr_t[15:12] - WO */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eimr_t[11:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[02] - RSVD */ 
    uint32_t mask_cl91_rx_align_found         :  1; /* FUR_MISC_CTRL_rx_eimr_t[01] - WO */ 
    uint32_t mask_cl91_rx_align_lost          :  1; /* FUR_MISC_CTRL_rx_eimr_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mask_cl91_rx_align_lost          :  1; /* FUR_MISC_CTRL_rx_eimr_t[00] - WO */ 
    uint32_t mask_cl91_rx_align_found         :  1; /* FUR_MISC_CTRL_rx_eimr_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_rx_eimr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  4; /* FUR_MISC_CTRL_rx_eimr_t[11:08] - RSVD */ 
    uint32_t mask_cl73_an_complete_ln         :  4; /* FUR_MISC_CTRL_rx_eimr_t[15:12] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_rx_eimr_t;

typedef FUR_MISC_CTRL_rx_eimr_t FUR_MISC_CTRL_RX_EIMR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eisr_t[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[02] - RSVD */ 
    uint32_t cl91_tx_align_found              :  1; /* FUR_MISC_CTRL_tx_eisr_t[01] - WO */ 
    uint32_t cl91_tx_align_lost               :  1; /* FUR_MISC_CTRL_tx_eisr_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl91_tx_align_lost               :  1; /* FUR_MISC_CTRL_tx_eisr_t[00] - WO */ 
    uint32_t cl91_tx_align_found              :  1; /* FUR_MISC_CTRL_tx_eisr_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eisr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eisr_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_tx_eisr_t;

typedef FUR_MISC_CTRL_tx_eisr_t FUR_MISC_CTRL_TX_EISR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eipr_t[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[02] - RSVD */ 
    uint32_t p_cl91_tx_align_found            :  1; /* FUR_MISC_CTRL_tx_eipr_t[01] - RO */ 
    uint32_t p_cl91_tx_align_lost             :  1; /* FUR_MISC_CTRL_tx_eipr_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t p_cl91_tx_align_lost             :  1; /* FUR_MISC_CTRL_tx_eipr_t[00] - RO */ 
    uint32_t p_cl91_tx_align_found            :  1; /* FUR_MISC_CTRL_tx_eipr_t[01] - RO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eipr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eipr_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_tx_eipr_t;

typedef FUR_MISC_CTRL_tx_eipr_t FUR_MISC_CTRL_TX_EIPR_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eimr_t[15:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[02] - RSVD */ 
    uint32_t mask_cl91_tx_align_found         :  1; /* FUR_MISC_CTRL_tx_eimr_t[01] - WO */ 
    uint32_t mask_cl91_tx_align_lost          :  1; /* FUR_MISC_CTRL_tx_eimr_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t mask_cl91_tx_align_lost          :  1; /* FUR_MISC_CTRL_tx_eimr_t[00] - WO */ 
    uint32_t mask_cl91_tx_align_found         :  1; /* FUR_MISC_CTRL_tx_eimr_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* FUR_MISC_CTRL_tx_eimr_t[07] - RSVD */ 
    uint32_t reserved_08                      :  8; /* FUR_MISC_CTRL_tx_eimr_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_tx_eimr_t;

typedef FUR_MISC_CTRL_tx_eimr_t FUR_MISC_CTRL_TX_EIMR_t;


/*-----------------------------------------------*/
/*   Structs for CL91_USER_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_status_t[15:05] - RSVD */ 
    uint32_t align_status                     :  1; /* CL91_USER_RX_status_t[04] - RO */ 
    uint32_t amp_lock_ln                      :  4; /* CL91_USER_RX_status_t[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t amp_lock_ln                      :  4; /* CL91_USER_RX_status_t[03:00] - RO */ 
    uint32_t align_status                     :  1; /* CL91_USER_RX_status_t[04] - RO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_status_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_status_t;

typedef CL91_USER_RX_status_t CL91_USER_RX_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* CL91_USER_RX_latched_status_t[15:10] - RSVD */ 
    uint32_t align_status_ll                  :  1; /* CL91_USER_RX_latched_status_t[09] - RO */ 
    uint32_t align_status_lh                  :  1; /* CL91_USER_RX_latched_status_t[08] - RO */ 
    uint32_t amp_lock_ln0_ll                  :  1; /* CL91_USER_RX_latched_status_t[07] - RO */ 
    uint32_t amp_lock_ln0_lh                  :  1; /* CL91_USER_RX_latched_status_t[06] - RO */ 
    uint32_t amp_lock_ln1_ll                  :  1; /* CL91_USER_RX_latched_status_t[05] - RO */ 
    uint32_t amp_lock_ln1_lh                  :  1; /* CL91_USER_RX_latched_status_t[04] - RO */ 
    uint32_t amp_lock_ln2_ll                  :  1; /* CL91_USER_RX_latched_status_t[03] - RO */ 
    uint32_t amp_lock_ln2_lh                  :  1; /* CL91_USER_RX_latched_status_t[02] - RO */ 
    uint32_t amp_lock_ln3_ll                  :  1; /* CL91_USER_RX_latched_status_t[01] - RO */ 
    uint32_t amp_lock_ln3_lh                  :  1; /* CL91_USER_RX_latched_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t amp_lock_ln3_lh                  :  1; /* CL91_USER_RX_latched_status_t[00] - RO */ 
    uint32_t amp_lock_ln3_ll                  :  1; /* CL91_USER_RX_latched_status_t[01] - RO */ 
    uint32_t amp_lock_ln2_lh                  :  1; /* CL91_USER_RX_latched_status_t[02] - RO */ 
    uint32_t amp_lock_ln2_ll                  :  1; /* CL91_USER_RX_latched_status_t[03] - RO */ 
    uint32_t amp_lock_ln1_lh                  :  1; /* CL91_USER_RX_latched_status_t[04] - RO */ 
    uint32_t amp_lock_ln1_ll                  :  1; /* CL91_USER_RX_latched_status_t[05] - RO */ 
    uint32_t amp_lock_ln0_lh                  :  1; /* CL91_USER_RX_latched_status_t[06] - RO */ 
    uint32_t amp_lock_ln0_ll                  :  1; /* CL91_USER_RX_latched_status_t[07] - RO */ 
    uint32_t align_status_lh                  :  1; /* CL91_USER_RX_latched_status_t[08] - RO */ 
    uint32_t align_status_ll                  :  1; /* CL91_USER_RX_latched_status_t[09] - RO */ 
    uint32_t reserved_10                      :  6; /* CL91_USER_RX_latched_status_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_latched_status_t;

typedef CL91_USER_RX_latched_status_t CL91_USER_RX_LATCHED_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln3_t[15:14] - RSVD */ 
    uint32_t bit_offset_ln3                   :  6; /* CL91_USER_RX_skew_ln3_t[13:08] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln3_t[07] - RSVD */ 
    uint32_t fec_skew_ln3                     :  7; /* CL91_USER_RX_skew_ln3_t[06:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_skew_ln3                     :  7; /* CL91_USER_RX_skew_ln3_t[06:00] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln3_t[07] - RSVD */ 
    uint32_t bit_offset_ln3                   :  6; /* CL91_USER_RX_skew_ln3_t[13:08] - RO */ 
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln3_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_skew_ln3_t;

typedef CL91_USER_RX_skew_ln3_t CL91_USER_RX_SKEW_LN3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln2_t[15:14] - RSVD */ 
    uint32_t bit_offset_ln2                   :  6; /* CL91_USER_RX_skew_ln2_t[13:08] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln2_t[07] - RSVD */ 
    uint32_t fec_skew_ln2                     :  7; /* CL91_USER_RX_skew_ln2_t[06:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_skew_ln2                     :  7; /* CL91_USER_RX_skew_ln2_t[06:00] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln2_t[07] - RSVD */ 
    uint32_t bit_offset_ln2                   :  6; /* CL91_USER_RX_skew_ln2_t[13:08] - RO */ 
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln2_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_skew_ln2_t;

typedef CL91_USER_RX_skew_ln2_t CL91_USER_RX_SKEW_LN2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln1_t[15:14] - RSVD */ 
    uint32_t bit_offset_ln1                   :  6; /* CL91_USER_RX_skew_ln1_t[13:08] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln1_t[07] - RSVD */ 
    uint32_t fec_skew_ln1                     :  7; /* CL91_USER_RX_skew_ln1_t[06:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_skew_ln1                     :  7; /* CL91_USER_RX_skew_ln1_t[06:00] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln1_t[07] - RSVD */ 
    uint32_t bit_offset_ln1                   :  6; /* CL91_USER_RX_skew_ln1_t[13:08] - RO */ 
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln1_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_skew_ln1_t;

typedef CL91_USER_RX_skew_ln1_t CL91_USER_RX_SKEW_LN1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln0_t[15:14] - RSVD */ 
    uint32_t bit_offset_ln0                   :  6; /* CL91_USER_RX_skew_ln0_t[13:08] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln0_t[07] - RSVD */ 
    uint32_t fec_skew_ln0                     :  7; /* CL91_USER_RX_skew_ln0_t[06:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t fec_skew_ln0                     :  7; /* CL91_USER_RX_skew_ln0_t[06:00] - RO */ 
    uint32_t reserved_07                      :  1; /* CL91_USER_RX_skew_ln0_t[07] - RSVD */ 
    uint32_t bit_offset_ln0                   :  6; /* CL91_USER_RX_skew_ln0_t[13:08] - RO */ 
    uint32_t reserved_14                      :  2; /* CL91_USER_RX_skew_ln0_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_skew_ln0_t;

typedef CL91_USER_RX_skew_ln0_t CL91_USER_RX_SKEW_LN0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t phy_ln3_log_ln2                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln3                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln3                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln2                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl1_t;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl1_t CL91_USER_RX_PHY_LN3_MAPPING_CTRL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t phy_ln3_log_ln0                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln1                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln1                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln3_log_ln0                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln3_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl2_t;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl2_t CL91_USER_RX_PHY_LN3_MAPPING_CTRL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t phy_ln3_log_ln4                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln3_log_ln4                  :  5; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_t[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln3_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln3_mapping_ctrl3_t;

typedef CL91_USER_RX_phy_ln3_mapping_ctrl3_t CL91_USER_RX_PHY_LN3_MAPPING_CTRL3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t phy_ln2_log_ln2                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln3                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln3                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln2                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl1_t;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl1_t CL91_USER_RX_PHY_LN2_MAPPING_CTRL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t phy_ln2_log_ln0                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln1                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln1                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln2_log_ln0                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln2_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl2_t;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl2_t CL91_USER_RX_PHY_LN2_MAPPING_CTRL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t phy_ln2_log_ln4                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln2_log_ln4                  :  5; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_t[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln2_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln2_mapping_ctrl3_t;

typedef CL91_USER_RX_phy_ln2_mapping_ctrl3_t CL91_USER_RX_PHY_LN2_MAPPING_CTRL3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t phy_ln1_log_ln2                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln3                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln3                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln2                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl1_t;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl1_t CL91_USER_RX_PHY_LN1_MAPPING_CTRL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t phy_ln1_log_ln0                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln1                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln1                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln1_log_ln0                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln1_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl2_t;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl2_t CL91_USER_RX_PHY_LN1_MAPPING_CTRL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t phy_ln1_log_ln4                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln1_log_ln4                  :  5; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_t[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln1_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln1_mapping_ctrl3_t;

typedef CL91_USER_RX_phy_ln1_mapping_ctrl3_t CL91_USER_RX_PHY_LN1_MAPPING_CTRL3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t phy_ln0_log_ln2                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln3                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln3                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln2                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl1_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl1_t;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl1_t CL91_USER_RX_PHY_LN0_MAPPING_CTRL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t phy_ln0_log_ln0                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln1                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln1                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[04:00] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[07:05] - RSVD */ 
    uint32_t phy_ln0_log_ln0                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[12:08] - WO */ 
    uint32_t reserved_13                      :  3; /* CL91_USER_RX_phy_ln0_mapping_ctrl2_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl2_t;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl2_t CL91_USER_RX_PHY_LN0_MAPPING_CTRL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t phy_ln0_log_ln4                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t phy_ln0_log_ln4                  :  5; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_t[04:00] - WO */ 
    uint32_t reserved_05                      : 11; /* CL91_USER_RX_phy_ln0_mapping_ctrl3_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_phy_ln0_mapping_ctrl3_t;

typedef CL91_USER_RX_phy_ln0_mapping_ctrl3_t CL91_USER_RX_PHY_LN0_MAPPING_CTRL3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t rx_dp_rstb                       :  1; /* CL91_USER_RX_debug_ctrl_t[15] - WO */ 
    uint32_t frc_rx_dp_rstb                   :  1; /* CL91_USER_RX_debug_ctrl_t[14] - WO */ 
    uint32_t reserved_10                      :  4; /* CL91_USER_RX_debug_ctrl_t[13:10] - RSVD */ 
    uint32_t debug_out_ctrl                   :  2; /* CL91_USER_RX_debug_ctrl_t[09:08] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_debug_ctrl_t[07:05] - RSVD */ 
    uint32_t byp_dec_ooa                      :  1; /* CL91_USER_RX_debug_ctrl_t[04] - WO */ 
    uint32_t crpt_xcw_on_loa                  :  1; /* CL91_USER_RX_debug_ctrl_t[03] - WO */ 
    uint32_t frc_am_relock                    :  1; /* CL91_USER_RX_debug_ctrl_t[02] - WO */ 
    uint32_t frc_re_align                     :  1; /* CL91_USER_RX_debug_ctrl_t[01] - WO */ 
    uint32_t rst_dsc_fifo                     :  1; /* CL91_USER_RX_debug_ctrl_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rst_dsc_fifo                     :  1; /* CL91_USER_RX_debug_ctrl_t[00] - WO */ 
    uint32_t frc_re_align                     :  1; /* CL91_USER_RX_debug_ctrl_t[01] - WO */ 
    uint32_t frc_am_relock                    :  1; /* CL91_USER_RX_debug_ctrl_t[02] - WO */ 
    uint32_t crpt_xcw_on_loa                  :  1; /* CL91_USER_RX_debug_ctrl_t[03] - WO */ 
    uint32_t byp_dec_ooa                      :  1; /* CL91_USER_RX_debug_ctrl_t[04] - WO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_RX_debug_ctrl_t[07:05] - RSVD */ 
    uint32_t debug_out_ctrl                   :  2; /* CL91_USER_RX_debug_ctrl_t[09:08] - WO */ 
    uint32_t reserved_10                      :  4; /* CL91_USER_RX_debug_ctrl_t[13:10] - RSVD */ 
    uint32_t frc_rx_dp_rstb                   :  1; /* CL91_USER_RX_debug_ctrl_t[14] - WO */ 
    uint32_t rx_dp_rstb                       :  1; /* CL91_USER_RX_debug_ctrl_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_debug_ctrl_t;

typedef CL91_USER_RX_debug_ctrl_t CL91_USER_RX_DEBUG_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_11                      :  5; /* CL91_USER_RX_debug_status1_t[15:11] - RSVD */ 
    uint32_t deskew_fail_lh                   :  1; /* CL91_USER_RX_debug_status1_t[10] - RO */ 
    uint32_t three_bad_cw_lh                  :  1; /* CL91_USER_RX_debug_status1_t[09] - RO */ 
    uint32_t non_unique_am_lh                 :  1; /* CL91_USER_RX_debug_status1_t[08] - RO */ 
    uint32_t bad_cw_lh                        :  1; /* CL91_USER_RX_debug_status1_t[07] - RO */ 
    uint32_t dsc_fifo_colsn_ln0_lh            :  1; /* CL91_USER_RX_debug_status1_t[06] - RO */ 
    uint32_t dsc_fifo_colsn_ln1_lh            :  1; /* CL91_USER_RX_debug_status1_t[05] - RO */ 
    uint32_t dsc_fifo_colsn_ln2_lh            :  1; /* CL91_USER_RX_debug_status1_t[04] - RO */ 
    uint32_t dsc_fifo_colsn_ln3_lh            :  1; /* CL91_USER_RX_debug_status1_t[03] - RO */ 
    uint32_t dsc_err_lh                       :  1; /* CL91_USER_RX_debug_status1_t[02] - RO */ 
    uint32_t rx_xc_sh_err_lh                  :  1; /* CL91_USER_RX_debug_status1_t[01] - RO */ 
    uint32_t rx_xc_blk_err_lh                 :  1; /* CL91_USER_RX_debug_status1_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_xc_blk_err_lh                 :  1; /* CL91_USER_RX_debug_status1_t[00] - RO */ 
    uint32_t rx_xc_sh_err_lh                  :  1; /* CL91_USER_RX_debug_status1_t[01] - RO */ 
    uint32_t dsc_err_lh                       :  1; /* CL91_USER_RX_debug_status1_t[02] - RO */ 
    uint32_t dsc_fifo_colsn_ln3_lh            :  1; /* CL91_USER_RX_debug_status1_t[03] - RO */ 
    uint32_t dsc_fifo_colsn_ln2_lh            :  1; /* CL91_USER_RX_debug_status1_t[04] - RO */ 
    uint32_t dsc_fifo_colsn_ln1_lh            :  1; /* CL91_USER_RX_debug_status1_t[05] - RO */ 
    uint32_t dsc_fifo_colsn_ln0_lh            :  1; /* CL91_USER_RX_debug_status1_t[06] - RO */ 
    uint32_t bad_cw_lh                        :  1; /* CL91_USER_RX_debug_status1_t[07] - RO */ 
    uint32_t non_unique_am_lh                 :  1; /* CL91_USER_RX_debug_status1_t[08] - RO */ 
    uint32_t three_bad_cw_lh                  :  1; /* CL91_USER_RX_debug_status1_t[09] - RO */ 
    uint32_t deskew_fail_lh                   :  1; /* CL91_USER_RX_debug_status1_t[10] - RO */ 
    uint32_t reserved_11                      :  5; /* CL91_USER_RX_debug_status1_t[15:11] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_debug_status1_t;

typedef CL91_USER_RX_debug_status1_t CL91_USER_RX_DEBUG_STATUS1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_11                      :  5; /* CL91_USER_RX_debug_status2_t[15:11] - RSVD */ 
    uint32_t fec_algn_sm_state                :  3; /* CL91_USER_RX_debug_status2_t[10:08] - RO */ 
    uint32_t am_lk_sm_state_ln3               :  2; /* CL91_USER_RX_debug_status2_t[07:06] - RO */ 
    uint32_t am_lk_sm_state_ln2               :  2; /* CL91_USER_RX_debug_status2_t[05:04] - RO */ 
    uint32_t am_lk_sm_state_ln1               :  2; /* CL91_USER_RX_debug_status2_t[03:02] - RO */ 
    uint32_t am_lk_sm_state_ln0               :  2; /* CL91_USER_RX_debug_status2_t[01:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t am_lk_sm_state_ln0               :  2; /* CL91_USER_RX_debug_status2_t[01:00] - RO */ 
    uint32_t am_lk_sm_state_ln1               :  2; /* CL91_USER_RX_debug_status2_t[03:02] - RO */ 
    uint32_t am_lk_sm_state_ln2               :  2; /* CL91_USER_RX_debug_status2_t[05:04] - RO */ 
    uint32_t am_lk_sm_state_ln3               :  2; /* CL91_USER_RX_debug_status2_t[07:06] - RO */ 
    uint32_t fec_algn_sm_state                :  3; /* CL91_USER_RX_debug_status2_t[10:08] - RO */ 
    uint32_t reserved_11                      :  5; /* CL91_USER_RX_debug_status2_t[15:11] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_RX_debug_status2_t;

typedef CL91_USER_RX_debug_status2_t CL91_USER_RX_DEBUG_STATUS2_t;


/*-----------------------------------------------*/
/*   Structs for CL91_USER_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t tx_dp_rstb                       :  1; /* CL91_USER_TX_control_t[15] - WO */ 
    uint32_t frc_tx_dp_rstb                   :  1; /* CL91_USER_TX_control_t[14] - WO */ 
    uint32_t reserved_for_eco_04              : 10; /* CL91_USER_TX_control_t[13:04] - RSVD */ 
    uint32_t use_mlg_10g_am                   :  1; /* CL91_USER_TX_control_t[03] - WO */ 
    uint32_t use_mlg_40g_am                   :  1; /* CL91_USER_TX_control_t[02] - WO */ 
    uint32_t dis_som_on_loa                   :  1; /* CL91_USER_TX_control_t[01] - WO */ 
    uint32_t crpt_xcw_on_loa                  :  1; /* CL91_USER_TX_control_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t crpt_xcw_on_loa                  :  1; /* CL91_USER_TX_control_t[00] - WO */ 
    uint32_t dis_som_on_loa                   :  1; /* CL91_USER_TX_control_t[01] - WO */ 
    uint32_t use_mlg_40g_am                   :  1; /* CL91_USER_TX_control_t[02] - WO */ 
    uint32_t use_mlg_10g_am                   :  1; /* CL91_USER_TX_control_t[03] - WO */ 
    uint32_t reserved_for_eco_04              : 10; /* CL91_USER_TX_control_t[13:04] - RSVD */ 
    uint32_t frc_tx_dp_rstb                   :  1; /* CL91_USER_TX_control_t[14] - WO */ 
    uint32_t tx_dp_rstb                       :  1; /* CL91_USER_TX_control_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_control_t;

typedef CL91_USER_TX_control_t CL91_USER_TX_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_05              : 11; /* CL91_USER_TX_status1_t[15:05] - RSVD */ 
    uint32_t tx_xc_sh_err_lh                  :  1; /* CL91_USER_TX_status1_t[04] - RO */ 
    uint32_t all_aligned_lh                   :  1; /* CL91_USER_TX_status1_t[03] - RO */ 
    uint32_t all_aligned_ll                   :  1; /* CL91_USER_TX_status1_t[02] - RO */ 
    uint32_t all_aligned                      :  1; /* CL91_USER_TX_status1_t[01] - RO */ 
    uint32_t nonuniq_pcsl_found_lh            :  1; /* CL91_USER_TX_status1_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t nonuniq_pcsl_found_lh            :  1; /* CL91_USER_TX_status1_t[00] - RO */ 
    uint32_t all_aligned                      :  1; /* CL91_USER_TX_status1_t[01] - RO */ 
    uint32_t all_aligned_ll                   :  1; /* CL91_USER_TX_status1_t[02] - RO */ 
    uint32_t all_aligned_lh                   :  1; /* CL91_USER_TX_status1_t[03] - RO */ 
    uint32_t tx_xc_sh_err_lh                  :  1; /* CL91_USER_TX_status1_t[04] - RO */ 
    uint32_t reserved_for_eco_05              : 11; /* CL91_USER_TX_status1_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status1_t;

typedef CL91_USER_TX_status1_t CL91_USER_TX_STATUS1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status2_t[15:10] - RSVD */ 
    uint32_t block_lock_9_0                   : 10; /* CL91_USER_TX_status2_t[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t block_lock_9_0                   : 10; /* CL91_USER_TX_status2_t[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status2_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status2_t;

typedef CL91_USER_TX_status2_t CL91_USER_TX_STATUS2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status3_t[15:10] - RSVD */ 
    uint32_t block_lock_19_10                 : 10; /* CL91_USER_TX_status3_t[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t block_lock_19_10                 : 10; /* CL91_USER_TX_status3_t[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status3_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status3_t;

typedef CL91_USER_TX_status3_t CL91_USER_TX_STATUS3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status4_t[15:10] - RSVD */ 
    uint32_t am_lock_9_0                      : 10; /* CL91_USER_TX_status4_t[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t am_lock_9_0                      : 10; /* CL91_USER_TX_status4_t[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status4_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status4_t;

typedef CL91_USER_TX_status4_t CL91_USER_TX_STATUS4_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status5_t[15:10] - RSVD */ 
    uint32_t am_lock_19_10                    : 10; /* CL91_USER_TX_status5_t[09:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t am_lock_19_10                    : 10; /* CL91_USER_TX_status5_t[09:00] - RO */ 
    uint32_t reserved_for_eco_10              :  6; /* CL91_USER_TX_status5_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_status5_t;

typedef CL91_USER_TX_status5_t CL91_USER_TX_STATUS5_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln0_status_t[15:14] - RSVD */ 
    uint32_t ln0_block_lock                   :  1; /* CL91_USER_TX_ln0_status_t[13] - RO */ 
    uint32_t ln0_block_lock_lh                :  1; /* CL91_USER_TX_ln0_status_t[12] - RO */ 
    uint32_t ln0_block_lock_ll                :  1; /* CL91_USER_TX_ln0_status_t[11] - RO */ 
    uint32_t ln0_am_lock                      :  1; /* CL91_USER_TX_ln0_status_t[10] - RO */ 
    uint32_t ln0_am_lock_lh                   :  1; /* CL91_USER_TX_ln0_status_t[09] - RO */ 
    uint32_t ln0_am_lock_ll                   :  1; /* CL91_USER_TX_ln0_status_t[08] - RO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_TX_ln0_status_t[07:05] - RSVD */ 
    uint32_t ln0_pcsl_lane_number             :  5; /* CL91_USER_TX_ln0_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln0_pcsl_lane_number             :  5; /* CL91_USER_TX_ln0_status_t[04:00] - RO */ 
    uint32_t reserved_05                      :  3; /* CL91_USER_TX_ln0_status_t[07:05] - RSVD */ 
    uint32_t ln0_am_lock_ll                   :  1; /* CL91_USER_TX_ln0_status_t[08] - RO */ 
    uint32_t ln0_am_lock_lh                   :  1; /* CL91_USER_TX_ln0_status_t[09] - RO */ 
    uint32_t ln0_am_lock                      :  1; /* CL91_USER_TX_ln0_status_t[10] - RO */ 
    uint32_t ln0_block_lock_ll                :  1; /* CL91_USER_TX_ln0_status_t[11] - RO */ 
    uint32_t ln0_block_lock_lh                :  1; /* CL91_USER_TX_ln0_status_t[12] - RO */ 
    uint32_t ln0_block_lock                   :  1; /* CL91_USER_TX_ln0_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln0_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln0_status_t;

typedef CL91_USER_TX_ln0_status_t CL91_USER_TX_LN0_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln1_status_t[15:14] - RSVD */ 
    uint32_t ln1_block_lock                   :  1; /* CL91_USER_TX_ln1_status_t[13] - RO */ 
    uint32_t ln1_block_lock_lh                :  1; /* CL91_USER_TX_ln1_status_t[12] - RO */ 
    uint32_t ln1_block_lock_ll                :  1; /* CL91_USER_TX_ln1_status_t[11] - RO */ 
    uint32_t ln1_am_lock                      :  1; /* CL91_USER_TX_ln1_status_t[10] - RO */ 
    uint32_t ln1_am_lock_lh                   :  1; /* CL91_USER_TX_ln1_status_t[09] - RO */ 
    uint32_t ln1_am_lock_ll                   :  1; /* CL91_USER_TX_ln1_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln1_status_t[07:05] - RSVD */ 
    uint32_t ln1_pcsl_lane_number             :  5; /* CL91_USER_TX_ln1_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln1_pcsl_lane_number             :  5; /* CL91_USER_TX_ln1_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln1_status_t[07:05] - RSVD */ 
    uint32_t ln1_am_lock_ll                   :  1; /* CL91_USER_TX_ln1_status_t[08] - RO */ 
    uint32_t ln1_am_lock_lh                   :  1; /* CL91_USER_TX_ln1_status_t[09] - RO */ 
    uint32_t ln1_am_lock                      :  1; /* CL91_USER_TX_ln1_status_t[10] - RO */ 
    uint32_t ln1_block_lock_ll                :  1; /* CL91_USER_TX_ln1_status_t[11] - RO */ 
    uint32_t ln1_block_lock_lh                :  1; /* CL91_USER_TX_ln1_status_t[12] - RO */ 
    uint32_t ln1_block_lock                   :  1; /* CL91_USER_TX_ln1_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln1_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln1_status_t;

typedef CL91_USER_TX_ln1_status_t CL91_USER_TX_LN1_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln2_status_t[15:14] - RSVD */ 
    uint32_t ln2_block_lock                   :  1; /* CL91_USER_TX_ln2_status_t[13] - RO */ 
    uint32_t ln2_block_lock_lh                :  1; /* CL91_USER_TX_ln2_status_t[12] - RO */ 
    uint32_t ln2_block_lock_ll                :  1; /* CL91_USER_TX_ln2_status_t[11] - RO */ 
    uint32_t ln2_am_lock                      :  1; /* CL91_USER_TX_ln2_status_t[10] - RO */ 
    uint32_t ln2_am_lock_lh                   :  1; /* CL91_USER_TX_ln2_status_t[09] - RO */ 
    uint32_t ln2_am_lock_ll                   :  1; /* CL91_USER_TX_ln2_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln2_status_t[07:05] - RSVD */ 
    uint32_t ln2_pcsl_lane_number             :  5; /* CL91_USER_TX_ln2_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln2_pcsl_lane_number             :  5; /* CL91_USER_TX_ln2_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln2_status_t[07:05] - RSVD */ 
    uint32_t ln2_am_lock_ll                   :  1; /* CL91_USER_TX_ln2_status_t[08] - RO */ 
    uint32_t ln2_am_lock_lh                   :  1; /* CL91_USER_TX_ln2_status_t[09] - RO */ 
    uint32_t ln2_am_lock                      :  1; /* CL91_USER_TX_ln2_status_t[10] - RO */ 
    uint32_t ln2_block_lock_ll                :  1; /* CL91_USER_TX_ln2_status_t[11] - RO */ 
    uint32_t ln2_block_lock_lh                :  1; /* CL91_USER_TX_ln2_status_t[12] - RO */ 
    uint32_t ln2_block_lock                   :  1; /* CL91_USER_TX_ln2_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln2_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln2_status_t;

typedef CL91_USER_TX_ln2_status_t CL91_USER_TX_LN2_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln3_status_t[15:14] - RSVD */ 
    uint32_t ln3_block_lock                   :  1; /* CL91_USER_TX_ln3_status_t[13] - RO */ 
    uint32_t ln3_block_lock_lh                :  1; /* CL91_USER_TX_ln3_status_t[12] - RO */ 
    uint32_t ln3_block_lock_ll                :  1; /* CL91_USER_TX_ln3_status_t[11] - RO */ 
    uint32_t ln3_am_lock                      :  1; /* CL91_USER_TX_ln3_status_t[10] - RO */ 
    uint32_t ln3_am_lock_lh                   :  1; /* CL91_USER_TX_ln3_status_t[09] - RO */ 
    uint32_t ln3_am_lock_ll                   :  1; /* CL91_USER_TX_ln3_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln3_status_t[07:05] - RSVD */ 
    uint32_t ln3_pcsl_lane_number             :  5; /* CL91_USER_TX_ln3_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln3_pcsl_lane_number             :  5; /* CL91_USER_TX_ln3_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln3_status_t[07:05] - RSVD */ 
    uint32_t ln3_am_lock_ll                   :  1; /* CL91_USER_TX_ln3_status_t[08] - RO */ 
    uint32_t ln3_am_lock_lh                   :  1; /* CL91_USER_TX_ln3_status_t[09] - RO */ 
    uint32_t ln3_am_lock                      :  1; /* CL91_USER_TX_ln3_status_t[10] - RO */ 
    uint32_t ln3_block_lock_ll                :  1; /* CL91_USER_TX_ln3_status_t[11] - RO */ 
    uint32_t ln3_block_lock_lh                :  1; /* CL91_USER_TX_ln3_status_t[12] - RO */ 
    uint32_t ln3_block_lock                   :  1; /* CL91_USER_TX_ln3_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln3_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln3_status_t;

typedef CL91_USER_TX_ln3_status_t CL91_USER_TX_LN3_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln4_status_t[15:14] - RSVD */ 
    uint32_t ln4_block_lock                   :  1; /* CL91_USER_TX_ln4_status_t[13] - RO */ 
    uint32_t ln4_block_lock_lh                :  1; /* CL91_USER_TX_ln4_status_t[12] - RO */ 
    uint32_t ln4_block_lock_ll                :  1; /* CL91_USER_TX_ln4_status_t[11] - RO */ 
    uint32_t ln4_am_lock                      :  1; /* CL91_USER_TX_ln4_status_t[10] - RO */ 
    uint32_t ln4_am_lock_lh                   :  1; /* CL91_USER_TX_ln4_status_t[09] - RO */ 
    uint32_t ln4_am_lock_ll                   :  1; /* CL91_USER_TX_ln4_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln4_status_t[07:05] - RSVD */ 
    uint32_t ln4_pcsl_lane_number             :  5; /* CL91_USER_TX_ln4_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln4_pcsl_lane_number             :  5; /* CL91_USER_TX_ln4_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln4_status_t[07:05] - RSVD */ 
    uint32_t ln4_am_lock_ll                   :  1; /* CL91_USER_TX_ln4_status_t[08] - RO */ 
    uint32_t ln4_am_lock_lh                   :  1; /* CL91_USER_TX_ln4_status_t[09] - RO */ 
    uint32_t ln4_am_lock                      :  1; /* CL91_USER_TX_ln4_status_t[10] - RO */ 
    uint32_t ln4_block_lock_ll                :  1; /* CL91_USER_TX_ln4_status_t[11] - RO */ 
    uint32_t ln4_block_lock_lh                :  1; /* CL91_USER_TX_ln4_status_t[12] - RO */ 
    uint32_t ln4_block_lock                   :  1; /* CL91_USER_TX_ln4_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln4_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln4_status_t;

typedef CL91_USER_TX_ln4_status_t CL91_USER_TX_LN4_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln5_status_t[15:14] - RSVD */ 
    uint32_t ln5_block_lock                   :  1; /* CL91_USER_TX_ln5_status_t[13] - RO */ 
    uint32_t ln5_block_lock_lh                :  1; /* CL91_USER_TX_ln5_status_t[12] - RO */ 
    uint32_t ln5_block_lock_ll                :  1; /* CL91_USER_TX_ln5_status_t[11] - RO */ 
    uint32_t ln5_am_lock                      :  1; /* CL91_USER_TX_ln5_status_t[10] - RO */ 
    uint32_t ln5_am_lock_lh                   :  1; /* CL91_USER_TX_ln5_status_t[09] - RO */ 
    uint32_t ln5_am_lock_ll                   :  1; /* CL91_USER_TX_ln5_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln5_status_t[07:05] - RSVD */ 
    uint32_t ln5_pcsl_lane_number             :  5; /* CL91_USER_TX_ln5_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln5_pcsl_lane_number             :  5; /* CL91_USER_TX_ln5_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln5_status_t[07:05] - RSVD */ 
    uint32_t ln5_am_lock_ll                   :  1; /* CL91_USER_TX_ln5_status_t[08] - RO */ 
    uint32_t ln5_am_lock_lh                   :  1; /* CL91_USER_TX_ln5_status_t[09] - RO */ 
    uint32_t ln5_am_lock                      :  1; /* CL91_USER_TX_ln5_status_t[10] - RO */ 
    uint32_t ln5_block_lock_ll                :  1; /* CL91_USER_TX_ln5_status_t[11] - RO */ 
    uint32_t ln5_block_lock_lh                :  1; /* CL91_USER_TX_ln5_status_t[12] - RO */ 
    uint32_t ln5_block_lock                   :  1; /* CL91_USER_TX_ln5_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln5_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln5_status_t;

typedef CL91_USER_TX_ln5_status_t CL91_USER_TX_LN5_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln6_status_t[15:14] - RSVD */ 
    uint32_t ln6_block_lock                   :  1; /* CL91_USER_TX_ln6_status_t[13] - RO */ 
    uint32_t ln6_block_lock_lh                :  1; /* CL91_USER_TX_ln6_status_t[12] - RO */ 
    uint32_t ln6_block_lock_ll                :  1; /* CL91_USER_TX_ln6_status_t[11] - RO */ 
    uint32_t ln6_am_lock                      :  1; /* CL91_USER_TX_ln6_status_t[10] - RO */ 
    uint32_t ln6_am_lock_lh                   :  1; /* CL91_USER_TX_ln6_status_t[09] - RO */ 
    uint32_t ln6_am_lock_ll                   :  1; /* CL91_USER_TX_ln6_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln6_status_t[07:05] - RSVD */ 
    uint32_t ln6_pcsl_lane_number             :  5; /* CL91_USER_TX_ln6_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln6_pcsl_lane_number             :  5; /* CL91_USER_TX_ln6_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln6_status_t[07:05] - RSVD */ 
    uint32_t ln6_am_lock_ll                   :  1; /* CL91_USER_TX_ln6_status_t[08] - RO */ 
    uint32_t ln6_am_lock_lh                   :  1; /* CL91_USER_TX_ln6_status_t[09] - RO */ 
    uint32_t ln6_am_lock                      :  1; /* CL91_USER_TX_ln6_status_t[10] - RO */ 
    uint32_t ln6_block_lock_ll                :  1; /* CL91_USER_TX_ln6_status_t[11] - RO */ 
    uint32_t ln6_block_lock_lh                :  1; /* CL91_USER_TX_ln6_status_t[12] - RO */ 
    uint32_t ln6_block_lock                   :  1; /* CL91_USER_TX_ln6_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln6_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln6_status_t;

typedef CL91_USER_TX_ln6_status_t CL91_USER_TX_LN6_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln7_status_t[15:14] - RSVD */ 
    uint32_t ln7_block_lock                   :  1; /* CL91_USER_TX_ln7_status_t[13] - RO */ 
    uint32_t ln7_block_lock_lh                :  1; /* CL91_USER_TX_ln7_status_t[12] - RO */ 
    uint32_t ln7_block_lock_ll                :  1; /* CL91_USER_TX_ln7_status_t[11] - RO */ 
    uint32_t ln7_am_lock                      :  1; /* CL91_USER_TX_ln7_status_t[10] - RO */ 
    uint32_t ln7_am_lock_lh                   :  1; /* CL91_USER_TX_ln7_status_t[09] - RO */ 
    uint32_t ln7_am_lock_ll                   :  1; /* CL91_USER_TX_ln7_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln7_status_t[07:05] - RSVD */ 
    uint32_t ln7_pcsl_lane_number             :  5; /* CL91_USER_TX_ln7_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln7_pcsl_lane_number             :  5; /* CL91_USER_TX_ln7_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln7_status_t[07:05] - RSVD */ 
    uint32_t ln7_am_lock_ll                   :  1; /* CL91_USER_TX_ln7_status_t[08] - RO */ 
    uint32_t ln7_am_lock_lh                   :  1; /* CL91_USER_TX_ln7_status_t[09] - RO */ 
    uint32_t ln7_am_lock                      :  1; /* CL91_USER_TX_ln7_status_t[10] - RO */ 
    uint32_t ln7_block_lock_ll                :  1; /* CL91_USER_TX_ln7_status_t[11] - RO */ 
    uint32_t ln7_block_lock_lh                :  1; /* CL91_USER_TX_ln7_status_t[12] - RO */ 
    uint32_t ln7_block_lock                   :  1; /* CL91_USER_TX_ln7_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln7_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln7_status_t;

typedef CL91_USER_TX_ln7_status_t CL91_USER_TX_LN7_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln8_status_t[15:14] - RSVD */ 
    uint32_t ln8_block_lock                   :  1; /* CL91_USER_TX_ln8_status_t[13] - RO */ 
    uint32_t ln8_block_lock_lh                :  1; /* CL91_USER_TX_ln8_status_t[12] - RO */ 
    uint32_t ln8_block_lock_ll                :  1; /* CL91_USER_TX_ln8_status_t[11] - RO */ 
    uint32_t ln8_am_lock                      :  1; /* CL91_USER_TX_ln8_status_t[10] - RO */ 
    uint32_t ln8_am_lock_lh                   :  1; /* CL91_USER_TX_ln8_status_t[09] - RO */ 
    uint32_t ln8_am_lock_ll                   :  1; /* CL91_USER_TX_ln8_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln8_status_t[07:05] - RSVD */ 
    uint32_t ln8_pcsl_lane_number             :  5; /* CL91_USER_TX_ln8_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln8_pcsl_lane_number             :  5; /* CL91_USER_TX_ln8_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln8_status_t[07:05] - RSVD */ 
    uint32_t ln8_am_lock_ll                   :  1; /* CL91_USER_TX_ln8_status_t[08] - RO */ 
    uint32_t ln8_am_lock_lh                   :  1; /* CL91_USER_TX_ln8_status_t[09] - RO */ 
    uint32_t ln8_am_lock                      :  1; /* CL91_USER_TX_ln8_status_t[10] - RO */ 
    uint32_t ln8_block_lock_ll                :  1; /* CL91_USER_TX_ln8_status_t[11] - RO */ 
    uint32_t ln8_block_lock_lh                :  1; /* CL91_USER_TX_ln8_status_t[12] - RO */ 
    uint32_t ln8_block_lock                   :  1; /* CL91_USER_TX_ln8_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln8_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln8_status_t;

typedef CL91_USER_TX_ln8_status_t CL91_USER_TX_LN8_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln9_status_t[15:14] - RSVD */ 
    uint32_t ln9_block_lock                   :  1; /* CL91_USER_TX_ln9_status_t[13] - RO */ 
    uint32_t ln9_block_lock_lh                :  1; /* CL91_USER_TX_ln9_status_t[12] - RO */ 
    uint32_t ln9_block_lock_ll                :  1; /* CL91_USER_TX_ln9_status_t[11] - RO */ 
    uint32_t ln9_am_lock                      :  1; /* CL91_USER_TX_ln9_status_t[10] - RO */ 
    uint32_t ln9_am_lock_lh                   :  1; /* CL91_USER_TX_ln9_status_t[09] - RO */ 
    uint32_t ln9_am_lock_ll                   :  1; /* CL91_USER_TX_ln9_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln9_status_t[07:05] - RSVD */ 
    uint32_t ln9_pcsl_lane_number             :  5; /* CL91_USER_TX_ln9_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln9_pcsl_lane_number             :  5; /* CL91_USER_TX_ln9_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln9_status_t[07:05] - RSVD */ 
    uint32_t ln9_am_lock_ll                   :  1; /* CL91_USER_TX_ln9_status_t[08] - RO */ 
    uint32_t ln9_am_lock_lh                   :  1; /* CL91_USER_TX_ln9_status_t[09] - RO */ 
    uint32_t ln9_am_lock                      :  1; /* CL91_USER_TX_ln9_status_t[10] - RO */ 
    uint32_t ln9_block_lock_ll                :  1; /* CL91_USER_TX_ln9_status_t[11] - RO */ 
    uint32_t ln9_block_lock_lh                :  1; /* CL91_USER_TX_ln9_status_t[12] - RO */ 
    uint32_t ln9_block_lock                   :  1; /* CL91_USER_TX_ln9_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln9_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln9_status_t;

typedef CL91_USER_TX_ln9_status_t CL91_USER_TX_LN9_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln10_status_t[15:14] - RSVD */ 
    uint32_t ln10_block_lock                  :  1; /* CL91_USER_TX_ln10_status_t[13] - RO */ 
    uint32_t ln10_block_lock_lh               :  1; /* CL91_USER_TX_ln10_status_t[12] - RO */ 
    uint32_t ln10_block_lock_ll               :  1; /* CL91_USER_TX_ln10_status_t[11] - RO */ 
    uint32_t ln10_am_lock                     :  1; /* CL91_USER_TX_ln10_status_t[10] - RO */ 
    uint32_t ln10_am_lock_lh                  :  1; /* CL91_USER_TX_ln10_status_t[09] - RO */ 
    uint32_t ln10_am_lock_ll                  :  1; /* CL91_USER_TX_ln10_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln10_status_t[07:05] - RSVD */ 
    uint32_t ln10_pcsl_lane_number            :  5; /* CL91_USER_TX_ln10_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln10_pcsl_lane_number            :  5; /* CL91_USER_TX_ln10_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln10_status_t[07:05] - RSVD */ 
    uint32_t ln10_am_lock_ll                  :  1; /* CL91_USER_TX_ln10_status_t[08] - RO */ 
    uint32_t ln10_am_lock_lh                  :  1; /* CL91_USER_TX_ln10_status_t[09] - RO */ 
    uint32_t ln10_am_lock                     :  1; /* CL91_USER_TX_ln10_status_t[10] - RO */ 
    uint32_t ln10_block_lock_ll               :  1; /* CL91_USER_TX_ln10_status_t[11] - RO */ 
    uint32_t ln10_block_lock_lh               :  1; /* CL91_USER_TX_ln10_status_t[12] - RO */ 
    uint32_t ln10_block_lock                  :  1; /* CL91_USER_TX_ln10_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln10_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln10_status_t;

typedef CL91_USER_TX_ln10_status_t CL91_USER_TX_LN10_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln11_status_t[15:14] - RSVD */ 
    uint32_t ln11_block_lock                  :  1; /* CL91_USER_TX_ln11_status_t[13] - RO */ 
    uint32_t ln11_block_lock_lh               :  1; /* CL91_USER_TX_ln11_status_t[12] - RO */ 
    uint32_t ln11_block_lock_ll               :  1; /* CL91_USER_TX_ln11_status_t[11] - RO */ 
    uint32_t ln11_am_lock                     :  1; /* CL91_USER_TX_ln11_status_t[10] - RO */ 
    uint32_t ln11_am_lock_lh                  :  1; /* CL91_USER_TX_ln11_status_t[09] - RO */ 
    uint32_t ln11_am_lock_ll                  :  1; /* CL91_USER_TX_ln11_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln11_status_t[07:05] - RSVD */ 
    uint32_t ln11_pcsl_lane_number            :  5; /* CL91_USER_TX_ln11_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln11_pcsl_lane_number            :  5; /* CL91_USER_TX_ln11_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln11_status_t[07:05] - RSVD */ 
    uint32_t ln11_am_lock_ll                  :  1; /* CL91_USER_TX_ln11_status_t[08] - RO */ 
    uint32_t ln11_am_lock_lh                  :  1; /* CL91_USER_TX_ln11_status_t[09] - RO */ 
    uint32_t ln11_am_lock                     :  1; /* CL91_USER_TX_ln11_status_t[10] - RO */ 
    uint32_t ln11_block_lock_ll               :  1; /* CL91_USER_TX_ln11_status_t[11] - RO */ 
    uint32_t ln11_block_lock_lh               :  1; /* CL91_USER_TX_ln11_status_t[12] - RO */ 
    uint32_t ln11_block_lock                  :  1; /* CL91_USER_TX_ln11_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln11_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln11_status_t;

typedef CL91_USER_TX_ln11_status_t CL91_USER_TX_LN11_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln12_status_t[15:14] - RSVD */ 
    uint32_t ln12_block_lock                  :  1; /* CL91_USER_TX_ln12_status_t[13] - RO */ 
    uint32_t ln12_block_lock_lh               :  1; /* CL91_USER_TX_ln12_status_t[12] - RO */ 
    uint32_t ln12_block_lock_ll               :  1; /* CL91_USER_TX_ln12_status_t[11] - RO */ 
    uint32_t ln12_am_lock                     :  1; /* CL91_USER_TX_ln12_status_t[10] - RO */ 
    uint32_t ln12_am_lock_lh                  :  1; /* CL91_USER_TX_ln12_status_t[09] - RO */ 
    uint32_t ln12_am_lock_ll                  :  1; /* CL91_USER_TX_ln12_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln12_status_t[07:05] - RSVD */ 
    uint32_t ln12_pcsl_lane_number            :  5; /* CL91_USER_TX_ln12_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln12_pcsl_lane_number            :  5; /* CL91_USER_TX_ln12_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln12_status_t[07:05] - RSVD */ 
    uint32_t ln12_am_lock_ll                  :  1; /* CL91_USER_TX_ln12_status_t[08] - RO */ 
    uint32_t ln12_am_lock_lh                  :  1; /* CL91_USER_TX_ln12_status_t[09] - RO */ 
    uint32_t ln12_am_lock                     :  1; /* CL91_USER_TX_ln12_status_t[10] - RO */ 
    uint32_t ln12_block_lock_ll               :  1; /* CL91_USER_TX_ln12_status_t[11] - RO */ 
    uint32_t ln12_block_lock_lh               :  1; /* CL91_USER_TX_ln12_status_t[12] - RO */ 
    uint32_t ln12_block_lock                  :  1; /* CL91_USER_TX_ln12_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln12_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln12_status_t;

typedef CL91_USER_TX_ln12_status_t CL91_USER_TX_LN12_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln13_status_t[15:14] - RSVD */ 
    uint32_t ln13_block_lock                  :  1; /* CL91_USER_TX_ln13_status_t[13] - RO */ 
    uint32_t ln13_block_lock_lh               :  1; /* CL91_USER_TX_ln13_status_t[12] - RO */ 
    uint32_t ln13_block_lock_ll               :  1; /* CL91_USER_TX_ln13_status_t[11] - RO */ 
    uint32_t ln13_am_lock                     :  1; /* CL91_USER_TX_ln13_status_t[10] - RO */ 
    uint32_t ln13_am_lock_lh                  :  1; /* CL91_USER_TX_ln13_status_t[09] - RO */ 
    uint32_t ln13_am_lock_ll                  :  1; /* CL91_USER_TX_ln13_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln13_status_t[07:05] - RSVD */ 
    uint32_t ln13_pcsl_lane_number            :  5; /* CL91_USER_TX_ln13_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln13_pcsl_lane_number            :  5; /* CL91_USER_TX_ln13_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln13_status_t[07:05] - RSVD */ 
    uint32_t ln13_am_lock_ll                  :  1; /* CL91_USER_TX_ln13_status_t[08] - RO */ 
    uint32_t ln13_am_lock_lh                  :  1; /* CL91_USER_TX_ln13_status_t[09] - RO */ 
    uint32_t ln13_am_lock                     :  1; /* CL91_USER_TX_ln13_status_t[10] - RO */ 
    uint32_t ln13_block_lock_ll               :  1; /* CL91_USER_TX_ln13_status_t[11] - RO */ 
    uint32_t ln13_block_lock_lh               :  1; /* CL91_USER_TX_ln13_status_t[12] - RO */ 
    uint32_t ln13_block_lock                  :  1; /* CL91_USER_TX_ln13_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln13_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln13_status_t;

typedef CL91_USER_TX_ln13_status_t CL91_USER_TX_LN13_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln14_status_t[15:14] - RSVD */ 
    uint32_t ln14_block_lock                  :  1; /* CL91_USER_TX_ln14_status_t[13] - RO */ 
    uint32_t ln14_block_lock_lh               :  1; /* CL91_USER_TX_ln14_status_t[12] - RO */ 
    uint32_t ln14_block_lock_ll               :  1; /* CL91_USER_TX_ln14_status_t[11] - RO */ 
    uint32_t ln14_am_lock                     :  1; /* CL91_USER_TX_ln14_status_t[10] - RO */ 
    uint32_t ln14_am_lock_lh                  :  1; /* CL91_USER_TX_ln14_status_t[09] - RO */ 
    uint32_t ln14_am_lock_ll                  :  1; /* CL91_USER_TX_ln14_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln14_status_t[07:05] - RSVD */ 
    uint32_t ln14_pcsl_lane_number            :  5; /* CL91_USER_TX_ln14_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln14_pcsl_lane_number            :  5; /* CL91_USER_TX_ln14_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln14_status_t[07:05] - RSVD */ 
    uint32_t ln14_am_lock_ll                  :  1; /* CL91_USER_TX_ln14_status_t[08] - RO */ 
    uint32_t ln14_am_lock_lh                  :  1; /* CL91_USER_TX_ln14_status_t[09] - RO */ 
    uint32_t ln14_am_lock                     :  1; /* CL91_USER_TX_ln14_status_t[10] - RO */ 
    uint32_t ln14_block_lock_ll               :  1; /* CL91_USER_TX_ln14_status_t[11] - RO */ 
    uint32_t ln14_block_lock_lh               :  1; /* CL91_USER_TX_ln14_status_t[12] - RO */ 
    uint32_t ln14_block_lock                  :  1; /* CL91_USER_TX_ln14_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln14_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln14_status_t;

typedef CL91_USER_TX_ln14_status_t CL91_USER_TX_LN14_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln15_status_t[15:14] - RSVD */ 
    uint32_t ln15_block_lock                  :  1; /* CL91_USER_TX_ln15_status_t[13] - RO */ 
    uint32_t ln15_block_lock_lh               :  1; /* CL91_USER_TX_ln15_status_t[12] - RO */ 
    uint32_t ln15_block_lock_ll               :  1; /* CL91_USER_TX_ln15_status_t[11] - RO */ 
    uint32_t ln15_am_lock                     :  1; /* CL91_USER_TX_ln15_status_t[10] - RO */ 
    uint32_t ln15_am_lock_lh                  :  1; /* CL91_USER_TX_ln15_status_t[09] - RO */ 
    uint32_t ln15_am_lock_ll                  :  1; /* CL91_USER_TX_ln15_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln15_status_t[07:05] - RSVD */ 
    uint32_t ln15_pcsl_lane_number            :  5; /* CL91_USER_TX_ln15_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln15_pcsl_lane_number            :  5; /* CL91_USER_TX_ln15_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln15_status_t[07:05] - RSVD */ 
    uint32_t ln15_am_lock_ll                  :  1; /* CL91_USER_TX_ln15_status_t[08] - RO */ 
    uint32_t ln15_am_lock_lh                  :  1; /* CL91_USER_TX_ln15_status_t[09] - RO */ 
    uint32_t ln15_am_lock                     :  1; /* CL91_USER_TX_ln15_status_t[10] - RO */ 
    uint32_t ln15_block_lock_ll               :  1; /* CL91_USER_TX_ln15_status_t[11] - RO */ 
    uint32_t ln15_block_lock_lh               :  1; /* CL91_USER_TX_ln15_status_t[12] - RO */ 
    uint32_t ln15_block_lock                  :  1; /* CL91_USER_TX_ln15_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln15_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln15_status_t;

typedef CL91_USER_TX_ln15_status_t CL91_USER_TX_LN15_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln16_status_t[15:14] - RSVD */ 
    uint32_t ln16_block_lock                  :  1; /* CL91_USER_TX_ln16_status_t[13] - RO */ 
    uint32_t ln16_block_lock_lh               :  1; /* CL91_USER_TX_ln16_status_t[12] - RO */ 
    uint32_t ln16_block_lock_ll               :  1; /* CL91_USER_TX_ln16_status_t[11] - RO */ 
    uint32_t ln16_am_lock                     :  1; /* CL91_USER_TX_ln16_status_t[10] - RO */ 
    uint32_t ln16_am_lock_lh                  :  1; /* CL91_USER_TX_ln16_status_t[09] - RO */ 
    uint32_t ln16_am_lock_ll                  :  1; /* CL91_USER_TX_ln16_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln16_status_t[07:05] - RSVD */ 
    uint32_t ln16_pcsl_lane_number            :  5; /* CL91_USER_TX_ln16_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln16_pcsl_lane_number            :  5; /* CL91_USER_TX_ln16_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln16_status_t[07:05] - RSVD */ 
    uint32_t ln16_am_lock_ll                  :  1; /* CL91_USER_TX_ln16_status_t[08] - RO */ 
    uint32_t ln16_am_lock_lh                  :  1; /* CL91_USER_TX_ln16_status_t[09] - RO */ 
    uint32_t ln16_am_lock                     :  1; /* CL91_USER_TX_ln16_status_t[10] - RO */ 
    uint32_t ln16_block_lock_ll               :  1; /* CL91_USER_TX_ln16_status_t[11] - RO */ 
    uint32_t ln16_block_lock_lh               :  1; /* CL91_USER_TX_ln16_status_t[12] - RO */ 
    uint32_t ln16_block_lock                  :  1; /* CL91_USER_TX_ln16_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln16_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln16_status_t;

typedef CL91_USER_TX_ln16_status_t CL91_USER_TX_LN16_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln17_status_t[15:14] - RSVD */ 
    uint32_t ln17_block_lock                  :  1; /* CL91_USER_TX_ln17_status_t[13] - RO */ 
    uint32_t ln17_block_lock_lh               :  1; /* CL91_USER_TX_ln17_status_t[12] - RO */ 
    uint32_t ln17_block_lock_ll               :  1; /* CL91_USER_TX_ln17_status_t[11] - RO */ 
    uint32_t ln17_am_lock                     :  1; /* CL91_USER_TX_ln17_status_t[10] - RO */ 
    uint32_t ln17_am_lock_lh                  :  1; /* CL91_USER_TX_ln17_status_t[09] - RO */ 
    uint32_t ln17_am_lock_ll                  :  1; /* CL91_USER_TX_ln17_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln17_status_t[07:05] - RSVD */ 
    uint32_t ln17_pcsl_lane_number            :  5; /* CL91_USER_TX_ln17_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln17_pcsl_lane_number            :  5; /* CL91_USER_TX_ln17_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln17_status_t[07:05] - RSVD */ 
    uint32_t ln17_am_lock_ll                  :  1; /* CL91_USER_TX_ln17_status_t[08] - RO */ 
    uint32_t ln17_am_lock_lh                  :  1; /* CL91_USER_TX_ln17_status_t[09] - RO */ 
    uint32_t ln17_am_lock                     :  1; /* CL91_USER_TX_ln17_status_t[10] - RO */ 
    uint32_t ln17_block_lock_ll               :  1; /* CL91_USER_TX_ln17_status_t[11] - RO */ 
    uint32_t ln17_block_lock_lh               :  1; /* CL91_USER_TX_ln17_status_t[12] - RO */ 
    uint32_t ln17_block_lock                  :  1; /* CL91_USER_TX_ln17_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln17_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln17_status_t;

typedef CL91_USER_TX_ln17_status_t CL91_USER_TX_LN17_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln18_status_t[15:14] - RSVD */ 
    uint32_t ln18_block_lock                  :  1; /* CL91_USER_TX_ln18_status_t[13] - RO */ 
    uint32_t ln18_block_lock_lh               :  1; /* CL91_USER_TX_ln18_status_t[12] - RO */ 
    uint32_t ln18_block_lock_ll               :  1; /* CL91_USER_TX_ln18_status_t[11] - RO */ 
    uint32_t ln18_am_lock                     :  1; /* CL91_USER_TX_ln18_status_t[10] - RO */ 
    uint32_t ln18_am_lock_lh                  :  1; /* CL91_USER_TX_ln18_status_t[09] - RO */ 
    uint32_t ln18_am_lock_ll                  :  1; /* CL91_USER_TX_ln18_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln18_status_t[07:05] - RSVD */ 
    uint32_t ln18_pcsl_lane_number            :  5; /* CL91_USER_TX_ln18_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln18_pcsl_lane_number            :  5; /* CL91_USER_TX_ln18_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln18_status_t[07:05] - RSVD */ 
    uint32_t ln18_am_lock_ll                  :  1; /* CL91_USER_TX_ln18_status_t[08] - RO */ 
    uint32_t ln18_am_lock_lh                  :  1; /* CL91_USER_TX_ln18_status_t[09] - RO */ 
    uint32_t ln18_am_lock                     :  1; /* CL91_USER_TX_ln18_status_t[10] - RO */ 
    uint32_t ln18_block_lock_ll               :  1; /* CL91_USER_TX_ln18_status_t[11] - RO */ 
    uint32_t ln18_block_lock_lh               :  1; /* CL91_USER_TX_ln18_status_t[12] - RO */ 
    uint32_t ln18_block_lock                  :  1; /* CL91_USER_TX_ln18_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln18_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln18_status_t;

typedef CL91_USER_TX_ln18_status_t CL91_USER_TX_LN18_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln19_status_t[15:14] - RSVD */ 
    uint32_t ln19_block_lock                  :  1; /* CL91_USER_TX_ln19_status_t[13] - RO */ 
    uint32_t ln19_block_lock_lh               :  1; /* CL91_USER_TX_ln19_status_t[12] - RO */ 
    uint32_t ln19_block_lock_ll               :  1; /* CL91_USER_TX_ln19_status_t[11] - RO */ 
    uint32_t ln19_am_lock                     :  1; /* CL91_USER_TX_ln19_status_t[10] - RO */ 
    uint32_t ln19_am_lock_lh                  :  1; /* CL91_USER_TX_ln19_status_t[09] - RO */ 
    uint32_t ln19_am_lock_ll                  :  1; /* CL91_USER_TX_ln19_status_t[08] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln19_status_t[07:05] - RSVD */ 
    uint32_t ln19_pcsl_lane_number            :  5; /* CL91_USER_TX_ln19_status_t[04:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ln19_pcsl_lane_number            :  5; /* CL91_USER_TX_ln19_status_t[04:00] - RO */ 
    uint32_t reserved_for_eco_05              :  3; /* CL91_USER_TX_ln19_status_t[07:05] - RSVD */ 
    uint32_t ln19_am_lock_ll                  :  1; /* CL91_USER_TX_ln19_status_t[08] - RO */ 
    uint32_t ln19_am_lock_lh                  :  1; /* CL91_USER_TX_ln19_status_t[09] - RO */ 
    uint32_t ln19_am_lock                     :  1; /* CL91_USER_TX_ln19_status_t[10] - RO */ 
    uint32_t ln19_block_lock_ll               :  1; /* CL91_USER_TX_ln19_status_t[11] - RO */ 
    uint32_t ln19_block_lock_lh               :  1; /* CL91_USER_TX_ln19_status_t[12] - RO */ 
    uint32_t ln19_block_lock                  :  1; /* CL91_USER_TX_ln19_status_t[13] - RO */ 
    uint32_t reserved_for_eco_14              :  2; /* CL91_USER_TX_ln19_status_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL91_USER_TX_ln19_status_t;

typedef CL91_USER_TX_ln19_status_t CL91_USER_TX_LN19_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for XGXS_BLK0 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* XGXS_BLK0_xgxsControl_t[15:14] - RSVD */ 
    uint32_t start_sequencer                  :  1; /* XGXS_BLK0_xgxsControl_t[13] - WO */ 
    uint32_t reserved_12                      :  1; /* XGXS_BLK0_xgxsControl_t[12] - RSVD */ 
    uint32_t reserved_08                      :  4; /* XGXS_BLK0_xgxsControl_t[11:08] - RSVD */ 
    uint32_t reserved_00                      :  8; /* XGXS_BLK0_xgxsControl_t[07:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  8; /* XGXS_BLK0_xgxsControl_t[07:00] - RSVD */ 
    uint32_t reserved_08                      :  4; /* XGXS_BLK0_xgxsControl_t[11:08] - RSVD */ 
    uint32_t reserved_12                      :  1; /* XGXS_BLK0_xgxsControl_t[12] - RSVD */ 
    uint32_t start_sequencer                  :  1; /* XGXS_BLK0_xgxsControl_t[13] - WO */ 
    uint32_t reserved_14                      :  2; /* XGXS_BLK0_xgxsControl_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} XGXS_BLK0_xgxsControl_t;

typedef XGXS_BLK0_xgxsControl_t XGXS_BLK0_XGXSCONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* XGXS_BLK0_xgxsStatus_t[15] - RSVD */ 
    uint32_t reserved_12                      :  3; /* XGXS_BLK0_xgxsStatus_t[14:12] - RSVD */ 
    uint32_t txpll_lock                       :  1; /* XGXS_BLK0_xgxsStatus_t[11] - RO */ 
    uint32_t reserved_00                      : 11; /* XGXS_BLK0_xgxsStatus_t[10:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      : 11; /* XGXS_BLK0_xgxsStatus_t[10:00] - RSVD */ 
    uint32_t txpll_lock                       :  1; /* XGXS_BLK0_xgxsStatus_t[11] - RO */ 
    uint32_t reserved_12                      :  3; /* XGXS_BLK0_xgxsStatus_t[14:12] - RSVD */ 
    uint32_t reserved_15                      :  1; /* XGXS_BLK0_xgxsStatus_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} XGXS_BLK0_xgxsStatus_t;

typedef XGXS_BLK0_xgxsStatus_t XGXS_BLK0_XGXSSTATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pmd_lane0_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[15] - WO */ 
    uint32_t pmd_lane1_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[14] - WO */ 
    uint32_t pmd_lane2_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[13] - WO */ 
    uint32_t pmd_lane3_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[12] - WO */ 
    uint32_t global_pmd_tx_disable            :  1; /* XGXS_BLK0_miscControl1_t[11] - WO */ 
    uint32_t reserved_08                      :  3; /* XGXS_BLK0_miscControl1_t[10:08] - RSVD */ 
    uint32_t reserved_05                      :  3; /* XGXS_BLK0_miscControl1_t[07:05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* XGXS_BLK0_miscControl1_t[04] - RSVD */ 
    uint32_t reserved_02                      :  2; /* XGXS_BLK0_miscControl1_t[03:02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* XGXS_BLK0_miscControl1_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* XGXS_BLK0_miscControl1_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* XGXS_BLK0_miscControl1_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* XGXS_BLK0_miscControl1_t[01] - RSVD */ 
    uint32_t reserved_02                      :  2; /* XGXS_BLK0_miscControl1_t[03:02] - RSVD */ 
    uint32_t reserved_04                      :  1; /* XGXS_BLK0_miscControl1_t[04] - RSVD */ 
    uint32_t reserved_05                      :  3; /* XGXS_BLK0_miscControl1_t[07:05] - RSVD */ 
    uint32_t reserved_08                      :  3; /* XGXS_BLK0_miscControl1_t[10:08] - RSVD */ 
    uint32_t global_pmd_tx_disable            :  1; /* XGXS_BLK0_miscControl1_t[11] - WO */ 
    uint32_t pmd_lane3_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[12] - WO */ 
    uint32_t pmd_lane2_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[13] - WO */ 
    uint32_t pmd_lane1_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[14] - WO */ 
    uint32_t pmd_lane0_tx_disable             :  1; /* XGXS_BLK0_miscControl1_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} XGXS_BLK0_miscControl1_t;

typedef XGXS_BLK0_miscControl1_t XGXS_BLK0_MISCCONTROL1_t;


/*-----------------------------------------------*/
/*   Structs for TX_ANA_REGS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* TX_ANA_REGS_anaTxAStatus_t[15:08] - RSVD */ 
    uint32_t reserved_05                      :  3; /* TX_ANA_REGS_anaTxAStatus_t[07:05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[04] - RSVD */ 
    uint32_t pmd_ln_dp_tx_rst                 :  1; /* TX_ANA_REGS_anaTxAStatus_t[03] - RO */ 
    uint32_t reserved_02                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[02] - RSVD */ 
    uint32_t pmd_ln_dp_tx_rst                 :  1; /* TX_ANA_REGS_anaTxAStatus_t[03] - RO */ 
    uint32_t reserved_04                      :  1; /* TX_ANA_REGS_anaTxAStatus_t[04] - RSVD */ 
    uint32_t reserved_05                      :  3; /* TX_ANA_REGS_anaTxAStatus_t[07:05] - RSVD */ 
    uint32_t reserved_08                      :  8; /* TX_ANA_REGS_anaTxAStatus_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_ANA_REGS_anaTxAStatus_t;

typedef TX_ANA_REGS_anaTxAStatus_t TX_ANA_REGS_ANATXASTATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* TX_ANA_REGS_anaTxAControl0_t[15:14] - RSVD */ 
    uint32_t reserved_13                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[13] - RSVD */ 
    uint32_t reserved_12                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[11] - RSVD */ 
    uint32_t txck_dme_en_sm                   :  1; /* TX_ANA_REGS_anaTxAControl0_t[10] - WO */ 
    uint32_t reserved_08                      :  2; /* TX_ANA_REGS_anaTxAControl0_t[09:08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[07] - RSVD */ 
    uint32_t reserved_04                      :  3; /* TX_ANA_REGS_anaTxAControl0_t[06:04] - RSVD */ 
    uint32_t reserved_00                      :  4; /* TX_ANA_REGS_anaTxAControl0_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* TX_ANA_REGS_anaTxAControl0_t[03:00] - RSVD */ 
    uint32_t reserved_04                      :  3; /* TX_ANA_REGS_anaTxAControl0_t[06:04] - RSVD */ 
    uint32_t reserved_07                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[07] - RSVD */ 
    uint32_t reserved_08                      :  2; /* TX_ANA_REGS_anaTxAControl0_t[09:08] - RSVD */ 
    uint32_t txck_dme_en_sm                   :  1; /* TX_ANA_REGS_anaTxAControl0_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[11] - RSVD */ 
    uint32_t reserved_12                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[12] - RSVD */ 
    uint32_t reserved_13                      :  1; /* TX_ANA_REGS_anaTxAControl0_t[13] - RSVD */ 
    uint32_t reserved_14                      :  2; /* TX_ANA_REGS_anaTxAControl0_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_ANA_REGS_anaTxAControl0_t;

typedef TX_ANA_REGS_anaTxAControl0_t TX_ANA_REGS_ANATXACONTROL0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* TX_ANA_REGS_anaTxAControl7_t[15:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* TX_ANA_REGS_anaTxAControl7_t[11] - RSVD */ 
    uint32_t pmd_ln_dp_tx_rst_sm              :  1; /* TX_ANA_REGS_anaTxAControl7_t[10] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_val_sm         :  1; /* TX_ANA_REGS_anaTxAControl7_t[09] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_enb_sm         :  1; /* TX_ANA_REGS_anaTxAControl7_t[08] - WO */ 
    uint32_t reserved_06                      :  2; /* TX_ANA_REGS_anaTxAControl7_t[07:06] - RSVD */ 
    uint32_t use_mgt_pmd_lock_4_tx_squelch_sm  :  1; /* TX_ANA_REGS_anaTxAControl7_t[05] - WO */ 
    uint32_t tx_disable_an_good_sm            :  1; /* TX_ANA_REGS_anaTxAControl7_t[04] - WO */ 
    uint32_t tx_disable_force_en_sm           :  1; /* TX_ANA_REGS_anaTxAControl7_t[03] - WO */ 
    uint32_t tx_disable_force_val_sm          :  1; /* TX_ANA_REGS_anaTxAControl7_t[02] - WO */ 
    uint32_t tx_squelch_force_en_sm           :  1; /* TX_ANA_REGS_anaTxAControl7_t[01] - WO */ 
    uint32_t tx_squelch_force_val_sm          :  1; /* TX_ANA_REGS_anaTxAControl7_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_squelch_force_val_sm          :  1; /* TX_ANA_REGS_anaTxAControl7_t[00] - WO */ 
    uint32_t tx_squelch_force_en_sm           :  1; /* TX_ANA_REGS_anaTxAControl7_t[01] - WO */ 
    uint32_t tx_disable_force_val_sm          :  1; /* TX_ANA_REGS_anaTxAControl7_t[02] - WO */ 
    uint32_t tx_disable_force_en_sm           :  1; /* TX_ANA_REGS_anaTxAControl7_t[03] - WO */ 
    uint32_t tx_disable_an_good_sm            :  1; /* TX_ANA_REGS_anaTxAControl7_t[04] - WO */ 
    uint32_t use_mgt_pmd_lock_4_tx_squelch_sm  :  1; /* TX_ANA_REGS_anaTxAControl7_t[05] - WO */ 
    uint32_t reserved_06                      :  2; /* TX_ANA_REGS_anaTxAControl7_t[07:06] - RSVD */ 
    uint32_t pmd_ln_tx_h_pwrdn_enb_sm         :  1; /* TX_ANA_REGS_anaTxAControl7_t[08] - WO */ 
    uint32_t pmd_ln_tx_h_pwrdn_val_sm         :  1; /* TX_ANA_REGS_anaTxAControl7_t[09] - WO */ 
    uint32_t pmd_ln_dp_tx_rst_sm              :  1; /* TX_ANA_REGS_anaTxAControl7_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* TX_ANA_REGS_anaTxAControl7_t[11] - RSVD */ 
    uint32_t reserved_12                      :  4; /* TX_ANA_REGS_anaTxAControl7_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_ANA_REGS_anaTxAControl7_t;

typedef TX_ANA_REGS_anaTxAControl7_t TX_ANA_REGS_ANATXACONTROL7_t;


/*-----------------------------------------------*/
/*   Structs for RX_ANA_REGS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t rxstatus                         : 16; /* RX_ANA_REGS_anaRxStatus_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rxstatus                         : 16; /* RX_ANA_REGS_anaRxStatus_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxStatus_t;

typedef RX_ANA_REGS_anaRxStatus_t RX_ANA_REGS_ANARXSTATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* RX_ANA_REGS_anaRxControl_t[15:10] - RSVD */ 
    uint32_t force_pmd_lock_sm                :  1; /* RX_ANA_REGS_anaRxControl_t[09] - WO */ 
    uint32_t force_pmd_lock_val_sm            :  1; /* RX_ANA_REGS_anaRxControl_t[08] - WO */ 
    uint32_t use_cl73_an_good_kr4_sm          :  1; /* RX_ANA_REGS_anaRxControl_t[07] - WO */ 
    uint32_t use_cl73_an_good_sm              :  1; /* RX_ANA_REGS_anaRxControl_t[06] - WO */ 
    uint32_t forcerxseqdone_en_sm             :  1; /* RX_ANA_REGS_anaRxControl_t[05] - WO */ 
    uint32_t forcerxseqdone_val_sm            :  1; /* RX_ANA_REGS_anaRxControl_t[04] - WO */ 
    uint32_t reserved_03                      :  1; /* RX_ANA_REGS_anaRxControl_t[03] - RSVD */ 
    uint32_t status_sel                       :  3; /* RX_ANA_REGS_anaRxControl_t[02:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t status_sel                       :  3; /* RX_ANA_REGS_anaRxControl_t[02:00] - WO */ 
    uint32_t reserved_03                      :  1; /* RX_ANA_REGS_anaRxControl_t[03] - RSVD */ 
    uint32_t forcerxseqdone_val_sm            :  1; /* RX_ANA_REGS_anaRxControl_t[04] - WO */ 
    uint32_t forcerxseqdone_en_sm             :  1; /* RX_ANA_REGS_anaRxControl_t[05] - WO */ 
    uint32_t use_cl73_an_good_sm              :  1; /* RX_ANA_REGS_anaRxControl_t[06] - WO */ 
    uint32_t use_cl73_an_good_kr4_sm          :  1; /* RX_ANA_REGS_anaRxControl_t[07] - WO */ 
    uint32_t force_pmd_lock_val_sm            :  1; /* RX_ANA_REGS_anaRxControl_t[08] - WO */ 
    uint32_t force_pmd_lock_sm                :  1; /* RX_ANA_REGS_anaRxControl_t[09] - WO */ 
    uint32_t reserved_10                      :  6; /* RX_ANA_REGS_anaRxControl_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxControl_t;

typedef RX_ANA_REGS_anaRxControl_t RX_ANA_REGS_ANARXCONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* RX_ANA_REGS_anaRxSigdet_t[15:05] - RSVD */ 
    uint32_t rx_sigdet_r                      :  1; /* RX_ANA_REGS_anaRxSigdet_t[04] - WO */ 
    uint32_t rx_sigdet_force_r                :  1; /* RX_ANA_REGS_anaRxSigdet_t[03] - WO */ 
    uint32_t reserved_00                      :  3; /* RX_ANA_REGS_anaRxSigdet_t[02:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  3; /* RX_ANA_REGS_anaRxSigdet_t[02:00] - RSVD */ 
    uint32_t rx_sigdet_force_r                :  1; /* RX_ANA_REGS_anaRxSigdet_t[03] - WO */ 
    uint32_t rx_sigdet_r                      :  1; /* RX_ANA_REGS_anaRxSigdet_t[04] - WO */ 
    uint32_t reserved_05                      : 11; /* RX_ANA_REGS_anaRxSigdet_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxSigdet_t;

typedef RX_ANA_REGS_anaRxSigdet_t RX_ANA_REGS_ANARXSIGDET_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* RX_ANA_REGS_anaRxControl2_t[15:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* RX_ANA_REGS_anaRxControl2_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* RX_ANA_REGS_anaRxControl2_t[10] - RSVD */ 
    uint32_t pmd_ln_rx_h_pwrdn_val_sm         :  1; /* RX_ANA_REGS_anaRxControl2_t[09] - WO */ 
    uint32_t pmd_ln_dp_rx_rst_sm              :  1; /* RX_ANA_REGS_anaRxControl2_t[08] - WO */ 
    uint32_t reserved_02                      :  6; /* RX_ANA_REGS_anaRxControl2_t[07:02] - RSVD */ 
    uint32_t rxtm_tstsel_sm                   :  2; /* RX_ANA_REGS_anaRxControl2_t[01:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rxtm_tstsel_sm                   :  2; /* RX_ANA_REGS_anaRxControl2_t[01:00] - WO */ 
    uint32_t reserved_02                      :  6; /* RX_ANA_REGS_anaRxControl2_t[07:02] - RSVD */ 
    uint32_t pmd_ln_dp_rx_rst_sm              :  1; /* RX_ANA_REGS_anaRxControl2_t[08] - WO */ 
    uint32_t pmd_ln_rx_h_pwrdn_val_sm         :  1; /* RX_ANA_REGS_anaRxControl2_t[09] - WO */ 
    uint32_t reserved_10                      :  1; /* RX_ANA_REGS_anaRxControl2_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* RX_ANA_REGS_anaRxControl2_t[11] - RSVD */ 
    uint32_t reserved_12                      :  4; /* RX_ANA_REGS_anaRxControl2_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxControl2_t;

typedef RX_ANA_REGS_anaRxControl2_t RX_ANA_REGS_ANARXCONTROL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t rxck_dme_en_force                :  1; /* RX_ANA_REGS_anaRxControl3_t[15] - WO */ 
    uint32_t rxck_dme_en_r                    :  1; /* RX_ANA_REGS_anaRxControl3_t[14] - WO */ 
    uint32_t rst_dme_en_force                 :  1; /* RX_ANA_REGS_anaRxControl3_t[13] - WO */ 
    uint32_t rst_dme_en_r                     :  1; /* RX_ANA_REGS_anaRxControl3_t[12] - WO */ 
    uint32_t cl73_clk25_rst_sm                :  1; /* RX_ANA_REGS_anaRxControl3_t[11] - WO */ 
    uint32_t cl73_clk25_en_sm                 :  1; /* RX_ANA_REGS_anaRxControl3_t[10] - WO */ 
    uint32_t reserved_09                      :  1; /* RX_ANA_REGS_anaRxControl3_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* RX_ANA_REGS_anaRxControl3_t[08] - RSVD */ 
    uint32_t use_kr_block_lock_sm             :  1; /* RX_ANA_REGS_anaRxControl3_t[07] - WO */ 
    uint32_t use_kr4_block_lock_sm            :  1; /* RX_ANA_REGS_anaRxControl3_t[06] - WO */ 
    uint32_t link_en_force_sm                 :  1; /* RX_ANA_REGS_anaRxControl3_t[05] - WO */ 
    uint32_t link_en_r                        :  1; /* RX_ANA_REGS_anaRxControl3_t[04] - WO */ 
    uint32_t use_kr4_pmd_lock_sm              :  1; /* RX_ANA_REGS_anaRxControl3_t[03] - WO */ 
    uint32_t reserved_02                      :  1; /* RX_ANA_REGS_anaRxControl3_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* RX_ANA_REGS_anaRxControl3_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* RX_ANA_REGS_anaRxControl3_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* RX_ANA_REGS_anaRxControl3_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* RX_ANA_REGS_anaRxControl3_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* RX_ANA_REGS_anaRxControl3_t[02] - RSVD */ 
    uint32_t use_kr4_pmd_lock_sm              :  1; /* RX_ANA_REGS_anaRxControl3_t[03] - WO */ 
    uint32_t link_en_r                        :  1; /* RX_ANA_REGS_anaRxControl3_t[04] - WO */ 
    uint32_t link_en_force_sm                 :  1; /* RX_ANA_REGS_anaRxControl3_t[05] - WO */ 
    uint32_t use_kr4_block_lock_sm            :  1; /* RX_ANA_REGS_anaRxControl3_t[06] - WO */ 
    uint32_t use_kr_block_lock_sm             :  1; /* RX_ANA_REGS_anaRxControl3_t[07] - WO */ 
    uint32_t reserved_08                      :  1; /* RX_ANA_REGS_anaRxControl3_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* RX_ANA_REGS_anaRxControl3_t[09] - RSVD */ 
    uint32_t cl73_clk25_en_sm                 :  1; /* RX_ANA_REGS_anaRxControl3_t[10] - WO */ 
    uint32_t cl73_clk25_rst_sm                :  1; /* RX_ANA_REGS_anaRxControl3_t[11] - WO */ 
    uint32_t rst_dme_en_r                     :  1; /* RX_ANA_REGS_anaRxControl3_t[12] - WO */ 
    uint32_t rst_dme_en_force                 :  1; /* RX_ANA_REGS_anaRxControl3_t[13] - WO */ 
    uint32_t rxck_dme_en_r                    :  1; /* RX_ANA_REGS_anaRxControl3_t[14] - WO */ 
    uint32_t rxck_dme_en_force                :  1; /* RX_ANA_REGS_anaRxControl3_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} RX_ANA_REGS_anaRxControl3_t;

typedef RX_ANA_REGS_anaRxControl3_t RX_ANA_REGS_ANARXCONTROL3_t;


/*-----------------------------------------------*/
/*   Structs for XGXS_BLK2 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reset_mdio                       :  1; /* XGXS_BLK2_laneReset_t[15] - SC */ 
    uint32_t reserved_09                      :  6; /* XGXS_BLK2_laneReset_t[14:09] - RSVD */ 
    uint32_t reset_pll                        :  1; /* XGXS_BLK2_laneReset_t[08] - WO */ 
    uint32_t reserved_04                      :  4; /* XGXS_BLK2_laneReset_t[07:04] - RSVD */ 
    uint32_t lane_reset                       :  4; /* XGXS_BLK2_laneReset_t[03:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t lane_reset                       :  4; /* XGXS_BLK2_laneReset_t[03:00] - WO */ 
    uint32_t reserved_04                      :  4; /* XGXS_BLK2_laneReset_t[07:04] - RSVD */ 
    uint32_t reset_pll                        :  1; /* XGXS_BLK2_laneReset_t[08] - WO */ 
    uint32_t reserved_09                      :  6; /* XGXS_BLK2_laneReset_t[14:09] - RSVD */ 
    uint32_t reset_mdio                       :  1; /* XGXS_BLK2_laneReset_t[15] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} XGXS_BLK2_laneReset_t;

typedef XGXS_BLK2_laneReset_t XGXS_BLK2_LANERESET_t;


/*-----------------------------------------------*/
/*   Structs for XGXS_BLK8 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* XGXS_BLK8_cl73Control9_t[15:14] - RSVD */ 
    uint32_t cl73_link_fail_inhibit_timer_kr_val  : 14; /* XGXS_BLK8_cl73Control9_t[13:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl73_link_fail_inhibit_timer_kr_val  : 14; /* XGXS_BLK8_cl73Control9_t[13:00] - WO */ 
    uint32_t reserved_14                      :  2; /* XGXS_BLK8_cl73Control9_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} XGXS_BLK8_cl73Control9_t;

typedef XGXS_BLK8_cl73Control9_t XGXS_BLK8_CL73CONTROL9_t;


/*-----------------------------------------------*/
/*   Structs for PMA_PMD_GNRTL_STATUS Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pmd_pll_mode                     :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[15:12] - RO */ 
    uint32_t pmd_rx_sigdet                    :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[11:08] - RO */ 
    uint32_t pmd_tx_clk_vld                   :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[07:04] - RO */ 
    uint32_t pmd_rx_pmd_lock                  :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_pmd_lock                  :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[03:00] - RO */ 
    uint32_t pmd_tx_clk_vld                   :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[07:04] - RO */ 
    uint32_t pmd_rx_sigdet                    :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[11:08] - RO */ 
    uint32_t pmd_pll_mode                     :  4; /* PMA_PMD_GNRTL_STATUS_GP2_0_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_0_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pmd_osr_mode_ln0                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[15:12] - RO */ 
    uint32_t pmd_osr_mode_ln1                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[11:08] - RO */ 
    uint32_t pmd_osr_mode_ln2                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[07:04] - RO */ 
    uint32_t pmd_osr_mode_ln3                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_osr_mode_ln3                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[03:00] - RO */ 
    uint32_t pmd_osr_mode_ln2                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[07:04] - RO */ 
    uint32_t pmd_osr_mode_ln1                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[11:08] - RO */ 
    uint32_t pmd_osr_mode_ln0                 :  4; /* PMA_PMD_GNRTL_STATUS_GP2_1_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_1_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t actual_speed_ln2                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_2_t[15:08] - RO */ 
    uint32_t actual_speed_ln3                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_2_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t actual_speed_ln3                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_2_t[07:00] - RO */ 
    uint32_t actual_speed_ln2                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_2_t[15:08] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_2_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t actual_speed_ln0                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_3_t[15:08] - RO */ 
    uint32_t actual_speed_ln1                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_3_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t actual_speed_ln1                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_3_t[07:00] - RO */ 
    uint32_t actual_speed_ln0                 :  8; /* PMA_PMD_GNRTL_STATUS_GP2_3_t[15:08] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_3_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl73_autoneg_complete            :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[15:12] - RO */ 
    uint32_t pmd_rx_dme_en                    :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[11:08] - RO */ 
    uint32_t cl73_mr_lp_autoneg_able          :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[07:04] - RO */ 
    uint32_t cl73_mr_autoneg_able             :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[03:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl73_mr_autoneg_able             :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[03:00] - RO */ 
    uint32_t cl73_mr_lp_autoneg_able          :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[07:04] - RO */ 
    uint32_t pmd_rx_dme_en                    :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[11:08] - RO */ 
    uint32_t cl73_autoneg_complete            :  4; /* PMA_PMD_GNRTL_STATUS_GP2_4_t[15:12] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_4_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_5_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_5_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_5_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_6_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_6_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_6_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_7_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl73_bamstat123_ln3              : 16; /* PMA_PMD_GNRTL_STATUS_GP2_7_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_7_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t an_speed_ln2                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_8_t[15:08] - RO */ 
    uint32_t an_speed_ln3                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_8_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t an_speed_ln3                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_8_t[07:00] - RO */ 
    uint32_t an_speed_ln2                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_8_t[15:08] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_8_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t an_speed_ln0                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_9_t[15:08] - RO */ 
    uint32_t an_speed_ln1                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_9_t[07:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t an_speed_ln1                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_9_t[07:00] - RO */ 
    uint32_t an_speed_ln0                     :  8; /* PMA_PMD_GNRTL_STATUS_GP2_9_t[15:08] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PMA_PMD_GNRTL_STATUS_GP2_9_t;



/*-----------------------------------------------*/
/*   Structs for LINE_RX_PMA_DP Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_06                      : 10; /* LINE_RX_PMA_DP_main_ctrl_t[15:06] - RSVD */ 
    uint32_t reserved_04                      :  2; /* LINE_RX_PMA_DP_main_ctrl_t[05:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* LINE_RX_PMA_DP_main_ctrl_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* LINE_RX_PMA_DP_main_ctrl_t[02] - RSVD */ 
    uint32_t rstb_frc                         :  1; /* LINE_RX_PMA_DP_main_ctrl_t[01] - WO */ 
    uint32_t rstb                             :  1; /* LINE_RX_PMA_DP_main_ctrl_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* LINE_RX_PMA_DP_main_ctrl_t[00] - WO */ 
    uint32_t rstb_frc                         :  1; /* LINE_RX_PMA_DP_main_ctrl_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* LINE_RX_PMA_DP_main_ctrl_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* LINE_RX_PMA_DP_main_ctrl_t[03] - RSVD */ 
    uint32_t reserved_04                      :  2; /* LINE_RX_PMA_DP_main_ctrl_t[05:04] - RSVD */ 
    uint32_t reserved_06                      : 10; /* LINE_RX_PMA_DP_main_ctrl_t[15:06] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_main_ctrl_t;

typedef LINE_RX_PMA_DP_main_ctrl_t LINE_RX_PMA_DP_MAIN_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[14] - RSVD */ 
    uint32_t reserved_13                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[13] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[12] - WO */ 
    uint32_t reserved_11                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[11] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[10] - WO */ 
    uint32_t out_sel                          :  2; /* LINE_RX_PMA_DP_dp_ctrl_t[09:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* LINE_RX_PMA_DP_dp_ctrl_t[07:04] - RSVD */ 
    uint32_t ptr_sync                         :  4; /* LINE_RX_PMA_DP_dp_ctrl_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ptr_sync                         :  4; /* LINE_RX_PMA_DP_dp_ctrl_t[03:00] - RSVD */ 
    uint32_t reserved_04                      :  4; /* LINE_RX_PMA_DP_dp_ctrl_t[07:04] - RSVD */ 
    uint32_t out_sel                          :  2; /* LINE_RX_PMA_DP_dp_ctrl_t[09:08] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[11] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[12] - WO */ 
    uint32_t reserved_13                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[13] - RSVD */ 
    uint32_t reserved_14                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_dp_ctrl_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_dp_ctrl_t;

typedef LINE_RX_PMA_DP_dp_ctrl_t LINE_RX_PMA_DP_DP_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_01                      : 15; /* LINE_RX_PMA_DP_latched_status_t[15:01] - RSVD */ 
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_t[00] - RO */ 
    uint32_t reserved_01                      : 15; /* LINE_RX_PMA_DP_latched_status_t[15:01] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_latched_status_t;

typedef LINE_RX_PMA_DP_latched_status_t LINE_RX_PMA_DP_LATCHED_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_t[15:08] - RSVD */ 
    uint32_t reserved_01                      :  7; /* LINE_RX_PMA_DP_live_status_t[07:01] - RSVD */ 
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_t[00] - RO */ 
    uint32_t reserved_01                      :  7; /* LINE_RX_PMA_DP_live_status_t[07:01] - RSVD */ 
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_live_status_t;

typedef LINE_RX_PMA_DP_live_status_t LINE_RX_PMA_DP_LIVE_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for LINE_TX_PMA_DP Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* LINE_TX_PMA_DP_soft_rst_t[15:02] - RSVD */ 
    uint32_t rstb_frc                         :  1; /* LINE_TX_PMA_DP_soft_rst_t[01] - WO */ 
    uint32_t rstb                             :  1; /* LINE_TX_PMA_DP_soft_rst_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* LINE_TX_PMA_DP_soft_rst_t[00] - WO */ 
    uint32_t rstb_frc                         :  1; /* LINE_TX_PMA_DP_soft_rst_t[01] - WO */ 
    uint32_t reserved_02                      : 14; /* LINE_TX_PMA_DP_soft_rst_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_TX_PMA_DP_soft_rst_t;

typedef LINE_TX_PMA_DP_soft_rst_t LINE_TX_PMA_DP_SOFT_RST_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* LINE_TX_PMA_DP_ctrl_t[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* LINE_TX_PMA_DP_ctrl_t[14] - RSVD */ 
    uint32_t reserved_12                      :  2; /* LINE_TX_PMA_DP_ctrl_t[13:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* LINE_TX_PMA_DP_ctrl_t[11] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* LINE_TX_PMA_DP_ctrl_t[10] - WO */ 
    uint32_t reserved_09                      :  1; /* LINE_TX_PMA_DP_ctrl_t[09] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* LINE_TX_PMA_DP_ctrl_t[08] - WO */ 
    uint32_t reserved_04                      :  4; /* LINE_TX_PMA_DP_ctrl_t[07:04] - RSVD */ 
    uint32_t ptr_sync                         :  4; /* LINE_TX_PMA_DP_ctrl_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ptr_sync                         :  4; /* LINE_TX_PMA_DP_ctrl_t[03:00] - RSVD */ 
    uint32_t reserved_04                      :  4; /* LINE_TX_PMA_DP_ctrl_t[07:04] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* LINE_TX_PMA_DP_ctrl_t[08] - WO */ 
    uint32_t reserved_09                      :  1; /* LINE_TX_PMA_DP_ctrl_t[09] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* LINE_TX_PMA_DP_ctrl_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* LINE_TX_PMA_DP_ctrl_t[11] - RSVD */ 
    uint32_t reserved_12                      :  2; /* LINE_TX_PMA_DP_ctrl_t[13:12] - RSVD */ 
    uint32_t reserved_14                      :  1; /* LINE_TX_PMA_DP_ctrl_t[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* LINE_TX_PMA_DP_ctrl_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_TX_PMA_DP_ctrl_t;

typedef LINE_TX_PMA_DP_ctrl_t LINE_TX_PMA_DP_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* LINE_TX_PMA_DP_pf_status_t[15:02] - RSVD */ 
    uint32_t pf_col                           :  1; /* LINE_TX_PMA_DP_pf_status_t[01] - RO */ 
    uint32_t pf_col_lh                        :  1; /* LINE_TX_PMA_DP_pf_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* LINE_TX_PMA_DP_pf_status_t[00] - RO */ 
    uint32_t pf_col                           :  1; /* LINE_TX_PMA_DP_pf_status_t[01] - RO */ 
    uint32_t reserved_02                      : 14; /* LINE_TX_PMA_DP_pf_status_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_TX_PMA_DP_pf_status_t;

typedef LINE_TX_PMA_DP_pf_status_t LINE_TX_PMA_DP_PF_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for SYS_RX_PMA_DP Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_06                      : 10; /* SYS_RX_PMA_DP_main_ctrl_t[15:06] - RSVD */ 
    uint32_t reserved_04                      :  2; /* SYS_RX_PMA_DP_main_ctrl_t[05:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SYS_RX_PMA_DP_main_ctrl_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* SYS_RX_PMA_DP_main_ctrl_t[02] - RSVD */ 
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_t[01] - WO */ 
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_t[00] - WO */ 
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_t[01] - WO */ 
    uint32_t reserved_02                      :  1; /* SYS_RX_PMA_DP_main_ctrl_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* SYS_RX_PMA_DP_main_ctrl_t[03] - RSVD */ 
    uint32_t reserved_04                      :  2; /* SYS_RX_PMA_DP_main_ctrl_t[05:04] - RSVD */ 
    uint32_t reserved_06                      : 10; /* SYS_RX_PMA_DP_main_ctrl_t[15:06] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_main_ctrl_t;

typedef SYS_RX_PMA_DP_main_ctrl_t SYS_RX_PMA_DP_MAIN_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[14] - RSVD */ 
    uint32_t reserved_13                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[13] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[12] - WO */ 
    uint32_t reserved_11                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[11] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[10] - WO */ 
    uint32_t out_sel:  2; /* SYS_RX_PMA_DP_dp_ctrl_t[09:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* SYS_RX_PMA_DP_dp_ctrl_t[07:04] - RSVD */ 
    uint32_t ptr_sync                         :  4; /* SYS_RX_PMA_DP_dp_ctrl_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ptr_sync                         :  4; /* SYS_RX_PMA_DP_dp_ctrl_t[03:00] - RSVD */ 
    uint32_t reserved_04                      :  4; /* SYS_RX_PMA_DP_dp_ctrl_t[07:04] - RSVD */ 
    uint32_t out_sel:  2; /* SYS_RX_PMA_DP_dp_ctrl_t[09:08] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[11] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[12] - WO */ 
    uint32_t reserved_13                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[13] - RSVD */ 
    uint32_t reserved_14                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_dp_ctrl_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_dp_ctrl_t;

typedef SYS_RX_PMA_DP_dp_ctrl_t SYS_RX_PMA_DP_DP_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_01                      : 15; /* SYS_RX_PMA_DP_latched_status_t[15:01] - RSVD */ 
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_t[00] - RO */ 
    uint32_t reserved_01                      : 15; /* SYS_RX_PMA_DP_latched_status_t[15:01] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_latched_status_t;

typedef SYS_RX_PMA_DP_latched_status_t SYS_RX_PMA_DP_LATCHED_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_t[15:08] - RSVD */ 
    uint32_t reserved_01                      :  7; /* SYS_RX_PMA_DP_live_status_t[07:01] - RSVD */ 
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_t[00] - RO */ 
    uint32_t reserved_01                      :  7; /* SYS_RX_PMA_DP_live_status_t[07:01] - RSVD */ 
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_t[15:08] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_live_status_t;

typedef SYS_RX_PMA_DP_live_status_t SYS_RX_PMA_DP_LIVE_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for SYS_TX_PMA_DP Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* SYS_TX_PMA_DP_soft_rst_t[15:02] - RSVD */ 
    uint32_t rstb_frc                         :  1; /* SYS_TX_PMA_DP_soft_rst_t[01] - WO */ 
    uint32_t rstb                             :  1; /* SYS_TX_PMA_DP_soft_rst_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* SYS_TX_PMA_DP_soft_rst_t[00] - WO */ 
    uint32_t rstb_frc                         :  1; /* SYS_TX_PMA_DP_soft_rst_t[01] - WO */ 
    uint32_t reserved_02                      : 14; /* SYS_TX_PMA_DP_soft_rst_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_TX_PMA_DP_soft_rst_t;

typedef SYS_TX_PMA_DP_soft_rst_t SYS_TX_PMA_DP_SOFT_RST_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* SYS_TX_PMA_DP_ctrl_t[15] - RSVD */ 
    uint32_t reserved_14                      :  1; /* SYS_TX_PMA_DP_ctrl_t[14] - RSVD */ 
    uint32_t reserved_12                      :  2; /* SYS_TX_PMA_DP_ctrl_t[13:12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* SYS_TX_PMA_DP_ctrl_t[11] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* SYS_TX_PMA_DP_ctrl_t[10] - WO */ 
    uint32_t reserved_09                      :  1; /* SYS_TX_PMA_DP_ctrl_t[09] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* SYS_TX_PMA_DP_ctrl_t[08] - WO */ 
    uint32_t reserved_04                      :  4; /* SYS_TX_PMA_DP_ctrl_t[07:04] - RSVD */ 
    uint32_t ptr_sync                         :  4; /* SYS_TX_PMA_DP_ctrl_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ptr_sync                         :  4; /* SYS_TX_PMA_DP_ctrl_t[03:00] - RSVD */ 
    uint32_t reserved_04                      :  4; /* SYS_TX_PMA_DP_ctrl_t[07:04] - RSVD */ 
    uint32_t auto_reset_dis                   :  1; /* SYS_TX_PMA_DP_ctrl_t[08] - WO */ 
    uint32_t reserved_09                      :  1; /* SYS_TX_PMA_DP_ctrl_t[09] - RSVD */ 
    uint32_t pf_rstb                          :  1; /* SYS_TX_PMA_DP_ctrl_t[10] - WO */ 
    uint32_t reserved_11                      :  1; /* SYS_TX_PMA_DP_ctrl_t[11] - RSVD */ 
    uint32_t reserved_12                      :  2; /* SYS_TX_PMA_DP_ctrl_t[13:12] - RSVD */ 
    uint32_t reserved_14                      :  1; /* SYS_TX_PMA_DP_ctrl_t[14] - RSVD */ 
    uint32_t reserved_15                      :  1; /* SYS_TX_PMA_DP_ctrl_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_TX_PMA_DP_ctrl_t;

typedef SYS_TX_PMA_DP_ctrl_t SYS_TX_PMA_DP_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* SYS_TX_PMA_DP_pf_status_t[15:02] - RSVD */ 
    uint32_t pf_col                           :  1; /* SYS_TX_PMA_DP_pf_status_t[01] - RO */ 
    uint32_t pf_col_lh                        :  1; /* SYS_TX_PMA_DP_pf_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* SYS_TX_PMA_DP_pf_status_t[00] - RO */ 
    uint32_t pf_col                           :  1; /* SYS_TX_PMA_DP_pf_status_t[01] - RO */ 
    uint32_t reserved_02                      : 14; /* SYS_TX_PMA_DP_pf_status_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_TX_PMA_DP_pf_status_t;

typedef SYS_TX_PMA_DP_pf_status_t SYS_TX_PMA_DP_PF_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for DSC_C Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* DSC_C_cdr_control_2_t[15:10] - RSVD */ 
    uint32_t cdr_1g_manual_strobe             :  1; /* DSC_C_cdr_control_2_t[09] - SC */ 
    uint32_t cdr_1g_manual_mode               :  1; /* DSC_C_cdr_control_2_t[08] - RW */ 
    uint32_t phs_sum_ignore_dsc_lock          :  1; /* DSC_C_cdr_control_2_t[07] - RW */ 
    uint32_t tx_pi_loop_timing_src_sel        :  1; /* DSC_C_cdr_control_2_t[06] - RW */ 
    uint32_t cdr_1g_force_en                  :  1; /* DSC_C_cdr_control_2_t[05] - RW */ 
    uint32_t cdr_1g_swap_pz                   :  1; /* DSC_C_cdr_control_2_t[04] - RW */ 
    uint32_t cdr_lm_thr_sel                   :  4; /* DSC_C_cdr_control_2_t[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cdr_lm_thr_sel                   :  4; /* DSC_C_cdr_control_2_t[03:00] - RW */ 
    uint32_t cdr_1g_swap_pz                   :  1; /* DSC_C_cdr_control_2_t[04] - RW */ 
    uint32_t cdr_1g_force_en                  :  1; /* DSC_C_cdr_control_2_t[05] - RW */ 
    uint32_t tx_pi_loop_timing_src_sel        :  1; /* DSC_C_cdr_control_2_t[06] - RW */ 
    uint32_t phs_sum_ignore_dsc_lock          :  1; /* DSC_C_cdr_control_2_t[07] - RW */ 
    uint32_t cdr_1g_manual_mode               :  1; /* DSC_C_cdr_control_2_t[08] - RW */ 
    uint32_t cdr_1g_manual_strobe             :  1; /* DSC_C_cdr_control_2_t[09] - SC */ 
    uint32_t reserved_10                      :  6; /* DSC_C_cdr_control_2_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DSC_C_cdr_control_2_t;

typedef DSC_C_cdr_control_2_t DSC_C_CDR_CONTROL_2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* DSC_C_rx_pi_control_t[15:12] - RSVD */ 
    uint32_t rx_pi_manual_strobe              :  1; /* DSC_C_rx_pi_control_t[11] - SC */ 
    uint32_t rx_pi_manual_mode                :  1; /* DSC_C_rx_pi_control_t[10] - RW */ 
    uint32_t rx_pi_phase_step_dir             :  1; /* DSC_C_rx_pi_control_t[09] - RW */ 
    uint32_t rx_pi_phase_step_cnt             :  3; /* DSC_C_rx_pi_control_t[08:06] - RW */ 
    uint32_t rx_pi_slicers_en                 :  6; /* DSC_C_rx_pi_control_t[05:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_pi_slicers_en                 :  6; /* DSC_C_rx_pi_control_t[05:00] - RW */ 
    uint32_t rx_pi_phase_step_cnt             :  3; /* DSC_C_rx_pi_control_t[08:06] - RW */ 
    uint32_t rx_pi_phase_step_dir             :  1; /* DSC_C_rx_pi_control_t[09] - RW */ 
    uint32_t rx_pi_manual_mode                :  1; /* DSC_C_rx_pi_control_t[10] - RW */ 
    uint32_t rx_pi_manual_strobe              :  1; /* DSC_C_rx_pi_control_t[11] - SC */ 
    uint32_t reserved_12                      :  4; /* DSC_C_rx_pi_control_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DSC_C_rx_pi_control_t;

typedef DSC_C_rx_pi_control_t DSC_C_RX_PI_CONTROL_t;


/*-----------------------------------------------*/
/*   Structs for DSC_D Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         : 16;
    uint32_t reserved_2                       : 14; /* DSC_D_dsc_sm_ctrl_9_t[15:2] - RSVD */
    uint32_t rx_restart_pmd_hold              :  1; /* DSC_D_dsc_sm_ctrl_9_t[01] - RW */
    uint32_t rx_restart_pmd                   :  1; /* DSC_D_dsc_sm_ctrl_9_t[00] - RW */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_restart_pmd                   :  1; /* DSC_D_dsc_sm_ctrl_9_t[00] - RW */
    uint32_t rx_restart_pmd_hold              :  1; /* DSC_D_dsc_sm_ctrl_9_t[01] - RW */
    uint32_t reserved_2                       : 14; /* DSC_D_dsc_sm_ctrl_9_t[15:2] - RSVD */
    uint32_t reserved                         : 16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DSC_D_dsc_sm_ctrl_9_t;

typedef DSC_D_dsc_sm_ctrl_9_t DSC_D_DSC_CONTROL_9_t;


/*-----------------------------------------------*/
/*   Structs for TX_PI_RPTR Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* TX_PI_RPTR_tx_pi_control_0_t[15] - RSVD */ 
    uint32_t tx_pi_ext_phase_bwsel_integ      :  3; /* TX_PI_RPTR_tx_pi_control_0_t[14:12] - RW */ 
    uint32_t tx_pi_second_order_bwsel_integ   :  2; /* TX_PI_RPTR_tx_pi_control_0_t[11:10] - RW */ 
    uint32_t tx_pi_first_order_bwsel_integ    :  2; /* TX_PI_RPTR_tx_pi_control_0_t[09:08] - RW */ 
    uint32_t tx_pi_second_order_loop_en       :  1; /* TX_PI_RPTR_tx_pi_control_0_t[07] - RW */ 
    uint32_t tx_pi_jit_ssc_freq_mode          :  1; /* TX_PI_RPTR_tx_pi_control_0_t[06] - RW */ 
    uint32_t tx_pi_ssc_gen_en                 :  1; /* TX_PI_RPTR_tx_pi_control_0_t[05] - RW */ 
    uint32_t tx_pi_sj_gen_en                  :  1; /* TX_PI_RPTR_tx_pi_control_0_t[04] - RW */ 
    uint32_t tx_pi_freq_override_en           :  1; /* TX_PI_RPTR_tx_pi_control_0_t[03] - RW */ 
    uint32_t tx_pi_ext_ctrl_en                :  1; /* TX_PI_RPTR_tx_pi_control_0_t[02] - RW */ 
    uint32_t tx_pi_jitter_filter_en           :  1; /* TX_PI_RPTR_tx_pi_control_0_t[01] - RW */ 
    uint32_t tx_pi_en                         :  1; /* TX_PI_RPTR_tx_pi_control_0_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_pi_en                         :  1; /* TX_PI_RPTR_tx_pi_control_0_t[00] - RW */ 
    uint32_t tx_pi_jitter_filter_en           :  1; /* TX_PI_RPTR_tx_pi_control_0_t[01] - RW */ 
    uint32_t tx_pi_ext_ctrl_en                :  1; /* TX_PI_RPTR_tx_pi_control_0_t[02] - RW */ 
    uint32_t tx_pi_freq_override_en           :  1; /* TX_PI_RPTR_tx_pi_control_0_t[03] - RW */ 
    uint32_t tx_pi_sj_gen_en                  :  1; /* TX_PI_RPTR_tx_pi_control_0_t[04] - RW */ 
    uint32_t tx_pi_ssc_gen_en                 :  1; /* TX_PI_RPTR_tx_pi_control_0_t[05] - RW */ 
    uint32_t tx_pi_jit_ssc_freq_mode          :  1; /* TX_PI_RPTR_tx_pi_control_0_t[06] - RW */ 
    uint32_t tx_pi_second_order_loop_en       :  1; /* TX_PI_RPTR_tx_pi_control_0_t[07] - RW */ 
    uint32_t tx_pi_first_order_bwsel_integ    :  2; /* TX_PI_RPTR_tx_pi_control_0_t[09:08] - RW */ 
    uint32_t tx_pi_second_order_bwsel_integ   :  2; /* TX_PI_RPTR_tx_pi_control_0_t[11:10] - RW */ 
    uint32_t tx_pi_ext_phase_bwsel_integ      :  3; /* TX_PI_RPTR_tx_pi_control_0_t[14:12] - RW */ 
    uint32_t reserved_15                      :  1; /* TX_PI_RPTR_tx_pi_control_0_t[15] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_PI_RPTR_tx_pi_control_0_t;

typedef TX_PI_RPTR_tx_pi_control_0_t TX_PI_RPTR_TX_PI_CONTROL_0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* TX_PI_RPTR_tx_pi_control_5_t[15:12] - RSVD */ 
    uint32_t tx_pi_pd_bypass_vco              :  1; /* TX_PI_RPTR_tx_pi_control_5_t[11] - RW */ 
    uint32_t tx_pi_pd_bypass_flt              :  1; /* TX_PI_RPTR_tx_pi_control_5_t[10] - RW */ 
    uint32_t afe_tx_fifo_resetb_frc           :  1; /* TX_PI_RPTR_tx_pi_control_5_t[09] - RW */ 
    uint32_t afe_tx_fifo_resetb               :  1; /* TX_PI_RPTR_tx_pi_control_5_t[08] - RW */ 
    uint32_t reserved_04                      :  4; /* TX_PI_RPTR_tx_pi_control_5_t[07:04] - RSVD */ 
    uint32_t tx_pi_ext_pd_sel                 :  1; /* TX_PI_RPTR_tx_pi_control_5_t[03] - RW */ 
    uint32_t tx_pi_repeater_mode_en           :  1; /* TX_PI_RPTR_tx_pi_control_5_t[02] - RW */ 
    uint32_t tx_pi_hs_fifo_phserr_invert      :  1; /* TX_PI_RPTR_tx_pi_control_5_t[01] - RW */ 
    uint32_t reserved_00                      :  1; /* TX_PI_RPTR_tx_pi_control_5_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* TX_PI_RPTR_tx_pi_control_5_t[00] - RSVD */ 
    uint32_t tx_pi_hs_fifo_phserr_invert      :  1; /* TX_PI_RPTR_tx_pi_control_5_t[01] - RW */ 
    uint32_t tx_pi_repeater_mode_en           :  1; /* TX_PI_RPTR_tx_pi_control_5_t[02] - RW */ 
    uint32_t tx_pi_ext_pd_sel                 :  1; /* TX_PI_RPTR_tx_pi_control_5_t[03] - RW */ 
    uint32_t reserved_04                      :  4; /* TX_PI_RPTR_tx_pi_control_5_t[07:04] - RSVD */ 
    uint32_t afe_tx_fifo_resetb               :  1; /* TX_PI_RPTR_tx_pi_control_5_t[08] - RW */ 
    uint32_t afe_tx_fifo_resetb_frc           :  1; /* TX_PI_RPTR_tx_pi_control_5_t[09] - RW */ 
    uint32_t tx_pi_pd_bypass_flt              :  1; /* TX_PI_RPTR_tx_pi_control_5_t[10] - RW */ 
    uint32_t tx_pi_pd_bypass_vco              :  1; /* TX_PI_RPTR_tx_pi_control_5_t[11] - RW */ 
    uint32_t reserved_12                      :  4; /* TX_PI_RPTR_tx_pi_control_5_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_PI_RPTR_tx_pi_control_5_t;

typedef TX_PI_RPTR_tx_pi_control_5_t TX_PI_RPTR_TX_PI_CONTROL_5_t;


/*-----------------------------------------------*/
/*   Structs for CL93n72_USER_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[15:14] - RSVD */ 
    uint32_t cl93n72_txfir_post               :  6; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[13:08] - RW */ 
    uint32_t reserved_05                      :  3; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[07:05] - RSVD */ 
    uint32_t cl93n72_txfir_pre                :  5; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_txfir_pre                :  5; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[04:00] - RW */ 
    uint32_t reserved_05                      :  3; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[07:05] - RSVD */ 
    uint32_t cl93n72_txfir_post               :  6; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[13:08] - RW */ 
    uint32_t reserved_14                      :  2; /* CL93n72_USER_TX_cl93n72ut_control2_register_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_USER_TX_cl93n72ut_control2_register_t;

typedef CL93n72_USER_TX_cl93n72ut_control2_register_t CL93N72_USER_TX_CL93N72UT_CONTROL2_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_07                      :  9; /* CL93n72_USER_TX_cl93n72ut_control3_register_t[15:07] - RSVD */ 
    uint32_t cl93n72_txfir_main               :  7; /* CL93n72_USER_TX_cl93n72ut_control3_register_t[06:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t cl93n72_txfir_main               :  7; /* CL93n72_USER_TX_cl93n72ut_control3_register_t[06:00] - RW */ 
    uint32_t reserved_07                      :  9; /* CL93n72_USER_TX_cl93n72ut_control3_register_t[15:07] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CL93n72_USER_TX_cl93n72ut_control3_register_t;

typedef CL93n72_USER_TX_cl93n72ut_control3_register_t CL93N72_USER_TX_CL93N72UT_CONTROL3_REGISTER_t;


/*-----------------------------------------------*/
/*   Structs for CKRST_CTRL_RPTR Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t osr_mode_frc                     :  1; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[15] - RW */ 
    uint32_t reserved_04                      : 11; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[14:04] - RSVD */ 
    uint32_t osr_mode_frc_val                 :  4; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t osr_mode_frc_val                 :  4; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[03:00] - RW */ 
    uint32_t reserved_04                      : 11; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[14:04] - RSVD */ 
    uint32_t osr_mode_frc                     :  1; /* CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t[15] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CKRST_CTRL_RPTR_OSR_MODE_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[15:05] - RSVD */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[04] - RW */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[03] - RW */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[02] - RW */ 
    uint32_t ln_dp_s_rstb                     :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[01] - RW */ 
    uint32_t reserved_00                      :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[00] - RSVD */ 
    uint32_t ln_dp_s_rstb                     :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[01] - RW */ 
    uint32_t ln_rx_s_pwrdn                    :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[02] - RW */ 
    uint32_t ln_tx_s_pwrdn                    :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[03] - RW */ 
    uint32_t afe_sigdet_pwrdn                 :  1; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[04] - RW */ 
    uint32_t reserved_05                      : 11; /* CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t[15:05] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CKRST_CTRL_RPTR_LANE_CLK_RESET_N_POWERDOWN_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
    uint32_t reserved_10                      :  6; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
    uint32_t afe_rx_rclk20_pwrdn_frc_val      :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */
    uint32_t afe_rx_rclk20_pwrdn_frc          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */
    uint32_t afe_tx_reset_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */
    uint32_t afe_tx_reset_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */
    uint32_t afe_tx_pwrdn_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */
    uint32_t afe_rx_reset_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */
    uint32_t afe_rx_reset_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */
    uint32_t afe_rx_pwrdn_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_rx_pwrdn_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */
    uint32_t afe_rx_pwrdn_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */
    uint32_t afe_rx_reset_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */
    uint32_t afe_rx_reset_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */
    uint32_t afe_tx_pwrdn_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[04] - RW */
    uint32_t afe_tx_pwrdn_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[05] - RW */
    uint32_t afe_tx_reset_frc                 :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[06] - RW */
    uint32_t afe_tx_reset_frc_val             :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[07] - RW */
    uint32_t afe_rx_rclk20_pwrdn_frc          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[08] - RW */
    uint32_t afe_rx_rclk20_pwrdn_frc_val      :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[09] - RW */
    uint32_t reserved_10                      :  6; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
    uint32_t reserved                         :  16; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
    uint32_t rsrvd                            :  12; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:04] - RW */
    uint32_t pmd_ln_tx_h_pwrdn_pkill          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */
    uint32_t pmd_ln_rx_h_pwrdn_pkill          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */
    uint32_t pmd_ln_dp_h_rstb_pkill           :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */
    uint32_t pmd_ln_h_rstb_pkill              :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_ln_h_rstb_pkill              :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[00] - RW */
    uint32_t pmd_ln_dp_h_rstb_pkill           :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[01] - RW */
    uint32_t pmd_ln_rx_h_pwrdn_pkill          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[02] - RW */
    uint32_t pmd_ln_tx_h_pwrdn_pkill          :  1; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[03] - RW */
    uint32_t rsrvd                            :  12; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:04] - RW */
    uint32_t reserved                         :  16; /* CKRST_CTRL_RPTR_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_TYPE[15:10] - RSVD */
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} CKRST_CTRL_RPTR_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_t;



/*-----------------------------------------------*/
/*   Structs for PLL_CAL_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t vco_start_time                   :  8; /* PLL_CAL_COM_CTL_0_t[15:08] - RW */ 
    uint32_t vco_step_time                    :  8; /* PLL_CAL_COM_CTL_0_t[07:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t vco_step_time                    :  8; /* PLL_CAL_COM_CTL_0_t[07:00] - RW */ 
    uint32_t vco_start_time                   :  8; /* PLL_CAL_COM_CTL_0_t[15:08] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_0_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t pre_freq_det_time                :  8; /* PLL_CAL_COM_CTL_1_t[15:08] - RW */ 
    uint32_t retry_time                       :  8; /* PLL_CAL_COM_CTL_1_t[07:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t retry_time                       :  8; /* PLL_CAL_COM_CTL_1_t[07:00] - RW */ 
    uint32_t pre_freq_det_time                :  8; /* PLL_CAL_COM_CTL_1_t[15:08] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_1_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t res_cal_cntr                     :  8; /* PLL_CAL_COM_CTL_2_t[15:08] - RW */ 
    uint32_t win_cal_cntr                     :  8; /* PLL_CAL_COM_CTL_2_t[07:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t win_cal_cntr                     :  8; /* PLL_CAL_COM_CTL_2_t[07:00] - RW */ 
    uint32_t res_cal_cntr                     :  8; /* PLL_CAL_COM_CTL_2_t[15:08] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_2_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* PLL_CAL_COM_CTL_5_t[15:14] - RSVD */ 
    uint32_t refclk_divcnt                    : 14; /* PLL_CAL_COM_CTL_5_t[13:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t refclk_divcnt                    : 14; /* PLL_CAL_COM_CTL_5_t[13:00] - RW */ 
    uint32_t reserved_14                      :  2; /* PLL_CAL_COM_CTL_5_t[15:14] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_5_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t vco_range_adjust                 :  5; /* PLL_CAL_COM_CTL_7_t[15:11] - RW */ 
    uint32_t rescal_frc                       :  1; /* PLL_CAL_COM_CTL_7_t[10] - RW */ 
    uint32_t rescal_frc_val                   :  4; /* PLL_CAL_COM_CTL_7_t[09:06] - RW */ 
    uint32_t reserved_05                      :  1; /* PLL_CAL_COM_CTL_7_t[05] - RSVD */ 
    uint32_t pll_mode                         :  5; /* PLL_CAL_COM_CTL_7_t[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pll_mode                         :  5; /* PLL_CAL_COM_CTL_7_t[04:00] - RW */ 
    uint32_t reserved_05                      :  1; /* PLL_CAL_COM_CTL_7_t[05] - RSVD */ 
    uint32_t rescal_frc_val                   :  4; /* PLL_CAL_COM_CTL_7_t[09:06] - RW */ 
    uint32_t rescal_frc                       :  1; /* PLL_CAL_COM_CTL_7_t[10] - RW */ 
    uint32_t vco_range_adjust                 :  5; /* PLL_CAL_COM_CTL_7_t[15:11] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_7_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t lost_pll_lock_sm                 :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[15] - RO */ 
    uint32_t cap_done                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[14] - RO */ 
    uint32_t cap_pass                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[13] - RO */ 
    uint32_t freq_done_sm                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[12] - RO */ 
    uint32_t freq_pass_sm                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[11] - RO */ 
    uint32_t pll_seq_done                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[10] - RO */ 
    uint32_t pll_seq_pass                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[09] - RO */ 
    uint32_t pll_lock                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[08] - RO */ 
    uint32_t reserved_07                      :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[07] - RSVD */ 
    uint32_t cap_done_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[06] - RO */ 
    uint32_t cap_pass_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[05] - RO */ 
    uint32_t freq_done_sm_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[04] - RO */ 
    uint32_t freq_pass_sm_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[03] - RO */ 
    uint32_t pll_seq_done_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[02] - RO */ 
    uint32_t pll_seq_pass_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[01] - RO */ 
    uint32_t pll_lock_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pll_lock_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[00] - RO */ 
    uint32_t pll_seq_pass_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[01] - RO */ 
    uint32_t pll_seq_done_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[02] - RO */ 
    uint32_t freq_pass_sm_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[03] - RO */ 
    uint32_t freq_done_sm_lh_ll               :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[04] - RO */ 
    uint32_t cap_pass_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[05] - RO */ 
    uint32_t cap_done_lh_ll                   :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[06] - RO */ 
    uint32_t reserved_07                      :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[07] - RSVD */ 
    uint32_t pll_lock                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[08] - RO */ 
    uint32_t pll_seq_pass                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[09] - RO */ 
    uint32_t pll_seq_done                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[10] - RO */ 
    uint32_t freq_pass_sm                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[11] - RO */ 
    uint32_t freq_done_sm                     :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[12] - RO */ 
    uint32_t cap_pass                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[13] - RO */ 
    uint32_t cap_done                         :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[14] - RO */ 
    uint32_t lost_pll_lock_sm                 :  1; /* PLL_CAL_COM_CTL_STATUS_0_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PLL_CAL_COM_CTL_STATUS_0_t;



/*-----------------------------------------------*/
/*   Structs for AMS_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t ams_pll_enable_ftune             :  1; /* AMS_COM_PLL_CONTROL_1_t[15] - RW */ 
    uint32_t ams_pll_reset                    :  1; /* AMS_COM_PLL_CONTROL_1_t[14] - RW */ 
    uint32_t ams_pll_ivco                     :  3; /* AMS_COM_PLL_CONTROL_1_t[13:11] - RW */ 
    uint32_t ams_pll_vco_indicator            :  1; /* AMS_COM_PLL_CONTROL_1_t[10] - RW */ 
    uint32_t ams_pll_vcoictrl                 :  2; /* AMS_COM_PLL_CONTROL_1_t[09:08] - RW */ 
    uint32_t ams_pll_vco2_15g                 :  1; /* AMS_COM_PLL_CONTROL_1_t[07] - RW */ 
    uint32_t ams_pll_spare_22                 :  1; /* AMS_COM_PLL_CONTROL_1_t[06] - RW */ 
    uint32_t ams_pll_test_bg_opamp_bias       :  2; /* AMS_COM_PLL_CONTROL_1_t[05:04] - RW */ 
    uint32_t ams_pll_drv_hv_disable           :  1; /* AMS_COM_PLL_CONTROL_1_t[03] - RW */ 
    uint32_t ams_pll_imode_ickgen             :  1; /* AMS_COM_PLL_CONTROL_1_t[02] - RW */ 
    uint32_t ams_pll_imax_ickgen              :  1; /* AMS_COM_PLL_CONTROL_1_t[01] - RW */ 
    uint32_t ams_pll_imin_ickgen              :  1; /* AMS_COM_PLL_CONTROL_1_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ams_pll_imin_ickgen              :  1; /* AMS_COM_PLL_CONTROL_1_t[00] - RW */ 
    uint32_t ams_pll_imax_ickgen              :  1; /* AMS_COM_PLL_CONTROL_1_t[01] - RW */ 
    uint32_t ams_pll_imode_ickgen             :  1; /* AMS_COM_PLL_CONTROL_1_t[02] - RW */ 
    uint32_t ams_pll_drv_hv_disable           :  1; /* AMS_COM_PLL_CONTROL_1_t[03] - RW */ 
    uint32_t ams_pll_test_bg_opamp_bias       :  2; /* AMS_COM_PLL_CONTROL_1_t[05:04] - RW */ 
    uint32_t ams_pll_spare_22                 :  1; /* AMS_COM_PLL_CONTROL_1_t[06] - RW */ 
    uint32_t ams_pll_vco2_15g                 :  1; /* AMS_COM_PLL_CONTROL_1_t[07] - RW */ 
    uint32_t ams_pll_vcoictrl                 :  2; /* AMS_COM_PLL_CONTROL_1_t[09:08] - RW */ 
    uint32_t ams_pll_vco_indicator            :  1; /* AMS_COM_PLL_CONTROL_1_t[10] - RW */ 
    uint32_t ams_pll_ivco                     :  3; /* AMS_COM_PLL_CONTROL_1_t[13:11] - RW */ 
    uint32_t ams_pll_reset                    :  1; /* AMS_COM_PLL_CONTROL_1_t[14] - RW */ 
    uint32_t ams_pll_enable_ftune             :  1; /* AMS_COM_PLL_CONTROL_1_t[15] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} AMS_COM_PLL_CONTROL_1_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t ams_pll_test_rx                  :  1; /* AMS_COM_PLL_CONTROL_3_t[15] - RW */ 
    uint32_t ams_pll_test_pll                 :  1; /* AMS_COM_PLL_CONTROL_3_t[14] - RW */ 
    uint32_t reserved_13                      :  1; /* AMS_COM_PLL_CONTROL_3_t[13] - RSVD */ 
    uint32_t reserved_12                      :  1; /* AMS_COM_PLL_CONTROL_3_t[12] - RSVD */ 
    uint32_t reserved_11                      :  1; /* AMS_COM_PLL_CONTROL_3_t[11] - RSVD */ 
    uint32_t reserved_10                      :  1; /* AMS_COM_PLL_CONTROL_3_t[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* AMS_COM_PLL_CONTROL_3_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* AMS_COM_PLL_CONTROL_3_t[08] - RSVD */ 
    uint32_t reserved_07                      :  1; /* AMS_COM_PLL_CONTROL_3_t[07] - RSVD */ 
    uint32_t reserved_06                      :  1; /* AMS_COM_PLL_CONTROL_3_t[06] - RSVD */ 
    uint32_t reserved_05                      :  1; /* AMS_COM_PLL_CONTROL_3_t[05] - RSVD */ 
    uint32_t reserved_04                      :  1; /* AMS_COM_PLL_CONTROL_3_t[04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* AMS_COM_PLL_CONTROL_3_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* AMS_COM_PLL_CONTROL_3_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* AMS_COM_PLL_CONTROL_3_t[01] - RSVD */ 
    uint32_t reserved_00                      :  1; /* AMS_COM_PLL_CONTROL_3_t[00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  1; /* AMS_COM_PLL_CONTROL_3_t[00] - RSVD */ 
    uint32_t reserved_01                      :  1; /* AMS_COM_PLL_CONTROL_3_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* AMS_COM_PLL_CONTROL_3_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* AMS_COM_PLL_CONTROL_3_t[03] - RSVD */ 
    uint32_t reserved_04                      :  1; /* AMS_COM_PLL_CONTROL_3_t[04] - RSVD */ 
    uint32_t reserved_05                      :  1; /* AMS_COM_PLL_CONTROL_3_t[05] - RSVD */ 
    uint32_t reserved_06                      :  1; /* AMS_COM_PLL_CONTROL_3_t[06] - RSVD */ 
    uint32_t reserved_07                      :  1; /* AMS_COM_PLL_CONTROL_3_t[07] - RSVD */ 
    uint32_t reserved_08                      :  1; /* AMS_COM_PLL_CONTROL_3_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* AMS_COM_PLL_CONTROL_3_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* AMS_COM_PLL_CONTROL_3_t[10] - RSVD */ 
    uint32_t reserved_11                      :  1; /* AMS_COM_PLL_CONTROL_3_t[11] - RSVD */ 
    uint32_t reserved_12                      :  1; /* AMS_COM_PLL_CONTROL_3_t[12] - RSVD */ 
    uint32_t reserved_13                      :  1; /* AMS_COM_PLL_CONTROL_3_t[13] - RSVD */ 
    uint32_t ams_pll_test_pll                 :  1; /* AMS_COM_PLL_CONTROL_3_t[14] - RW */ 
    uint32_t ams_pll_test_rx                  :  1; /* AMS_COM_PLL_CONTROL_3_t[15] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} AMS_COM_PLL_CONTROL_3_t;



/*-----------------------------------------------*/
/*   Structs for PATT_GEN_COM Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_0                   : 16; /* PATT_GEN_COM_patt_gen_seq_0_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_0                   : 16; /* PATT_GEN_COM_patt_gen_seq_0_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_0_t;

typedef PATT_GEN_COM_patt_gen_seq_0_t PATT_GEN_COM_PATT_GEN_SEQ_0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_1                   : 16; /* PATT_GEN_COM_patt_gen_seq_1_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_1                   : 16; /* PATT_GEN_COM_patt_gen_seq_1_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_1_t;

typedef PATT_GEN_COM_patt_gen_seq_1_t PATT_GEN_COM_PATT_GEN_SEQ_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_2                   : 16; /* PATT_GEN_COM_patt_gen_seq_2_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_2                   : 16; /* PATT_GEN_COM_patt_gen_seq_2_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_2_t;

typedef PATT_GEN_COM_patt_gen_seq_2_t PATT_GEN_COM_PATT_GEN_SEQ_2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_3                   : 16; /* PATT_GEN_COM_patt_gen_seq_3_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_3                   : 16; /* PATT_GEN_COM_patt_gen_seq_3_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_3_t;

typedef PATT_GEN_COM_patt_gen_seq_3_t PATT_GEN_COM_PATT_GEN_SEQ_3_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_4                   : 16; /* PATT_GEN_COM_patt_gen_seq_4_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_4                   : 16; /* PATT_GEN_COM_patt_gen_seq_4_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_4_t;

typedef PATT_GEN_COM_patt_gen_seq_4_t PATT_GEN_COM_PATT_GEN_SEQ_4_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_5                   : 16; /* PATT_GEN_COM_patt_gen_seq_5_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_5                   : 16; /* PATT_GEN_COM_patt_gen_seq_5_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_5_t;

typedef PATT_GEN_COM_patt_gen_seq_5_t PATT_GEN_COM_PATT_GEN_SEQ_5_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_6                   : 16; /* PATT_GEN_COM_patt_gen_seq_6_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_6                   : 16; /* PATT_GEN_COM_patt_gen_seq_6_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_6_t;

typedef PATT_GEN_COM_patt_gen_seq_6_t PATT_GEN_COM_PATT_GEN_SEQ_6_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_7                   : 16; /* PATT_GEN_COM_patt_gen_seq_7_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_7                   : 16; /* PATT_GEN_COM_patt_gen_seq_7_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_7_t;

typedef PATT_GEN_COM_patt_gen_seq_7_t PATT_GEN_COM_PATT_GEN_SEQ_7_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_8                   : 16; /* PATT_GEN_COM_patt_gen_seq_8_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_8                   : 16; /* PATT_GEN_COM_patt_gen_seq_8_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_8_t;

typedef PATT_GEN_COM_patt_gen_seq_8_t PATT_GEN_COM_PATT_GEN_SEQ_8_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_9                   : 16; /* PATT_GEN_COM_patt_gen_seq_9_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_9                   : 16; /* PATT_GEN_COM_patt_gen_seq_9_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_9_t;

typedef PATT_GEN_COM_patt_gen_seq_9_t PATT_GEN_COM_PATT_GEN_SEQ_9_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_10                  : 16; /* PATT_GEN_COM_patt_gen_seq_10_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_10                  : 16; /* PATT_GEN_COM_patt_gen_seq_10_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_10_t;

typedef PATT_GEN_COM_patt_gen_seq_10_t PATT_GEN_COM_PATT_GEN_SEQ_10_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_11                  : 16; /* PATT_GEN_COM_patt_gen_seq_11_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_11                  : 16; /* PATT_GEN_COM_patt_gen_seq_11_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_11_t;

typedef PATT_GEN_COM_patt_gen_seq_11_t PATT_GEN_COM_PATT_GEN_SEQ_11_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_12                  : 16; /* PATT_GEN_COM_patt_gen_seq_12_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_12                  : 16; /* PATT_GEN_COM_patt_gen_seq_12_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_12_t;

typedef PATT_GEN_COM_patt_gen_seq_12_t PATT_GEN_COM_PATT_GEN_SEQ_12_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_13                  : 16; /* PATT_GEN_COM_patt_gen_seq_13_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_13                  : 16; /* PATT_GEN_COM_patt_gen_seq_13_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_13_t;

typedef PATT_GEN_COM_patt_gen_seq_13_t PATT_GEN_COM_PATT_GEN_SEQ_13_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_seq_14                  : 16; /* PATT_GEN_COM_patt_gen_seq_14_t[15:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_seq_14                  : 16; /* PATT_GEN_COM_patt_gen_seq_14_t[15:00] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} PATT_GEN_COM_patt_gen_seq_14_t;

typedef PATT_GEN_COM_patt_gen_seq_14_t PATT_GEN_COM_PATT_GEN_SEQ_14_t;


/*-----------------------------------------------*/
/*   Structs for TX_FED Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* TX_FED_txfir_control1_t[15:12] - RSVD */ 
    uint32_t reserved_08                      :  4; /* TX_FED_txfir_control1_t[11:08] - RSVD */ 
    uint32_t reserved_05                      :  3; /* TX_FED_txfir_control1_t[07:05] - RSVD */ 
     int32_t txfir_post2                      :  5; /* TX_FED_txfir_control1_t[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
     int32_t txfir_post2                      :  5; /* TX_FED_txfir_control1_t[04:00] - RW */ 
    uint32_t reserved_05                      :  3; /* TX_FED_txfir_control1_t[07:05] - RSVD */ 
    uint32_t reserved_08                      :  4; /* TX_FED_txfir_control1_t[11:08] - RSVD */ 
    uint32_t reserved_12                      :  4; /* TX_FED_txfir_control1_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_FED_txfir_control1_t;

typedef TX_FED_txfir_control1_t TX_FED_TXFIR_CONTROL1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* TX_FED_txfir_control2_t[15:12] - RSVD */ 
    uint32_t reserved_08                      :  4; /* TX_FED_txfir_control2_t[11:08] - RSVD */ 
    uint32_t reserved_04                      :  4; /* TX_FED_txfir_control2_t[07:04] - RSVD */ 
     int32_t txfir_post3                      :  4; /* TX_FED_txfir_control2_t[03:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
     int32_t txfir_post3                      :  4; /* TX_FED_txfir_control2_t[03:00] - RW */ 
    uint32_t reserved_04                      :  4; /* TX_FED_txfir_control2_t[07:04] - RSVD */ 
    uint32_t reserved_08                      :  4; /* TX_FED_txfir_control2_t[11:08] - RSVD */ 
    uint32_t reserved_12                      :  4; /* TX_FED_txfir_control2_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_FED_txfir_control2_t;

typedef TX_FED_txfir_control2_t TX_FED_TXFIR_CONTROL2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved_13                      :  3; /* TX_FED_txfir_misc_control1_t[15:13] - RSVD */ 
    uint32_t dp_reset_tx_disable_dis          :  1; /* TX_FED_txfir_misc_control1_t[12] - RW */ 
    uint32_t tx_disable_output_sel            :  2; /* TX_FED_txfir_misc_control1_t[11:10] - RW */ 
    uint32_t tx_eee_alert_en                  :  1; /* TX_FED_txfir_misc_control1_t[09] - RW */ 
    uint32_t tx_eee_quiet_en                  :  1; /* TX_FED_txfir_misc_control1_t[08] - RW */ 
    uint32_t tx_disable_timer_ctrl            :  6; /* TX_FED_txfir_misc_control1_t[07:02] - RW */ 
    uint32_t pmd_tx_disable_pin_dis           :  1; /* TX_FED_txfir_misc_control1_t[01] - RW */ 
    uint32_t sdk_tx_disable                   :  1; /* TX_FED_txfir_misc_control1_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t sdk_tx_disable                   :  1; /* TX_FED_txfir_misc_control1_t[00] - RW */ 
    uint32_t pmd_tx_disable_pin_dis           :  1; /* TX_FED_txfir_misc_control1_t[01] - RW */ 
    uint32_t tx_disable_timer_ctrl            :  6; /* TX_FED_txfir_misc_control1_t[07:02] - RW */ 
    uint32_t tx_eee_quiet_en                  :  1; /* TX_FED_txfir_misc_control1_t[08] - RW */ 
    uint32_t tx_eee_alert_en                  :  1; /* TX_FED_txfir_misc_control1_t[09] - RW */ 
    uint32_t tx_disable_output_sel            :  2; /* TX_FED_txfir_misc_control1_t[11:10] - RW */ 
    uint32_t dp_reset_tx_disable_dis          :  1; /* TX_FED_txfir_misc_control1_t[12] - RW */ 
    uint32_t reserved_13                      :  3; /* TX_FED_txfir_misc_control1_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TX_FED_txfir_misc_control1_t;

typedef TX_FED_txfir_misc_control1_t TX_FED_TXFIR_MISC_CONTROL1_t;


/*-----------------------------------------------*/
/*   Structs for TLB_RX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_13                      :  3; /* TLB_RX_prbs_chk_cnt_config_t[15:13] - RSVD */ 
    uint32_t prbs_chk_ool_cnt                 :  5; /* TLB_RX_prbs_chk_cnt_config_t[12:08] - RW */ 
    uint32_t reserved_05                      :  3; /* TLB_RX_prbs_chk_cnt_config_t[07:05] - RSVD */ 
    uint32_t prbs_chk_lock_cnt                :  5; /* TLB_RX_prbs_chk_cnt_config_t[04:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_lock_cnt                :  5; /* TLB_RX_prbs_chk_cnt_config_t[04:00] - RW */ 
    uint32_t reserved_05                      :  3; /* TLB_RX_prbs_chk_cnt_config_t[07:05] - RSVD */ 
    uint32_t prbs_chk_ool_cnt                 :  5; /* TLB_RX_prbs_chk_cnt_config_t[12:08] - RW */ 
    uint32_t reserved_13                      :  3; /* TLB_RX_prbs_chk_cnt_config_t[15:13] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_prbs_chk_cnt_config_t;

typedef TLB_RX_prbs_chk_cnt_config_t TLB_RX_PRBS_CHK_CNT_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* TLB_RX_prbs_chk_config_t[15:12] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* TLB_RX_prbs_chk_config_t[11] - RW */ 
    uint32_t reserved_10                      :  1; /* TLB_RX_prbs_chk_config_t[10] - RSVD */ 
    uint32_t reserved_09                      :  1; /* TLB_RX_prbs_chk_config_t[09] - RSVD */ 
    uint32_t reserved_08                      :  1; /* TLB_RX_prbs_chk_config_t[08] - RSVD */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* TLB_RX_prbs_chk_config_t[07] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* TLB_RX_prbs_chk_config_t[06:05] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* TLB_RX_prbs_chk_config_t[04] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* TLB_RX_prbs_chk_config_t[03:01] - RW */ 
    uint32_t prbs_chk_en                      :  1; /* TLB_RX_prbs_chk_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_en                      :  1; /* TLB_RX_prbs_chk_config_t[00] - RW */ 
    uint32_t prbs_chk_mode_sel                :  3; /* TLB_RX_prbs_chk_config_t[03:01] - RW */ 
    uint32_t prbs_chk_inv                     :  1; /* TLB_RX_prbs_chk_config_t[04] - RW */ 
    uint32_t prbs_chk_mode                    :  2; /* TLB_RX_prbs_chk_config_t[06:05] - RW */ 
    uint32_t prbs_chk_en_auto_mode            :  1; /* TLB_RX_prbs_chk_config_t[07] - RW */ 
    uint32_t reserved_08                      :  1; /* TLB_RX_prbs_chk_config_t[08] - RSVD */ 
    uint32_t reserved_09                      :  1; /* TLB_RX_prbs_chk_config_t[09] - RSVD */ 
    uint32_t reserved_10                      :  1; /* TLB_RX_prbs_chk_config_t[10] - RSVD */ 
    uint32_t prbs_chk_clk_en_frc_on           :  1; /* TLB_RX_prbs_chk_config_t[11] - RW */ 
    uint32_t reserved_12                      :  4; /* TLB_RX_prbs_chk_config_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_prbs_chk_config_t;

typedef TLB_RX_prbs_chk_config_t TLB_RX_PRBS_CHK_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_04                      : 12; /* TLB_RX_dig_lpbk_config_t[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_RX_dig_lpbk_config_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_RX_dig_lpbk_config_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TLB_RX_dig_lpbk_config_t[01] - RSVD */ 
    uint32_t dig_lpbk_en                      :  1; /* TLB_RX_dig_lpbk_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t dig_lpbk_en                      :  1; /* TLB_RX_dig_lpbk_config_t[00] - RW */ 
    uint32_t reserved_01                      :  1; /* TLB_RX_dig_lpbk_config_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_RX_dig_lpbk_config_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_RX_dig_lpbk_config_t[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* TLB_RX_dig_lpbk_config_t[15:04] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_dig_lpbk_config_t;

typedef TLB_RX_dig_lpbk_config_t TLB_RX_DIG_LPBK_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_04                      : 12; /* TLB_RX_tlb_rx_misc_config_t[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_RX_tlb_rx_misc_config_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_RX_tlb_rx_misc_config_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TLB_RX_tlb_rx_misc_config_t[01] - RSVD */ 
    uint32_t rx_pmd_dp_invert                 :  1; /* TLB_RX_tlb_rx_misc_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rx_pmd_dp_invert                 :  1; /* TLB_RX_tlb_rx_misc_config_t[00] - RW */ 
    uint32_t reserved_01                      :  1; /* TLB_RX_tlb_rx_misc_config_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_RX_tlb_rx_misc_config_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_RX_tlb_rx_misc_config_t[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* TLB_RX_tlb_rx_misc_config_t[15:04] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_tlb_rx_misc_config_t;

typedef TLB_RX_tlb_rx_misc_config_t TLB_RX_TLB_RX_MISC_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_01                      : 15; /* TLB_RX_prbs_chk_lock_status_t[15:01] - RSVD */ 
    uint32_t prbs_chk_lock                    :  1; /* TLB_RX_prbs_chk_lock_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_lock                    :  1; /* TLB_RX_prbs_chk_lock_status_t[00] - RO */ 
    uint32_t reserved_01                      : 15; /* TLB_RX_prbs_chk_lock_status_t[15:01] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_prbs_chk_lock_status_t;

typedef TLB_RX_prbs_chk_lock_status_t TLB_RX_PRBS_CHK_LOCK_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t prbs_chk_lock_lost_lh            :  1; /* TLB_RX_prbs_chk_err_cnt_msb_status_t[15] - RO */ 
    uint32_t prbs_chk_err_cnt_msb             : 15; /* TLB_RX_prbs_chk_err_cnt_msb_status_t[14:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_msb             : 15; /* TLB_RX_prbs_chk_err_cnt_msb_status_t[14:00] - RO */ 
    uint32_t prbs_chk_lock_lost_lh            :  1; /* TLB_RX_prbs_chk_err_cnt_msb_status_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_prbs_chk_err_cnt_msb_status_t;

typedef TLB_RX_prbs_chk_err_cnt_msb_status_t TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* TLB_RX_prbs_chk_err_cnt_lsb_status_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_chk_err_cnt_lsb             : 16; /* TLB_RX_prbs_chk_err_cnt_lsb_status_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_prbs_chk_err_cnt_lsb_status_t;

typedef TLB_RX_prbs_chk_err_cnt_lsb_status_t TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_02                      : 14; /* TLB_RX_pmd_rx_lock_status_t[15:02] - RSVD */ 
    uint32_t pmd_rx_lock_change               :  1; /* TLB_RX_pmd_rx_lock_status_t[01] - RO */ 
    uint32_t pmd_rx_lock                      :  1; /* TLB_RX_pmd_rx_lock_status_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_rx_lock                      :  1; /* TLB_RX_pmd_rx_lock_status_t[00] - RO */ 
    uint32_t pmd_rx_lock_change               :  1; /* TLB_RX_pmd_rx_lock_status_t[01] - RO */ 
    uint32_t reserved_02                      : 14; /* TLB_RX_pmd_rx_lock_status_t[15:02] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_RX_pmd_rx_lock_status_t;

typedef TLB_RX_pmd_rx_lock_status_t TLB_RX_PMD_RX_LOCK_STATUS_t;


/*-----------------------------------------------*/
/*   Structs for TLB_TX Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t patt_gen_start_pos               :  4; /* TLB_TX_patt_gen_config_t[15:12] - RW */ 
    uint32_t patt_gen_stop_pos                :  4; /* TLB_TX_patt_gen_config_t[11:08] - RW */ 
    uint32_t reserved_01                      :  7; /* TLB_TX_patt_gen_config_t[07:01] - RSVD */ 
    uint32_t patt_gen_en                      :  1; /* TLB_TX_patt_gen_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t patt_gen_en                      :  1; /* TLB_TX_patt_gen_config_t[00] - RW */ 
    uint32_t reserved_01                      :  7; /* TLB_TX_patt_gen_config_t[07:01] - RSVD */ 
    uint32_t patt_gen_stop_pos                :  4; /* TLB_TX_patt_gen_config_t[11:08] - RW */ 
    uint32_t patt_gen_start_pos               :  4; /* TLB_TX_patt_gen_config_t[15:12] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_TX_patt_gen_config_t;

typedef TLB_TX_patt_gen_config_t TLB_TX_PATT_GEN_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_06                      : 10; /* TLB_TX_prbs_gen_config_t[15:06] - RSVD */ 
    uint32_t prbs_gen_err_ins                 :  1; /* TLB_TX_prbs_gen_config_t[05] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* TLB_TX_prbs_gen_config_t[04] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* TLB_TX_prbs_gen_config_t[03:01] - RW */ 
    uint32_t prbs_gen_en                      :  1; /* TLB_TX_prbs_gen_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t prbs_gen_en                      :  1; /* TLB_TX_prbs_gen_config_t[00] - RW */ 
    uint32_t prbs_gen_mode_sel                :  3; /* TLB_TX_prbs_gen_config_t[03:01] - RW */ 
    uint32_t prbs_gen_inv                     :  1; /* TLB_TX_prbs_gen_config_t[04] - RW */ 
    uint32_t prbs_gen_err_ins                 :  1; /* TLB_TX_prbs_gen_config_t[05] - RW */ 
    uint32_t reserved_06                      : 10; /* TLB_TX_prbs_gen_config_t[15:06] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_TX_prbs_gen_config_t;

typedef TLB_TX_prbs_gen_config_t TLB_TX_PRBS_GEN_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* TLB_TX_rmt_lpbk_config_t[15:03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_TX_rmt_lpbk_config_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TLB_TX_rmt_lpbk_config_t[01] - RSVD */ 
    uint32_t rmt_lpbk_en                      :  1; /* TLB_TX_rmt_lpbk_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rmt_lpbk_en                      :  1; /* TLB_TX_rmt_lpbk_config_t[00] - RW */ 
    uint32_t reserved_01                      :  1; /* TLB_TX_rmt_lpbk_config_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_TX_rmt_lpbk_config_t[02] - RSVD */ 
    uint32_t reserved_03                      : 13; /* TLB_TX_rmt_lpbk_config_t[15:03] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_TX_rmt_lpbk_config_t;

typedef TLB_TX_rmt_lpbk_config_t TLB_TX_RMT_LPBK_CONFIG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_04                      : 12; /* TLB_TX_tlb_tx_misc_config_t[15:04] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_TX_tlb_tx_misc_config_t[03] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_TX_tlb_tx_misc_config_t[02] - RSVD */ 
    uint32_t reserved_01                      :  1; /* TLB_TX_tlb_tx_misc_config_t[01] - RSVD */ 
    uint32_t tx_pmd_dp_invert                 :  1; /* TLB_TX_tlb_tx_misc_config_t[00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_pmd_dp_invert                 :  1; /* TLB_TX_tlb_tx_misc_config_t[00] - RW */ 
    uint32_t reserved_01                      :  1; /* TLB_TX_tlb_tx_misc_config_t[01] - RSVD */ 
    uint32_t reserved_02                      :  1; /* TLB_TX_tlb_tx_misc_config_t[02] - RSVD */ 
    uint32_t reserved_03                      :  1; /* TLB_TX_tlb_tx_misc_config_t[03] - RSVD */ 
    uint32_t reserved_04                      : 12; /* TLB_TX_tlb_tx_misc_config_t[15:04] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} TLB_TX_tlb_tx_misc_config_t;

typedef TLB_TX_tlb_tx_misc_config_t TLB_TX_TLB_TX_MISC_CONFIG_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK0 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t an_reset                         :  1; /* IEEE_AN_BLK0_an_control_register_t[15] - SC */ 
    uint32_t reserved_13                      :  2; /* IEEE_AN_BLK0_an_control_register_t[14:13] - RSVD */ 
    uint32_t auto_negotiationenable           :  1; /* IEEE_AN_BLK0_an_control_register_t[12] - WO */ 
    uint32_t reserved_10                      :  2; /* IEEE_AN_BLK0_an_control_register_t[11:10] - RSVD */ 
    uint32_t restart_auto_negotiation         :  1; /* IEEE_AN_BLK0_an_control_register_t[09] - SC */ 
    uint32_t reserved_00                      :  9; /* IEEE_AN_BLK0_an_control_register_t[08:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  9; /* IEEE_AN_BLK0_an_control_register_t[08:00] - RSVD */ 
    uint32_t restart_auto_negotiation         :  1; /* IEEE_AN_BLK0_an_control_register_t[09] - SC */ 
    uint32_t reserved_10                      :  2; /* IEEE_AN_BLK0_an_control_register_t[11:10] - RSVD */ 
    uint32_t auto_negotiationenable           :  1; /* IEEE_AN_BLK0_an_control_register_t[12] - WO */ 
    uint32_t reserved_13                      :  2; /* IEEE_AN_BLK0_an_control_register_t[14:13] - RSVD */ 
    uint32_t an_reset                         :  1; /* IEEE_AN_BLK0_an_control_register_t[15] - SC */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_control_register_t;

typedef IEEE_AN_BLK0_an_control_register_t IEEE_AN_BLK0_AN_CONTROL_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_10                      :  6; /* IEEE_AN_BLK0_an_status_register_t[15:10] - RSVD */ 
    uint32_t parallel_detection_fault         :  1; /* IEEE_AN_BLK0_an_status_register_t[09] - LH */ 
    uint32_t reserved_08                      :  1; /* IEEE_AN_BLK0_an_status_register_t[08] - RSVD */ 
    uint32_t extended_next_pagestatus         :  1; /* IEEE_AN_BLK0_an_status_register_t[07] - RO */ 
    uint32_t page_received                    :  1; /* IEEE_AN_BLK0_an_status_register_t[06] - LH */ 
    uint32_t auto_negotiationcomplete         :  1; /* IEEE_AN_BLK0_an_status_register_t[05] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK0_an_status_register_t[04] - LH */ 
    uint32_t auto_negotiationability          :  1; /* IEEE_AN_BLK0_an_status_register_t[03] - RO */ 
    uint32_t link_status                      :  1; /* IEEE_AN_BLK0_an_status_register_t[02] - LL */ 
    uint32_t reserved_01                      :  1; /* IEEE_AN_BLK0_an_status_register_t[01] - RSVD */ 
    uint32_t link_partner_auto_negotiationability  :  1; /* IEEE_AN_BLK0_an_status_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t link_partner_auto_negotiationability  :  1; /* IEEE_AN_BLK0_an_status_register_t[00] - RO */ 
    uint32_t reserved_01                      :  1; /* IEEE_AN_BLK0_an_status_register_t[01] - RSVD */ 
    uint32_t link_status                      :  1; /* IEEE_AN_BLK0_an_status_register_t[02] - LL */ 
    uint32_t auto_negotiationability          :  1; /* IEEE_AN_BLK0_an_status_register_t[03] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK0_an_status_register_t[04] - LH */ 
    uint32_t auto_negotiationcomplete         :  1; /* IEEE_AN_BLK0_an_status_register_t[05] - RO */ 
    uint32_t page_received                    :  1; /* IEEE_AN_BLK0_an_status_register_t[06] - LH */ 
    uint32_t extended_next_pagestatus         :  1; /* IEEE_AN_BLK0_an_status_register_t[07] - RO */ 
    uint32_t reserved_08                      :  1; /* IEEE_AN_BLK0_an_status_register_t[08] - RSVD */ 
    uint32_t parallel_detection_fault         :  1; /* IEEE_AN_BLK0_an_status_register_t[09] - LH */ 
    uint32_t reserved_10                      :  6; /* IEEE_AN_BLK0_an_status_register_t[15:10] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_status_register_t;

typedef IEEE_AN_BLK0_an_status_register_t IEEE_AN_BLK0_AN_STATUS_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_identifier_register_0_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_identifier_register_0_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_identifier_register_0_t;

typedef IEEE_AN_BLK0_an_identifier_register_0_t IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_identifier_register_1_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_identifier_register_1_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_identifier_register_1_t;

typedef IEEE_AN_BLK0_an_identifier_register_1_t IEEE_AN_BLK0_AN_IDENTIFIER_REGISTER_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK0_an_devices_in_package_1_t[15:12] - RSVD */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[11] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[10] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[09] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[08] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[07] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[06] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[05] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[04] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[03] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[02] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[01] - RO */ 
    uint32_t clause_22registers_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t clause_22registers_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[00] - RO */ 
    uint32_t pmd_pma_present                  :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[01] - RO */ 
    uint32_t wis_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[02] - RO */ 
    uint32_t pcs_present                      :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[03] - RO */ 
    uint32_t phy_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[04] - RO */ 
    uint32_t dte_xs_present                   :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[05] - RO */ 
    uint32_t tc_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[06] - RO */ 
    uint32_t an_present                       :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[07] - RO */ 
    uint32_t seperate_pma_1_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[08] - RO */ 
    uint32_t seperate_pma_2_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[09] - RO */ 
    uint32_t seperate_pma_3_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[10] - RO */ 
    uint32_t seperate_pma_4_present           :  1; /* IEEE_AN_BLK0_an_devices_in_package_1_t[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK0_an_devices_in_package_1_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_devices_in_package_1_t;

typedef IEEE_AN_BLK0_an_devices_in_package_1_t IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[15] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[14] - RO */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[13] - RO */ 
    uint32_t reserved_00                      : 13; /* IEEE_AN_BLK0_an_devices_in_package_2_t[12:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      : 13; /* IEEE_AN_BLK0_an_devices_in_package_2_t[12:00] - RSVD */ 
    uint32_t clause_22extension_present       :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[13] - RO */ 
    uint32_t vendor_specificdevice_1_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[14] - RO */ 
    uint32_t vendor_specificdevice_2_present  :  1; /* IEEE_AN_BLK0_an_devices_in_package_2_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_devices_in_package_2_t;

typedef IEEE_AN_BLK0_an_devices_in_package_2_t IEEE_AN_BLK0_AN_DEVICES_IN_PACKAGE_2_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_oui_id0_register_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_0                      : 16; /* IEEE_AN_BLK0_an_oui_id0_register_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_oui_id0_register_t;

typedef IEEE_AN_BLK0_an_oui_id0_register_t IEEE_AN_BLK0_AN_OUI_ID0_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_oui_id1_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t device_id_1                      : 16; /* IEEE_AN_BLK0_an_oui_id1_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK0_an_oui_id1_reg_t;

typedef IEEE_AN_BLK0_an_oui_id1_reg_t IEEE_AN_BLK0_AN_OUI_ID1_REG_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK1 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[15] - WO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[14] - RO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[13] - WO */ 
    uint32_t pause                            :  3; /* IEEE_AN_BLK1_an_advertisement_1_register_t[12:10] - WO */ 
    uint32_t echoed_nonce                     :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_t[09:05] - WO */ 
    uint32_t selector_field                   :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t selector_field                   :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_t[04:00] - WO */ 
    uint32_t echoed_nonce                     :  5; /* IEEE_AN_BLK1_an_advertisement_1_register_t[09:05] - WO */ 
    uint32_t pause                            :  3; /* IEEE_AN_BLK1_an_advertisement_1_register_t[12:10] - WO */ 
    uint32_t remote_fault                     :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[13] - WO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[14] - RO */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_advertisement_1_register_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_1_register_t;

typedef IEEE_AN_BLK1_an_advertisement_1_register_t IEEE_AN_BLK1_AN_ADVERTISEMENT_1_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t techability                      : 11; /* IEEE_AN_BLK1_an_advertisement_2_register_t[15:05] - WO */ 
    uint32_t transmitted_nonce                :  5; /* IEEE_AN_BLK1_an_advertisement_2_register_t[04:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t transmitted_nonce                :  5; /* IEEE_AN_BLK1_an_advertisement_2_register_t[04:00] - WO */ 
    uint32_t techability                      : 11; /* IEEE_AN_BLK1_an_advertisement_2_register_t[15:05] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_2_register_t;

typedef IEEE_AN_BLK1_an_advertisement_2_register_t IEEE_AN_BLK1_AN_ADVERTISEMENT_2_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t fec_requested                    :  2; /* IEEE_AN_BLK1_an_advertisement_3_register_t[15:14] - WO */ 
    uint32_t an_adv_d45_d32                   : 14; /* IEEE_AN_BLK1_an_advertisement_3_register_t[13:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t an_adv_d45_d32                   : 14; /* IEEE_AN_BLK1_an_advertisement_3_register_t[13:00] - WO */ 
    uint32_t fec_requested                    :  2; /* IEEE_AN_BLK1_an_advertisement_3_register_t[15:14] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_advertisement_3_register_t;

typedef IEEE_AN_BLK1_an_advertisement_3_register_t IEEE_AN_BLK1_AN_ADVERTISEMENT_3_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t d15_d0                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d15_d0                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_t;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_1_reg_t IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_1_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t d31_16                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d31_16                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_t;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_2_reg_t IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_2_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t d47_32                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t d47_32                           : 16; /* IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_t;

typedef IEEE_AN_BLK1_an_lp_base_page_ability_3_reg_t IEEE_AN_BLK1_AN_LP_BASE_PAGE_ABILITY_3_REG_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[15] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[14] - RSVD */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[13] - WO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[12] - WO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[11] - RO */ 
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[10:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[10:00] - WO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[11] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[12] - WO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[13] - WO */ 
    uint32_t reserved_14                      :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[14] - RSVD */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_xnp_transmit_1_register_t[15] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_1_register_t;

typedef IEEE_AN_BLK1_an_xnp_transmit_1_register_t IEEE_AN_BLK1_AN_XNP_TRANSMIT_1_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_2_register_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_2_register_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_2_register_t;

typedef IEEE_AN_BLK1_an_xnp_transmit_2_register_t IEEE_AN_BLK1_AN_XNP_TRANSMIT_2_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_3_register_t[15:00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_xnp_transmit_3_register_t[15:00] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_xnp_transmit_3_register_t;

typedef IEEE_AN_BLK1_an_xnp_transmit_3_register_t IEEE_AN_BLK1_AN_XNP_TRANSMIT_3_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[15] - RO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[14] - RO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[13] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[12] - RO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[11] - RO */ 
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[10:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t message_unformatedcode_field     : 11; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[10:00] - RO */ 
    uint32_t toggle                           :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[11] - RO */ 
    uint32_t acknowledge_2                    :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[12] - RO */ 
    uint32_t message_page                     :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[13] - RO */ 
    uint32_t acknowledge                      :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[14] - RO */ 
    uint32_t next_page                        :  1; /* IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t[15] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_1_register_t IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_1_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_1           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_t;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_2_register_t IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_2_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_t[15:00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t unformated_codefield_3           : 16; /* IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_t[15:00] - RO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_t;

typedef IEEE_AN_BLK1_an_lp_xnp_transmit_3_register_t IEEE_AN_BLK1_AN_LP_XNP_TRANSMIT_3_REGISTER_t;


/*-----------------------------------------------*/
/*   Structs for IEEE_AN_BLK3 Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[15:12] - RSVD */ 
    uint32_t onehundredbase_cr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[11] - RO */ 
    uint32_t onehundredbase_kr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[10] - RO */ 
    uint32_t onehundredbase_kp4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[09] - RO */ 
    uint32_t onehundredbase_cr10              :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[08] - RO */ 
    uint32_t reserved_07                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[07] - RSVD */ 
    uint32_t fortygbase_cr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[06] - RO */ 
    uint32_t fortygbase_kr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[05] - RO */ 
    uint32_t fec_negotiated                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[04] - RO */ 
    uint32_t tengbase_kr                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[03] - RO */ 
    uint32_t tengbase_kx4                     :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[02] - RO */ 
    uint32_t gigbase_kx                       :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[01] - RO */ 
    uint32_t bp_an_ability                    :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[00] - RO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t bp_an_ability                    :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[00] - RO */ 
    uint32_t gigbase_kx                       :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[01] - RO */ 
    uint32_t tengbase_kx4                     :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[02] - RO */ 
    uint32_t tengbase_kr                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[03] - RO */ 
    uint32_t fec_negotiated                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[04] - RO */ 
    uint32_t fortygbase_kr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[05] - RO */ 
    uint32_t fortygbase_cr4                   :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[06] - RO */ 
    uint32_t reserved_07                      :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[07] - RSVD */ 
    uint32_t onehundredbase_cr10              :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[08] - RO */ 
    uint32_t onehundredbase_kp4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[09] - RO */ 
    uint32_t onehundredbase_kr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[10] - RO */ 
    uint32_t onehundredbase_cr4               :  1; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[11] - RO */ 
    uint32_t reserved_12                      :  4; /* IEEE_AN_BLK3_backplane_ethernet_status_register_t[15:12] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_backplane_ethernet_status_register_t;

typedef IEEE_AN_BLK3_backplane_ethernet_status_register_t IEEE_AN_BLK3_BACKPLANE_ETHERNET_STATUS_REGISTER_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_adv_t[15:07] - RSVD */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_adv_t[06] - WO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_adv_t[05] - WO */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_adv_t[04] - WO */ 
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_adv_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_adv_t[03:00] - RSVD */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_adv_t[04] - WO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_adv_t[05] - WO */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_adv_t[06] - WO */ 
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_adv_t[15:07] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_EEE_adv_t;

typedef IEEE_AN_BLK3_EEE_adv_t IEEE_AN_BLK3_EEE_ADV_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_lp_adv_t[15:07] - RSVD */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[06] - RO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[05] - RO */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[04] - RO */ 
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_lp_adv_t[03:00] - RSVD */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  4; /* IEEE_AN_BLK3_EEE_lp_adv_t[03:00] - RSVD */ 
    uint32_t eee_1g_kx                        :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[04] - RO */ 
    uint32_t eee_10g_kx4                      :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[05] - RO */ 
    uint32_t eee_10g_kr                       :  1; /* IEEE_AN_BLK3_EEE_lp_adv_t[06] - RO */ 
    uint32_t reserved_07                      :  9; /* IEEE_AN_BLK3_EEE_lp_adv_t[15:07] - RSVD */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} IEEE_AN_BLK3_EEE_lp_adv_t;

typedef IEEE_AN_BLK3_EEE_lp_adv_t IEEE_AN_BLK3_EEE_LP_ADV_t;


/*-----------------------------------------------*/
/*   Structs for DEV7_SLICE Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t devid                            :  5; /* DEV7_SLICE_slice_t[15:11] - WO */ 
    uint32_t reserved_10                      :  1; /* DEV7_SLICE_slice_t[10] - RSVD */ 
    uint32_t rd_lane                          :  2; /* DEV7_SLICE_slice_t[09:08] - WO */ 
    uint32_t wr_lane                          :  4; /* DEV7_SLICE_slice_t[07:04] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV7_SLICE_slice_t[03:01] - RSVD */ 
    uint32_t sysen                            :  1; /* DEV7_SLICE_slice_t[00] - WO */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t sysen                            :  1; /* DEV7_SLICE_slice_t[00] - WO */ 
    uint32_t reserved_01                      :  3; /* DEV7_SLICE_slice_t[03:01] - RSVD */ 
    uint32_t wr_lane                          :  4; /* DEV7_SLICE_slice_t[07:04] - WO */ 
    uint32_t rd_lane                          :  2; /* DEV7_SLICE_slice_t[09:08] - WO */ 
    uint32_t reserved_10                      :  1; /* DEV7_SLICE_slice_t[10] - RSVD */ 
    uint32_t devid                            :  5; /* DEV7_SLICE_slice_t[15:11] - WO */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} DEV7_SLICE_slice_t;

typedef DEV7_SLICE_slice_t DEV7_SLICE_SLICE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mode_50g                         :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[15] - WO */
    uint32_t mode_100g                        :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[14] - WO */
    uint32_t pcs_mon_frc                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[13] - WO */
    uint32_t sync_sh_cnt_frc                  :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[12] - WO */
    uint32_t cl82_sync_sh_cnt_frc             :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[11] - WO */
    uint32_t ber_cfg_frc                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[10] - WO */
    uint32_t ber_dis                          :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[09] - WO */
    uint32_t logic_lane                       :  3; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[08:06] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[05:04] - WO */
    uint32_t link_mon_mode_frc                :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[03] - WO */
    uint32_t link_mon_en                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[02] - WO */
    uint32_t rstb_frc                         :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[01] - WO */
    uint32_t rstb                             :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[00] - WO */
    uint32_t rstb_frc                         :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[01] - WO */
    uint32_t link_mon_en                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[02] - WO */
    uint32_t link_mon_mode_frc                :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[03] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[05:04] - WO */
    uint32_t logic_lane                       :  3; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[08:06] - WO */
    uint32_t ber_dis                          :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[09] - WO */
    uint32_t ber_cfg_frc                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[10] - WO */
    uint32_t cl82_sync_sh_cnt_frc             :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[11] - WO */
    uint32_t sync_sh_cnt_frc                  :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[12] - WO */
    uint32_t pcs_mon_frc                      :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[13] - WO */
    uint32_t mode_100g                        :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[14] - WO */
    uint32_t mode_50g                         :  1; /* LINE_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_main_ctrl_PCS_mode_t;

typedef LINE_RX_PMA_DP_main_ctrl_PCS_mode_t LINE_RX_PMA_DP_MAIN_CTRL_PCS_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[15] - RSVD */
    uint32_t reserved_01                      : 14; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[14:01] - RSVD */
    uint32_t comma_fail_lh                    :  1; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t comma_fail_lh                    :  1; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[00] - RO */
    uint32_t reserved_01                      : 14; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[14:01] - RSVD */
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_cl49_latched_status_FC_mode_t;

typedef LINE_RX_PMA_DP_cl49_latched_status_FC_mode_t LINE_RX_PMA_DP_CL49_LATCHED_STATUS_FC_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t ber_count_msb                    : 16; /* LINE_RX_PMA_DP_cl82_ber_count_MSB_TYPE[15:00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ber_count_msb                    : 16; /* LINE_RX_PMA_DP_cl82_ber_count_MSB_TYPE[15:00] - RO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_cl82_ber_count_MSB_t;

typedef LINE_RX_PMA_DP_cl82_ber_count_MSB_t LINE_RX_PMA_DP_CL82_BER_COUNT_MSB_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[15] - RSVD */
    uint32_t reserved_01                      : 14; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[14:01] - RSVD */
    uint32_t comma_fail_lh                    :  1; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t comma_fail_lh                    :  1; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[00] - RO */
    uint32_t reserved_01                      : 14; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[14:01] - RSVD */
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_cl49_latched_status_FC_mode_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_cl49_latched_status_FC_mode_t;

typedef SYS_RX_PMA_DP_cl49_latched_status_FC_mode_t SYS_RX_PMA_DP_CL49_LATCHED_STATUS_FC_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[15] - RSVD */
    uint32_t ber_done                         :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[14] - RO */
    uint32_t ber_fsm_lstate                   :  7; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[13:07] - RO */
    uint32_t ber_count                        :  6; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[06:01] - RO */
    uint32_t hi_ber_lh                        :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t hi_ber_lh                        :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[00] - RO */
    uint32_t ber_count                        :  6; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[06:01] - RO */
    uint32_t ber_fsm_lstate                   :  7; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[13:07] - RO */
    uint32_t ber_done                         :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[14] - RO */
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_t;

typedef SYS_RX_PMA_DP_cl49_latched_status_PCS_mode_t SYS_RX_PMA_DP_CL49_LATCHED_STATUS_PCS_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t ber_count_msb                    : 16; /* SYS_RX_PMA_DP_cl82_ber_count_MSB_TYPE[15:00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ber_count_msb                    : 16; /* SYS_RX_PMA_DP_cl82_ber_count_MSB_TYPE[15:00] - RO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_cl82_ber_count_MSB_t;

typedef SYS_RX_PMA_DP_cl82_ber_count_MSB_t SYS_RX_PMA_DP_CL82_BER_COUNT_MSB_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[15:08] - RSVD */
    uint32_t wsync_fsm                        :  3; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[07:05] - RO */
    uint32_t wsyn_link_fail                   :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[04] - RO */
    uint32_t dec_err                          :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[03] - RO */
    uint32_t dec_rd_err                       :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[02] - RO */
    uint32_t wsyn_loss_sync                   :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[01] - RO */
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[00] - RO */
    uint32_t wsyn_loss_sync                   :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[01] - RO */
    uint32_t dec_rd_err                       :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[02] - RO */
    uint32_t dec_err                          :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[03] - RO */
    uint32_t wsyn_link_fail                   :  1; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[04] - RO */
    uint32_t wsync_fsm                        :  3; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[07:05] - RO */
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_FC_mode_TYPE[15:08] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_live_status_FC_mode_t;

typedef SYS_RX_PMA_DP_live_status_FC_mode_t SYS_RX_PMA_DP_LIVE_STATUS_FC_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[15:08] - RSVD */
    uint32_t ber_fsm                          :  2; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[07:06] - RO */
    uint32_t lock_fsm                         :  2; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[05:04] - RO */
    uint32_t hi_ber                           :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[03] - RO */
    uint32_t block_lock                       :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[02] - RO */
    uint32_t pcs_status                       :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[01] - RO */
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[00] - RO */
    uint32_t pcs_status                       :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[01] - RO */
    uint32_t block_lock                       :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[02] - RO */
    uint32_t hi_ber                           :  1; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[03] - RO */
    uint32_t lock_fsm                         :  2; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[05:04] - RO */
    uint32_t ber_fsm                          :  2; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[07:06] - RO */
    uint32_t reserved_08                      :  8; /* SYS_RX_PMA_DP_live_status_PCS_mode_TYPE[15:08] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_live_status_PCS_mode_t;

typedef SYS_RX_PMA_DP_live_status_PCS_mode_t SYS_RX_PMA_DP_LIVE_STATUS_PCS_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[15] - RSVD */
    uint32_t word_sync_mode                   :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[14] - WO */
    uint32_t sync_test_start                  :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[13] - WO */
    uint32_t sync_test_window_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[12] - WO */
    uint32_t link_test_window_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[11] - WO */
    uint32_t comma_test_window_frc            :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[10] - WO */
    uint32_t wsyn_fsm_rst                     :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[09] - WO */
    uint32_t comma_test_window_size           :  3; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[08:06] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[05:04] - WO */
    uint32_t link_mon_mode_frc                :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[03] - WO */
    uint32_t link_mon_en                      :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[02] - WO */
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[01] - WO */
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[00] - WO */
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[01] - WO */
    uint32_t link_mon_en                      :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[02] - WO */
    uint32_t link_mon_mode_frc                :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[03] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[05:04] - WO */
    uint32_t comma_test_window_size           :  3; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[08:06] - WO */
    uint32_t wsyn_fsm_rst                     :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[09] - WO */
    uint32_t comma_test_window_frc            :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[10] - WO */
    uint32_t link_test_window_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[11] - WO */
    uint32_t sync_test_window_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[12] - WO */
    uint32_t sync_test_start                  :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[13] - WO */
    uint32_t word_sync_mode                   :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[14] - WO */
    uint32_t reserved_15                      :  1; /* SYS_RX_PMA_DP_main_ctrl_FC_mode_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_main_ctrl_FC_mode_t;

typedef SYS_RX_PMA_DP_main_ctrl_FC_mode_t SYS_RX_PMA_DP_MAIN_CTRL_FC_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t mode_50g                         :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[15] - WO */
    uint32_t mode_100g                        :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[14] - WO */
    uint32_t pcs_mon_frc                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[13] - WO */
    uint32_t sync_sh_cnt_frc                  :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[12] - WO */
    uint32_t cl82_sync_sh_cnt_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[11] - WO */
    uint32_t ber_cfg_frc                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[10] - WO */
    uint32_t ber_dis                          :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[09] - WO */
    uint32_t logic_lane                       :  3; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[08:06] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[05:04] - WO */
    uint32_t link_mon_mode_frc                :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[03] - WO */
    uint32_t link_mon_en                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[02] - WO */
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[01] - WO */
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t rstb                             :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[00] - WO */
    uint32_t rstb_frc                         :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[01] - WO */
    uint32_t link_mon_en                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[02] - WO */
    uint32_t link_mon_mode_frc                :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[03] - WO */
    uint32_t link_mon_mode_frcval             :  2; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[05:04] - WO */
    uint32_t logic_lane                       :  3; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[08:06] - WO */
    uint32_t ber_dis                          :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[09] - WO */
    uint32_t ber_cfg_frc                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[10] - WO */
    uint32_t cl82_sync_sh_cnt_frc             :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[11] - WO */
    uint32_t sync_sh_cnt_frc                  :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[12] - WO */
    uint32_t pcs_mon_frc                      :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[13] - WO */
    uint32_t mode_100g                        :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[14] - WO */
    uint32_t mode_50g                         :  1; /* SYS_RX_PMA_DP_main_ctrl_PCS_mode_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_main_ctrl_PCS_mode_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[15:08] - RSVD */
    uint32_t wsync_fsm                        :  3; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[07:05] - RO */
    uint32_t wsyn_link_fail                   :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[04] - RO */
    uint32_t dec_err                          :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[03] - RO */
    uint32_t dec_rd_err                       :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[02] - RO */
    uint32_t wsyn_loss_sync                   :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[01] - RO */
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[00] - RO */
    uint32_t wsyn_loss_sync                   :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[01] - RO */
    uint32_t dec_rd_err                       :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[02] - RO */
    uint32_t dec_err                          :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[03] - RO */
    uint32_t wsyn_link_fail                   :  1; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[04] - RO */
    uint32_t wsync_fsm                        :  3; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[07:05] - RO */
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_FC_mode_TYPE[15:08] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_live_status_FC_mode_t;

typedef LINE_RX_PMA_DP_live_status_FC_mode_t LINE_RX_PMA_DP_LIVE_STATUS_FC_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[15:08] - RSVD */
    uint32_t ber_fsm                          :  2; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[07:06] - RO */
    uint32_t lock_fsm                         :  2; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[05:04] - RO */
    uint32_t hi_ber                           :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[03] - RO */
    uint32_t block_lock                       :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[02] - RO */
    uint32_t pcs_status                       :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[01] - RO */
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col                           :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[00] - RO */
    uint32_t pcs_status                       :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[01] - RO */
    uint32_t block_lock                       :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[02] - RO */
    uint32_t hi_ber                           :  1; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[03] - RO */
    uint32_t lock_fsm                         :  2; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[05:04] - RO */
    uint32_t ber_fsm                          :  2; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[07:06] - RO */
    uint32_t reserved_08                      :  8; /* LINE_RX_PMA_DP_live_status_PCS_mode_TYPE[15:08] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_live_status_PCS_mode_t;

typedef LINE_RX_PMA_DP_live_status_PCS_mode_t LINE_RX_PMA_DP_LIVE_STATUS_PCS_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t wsync_fsm_lstate                 :  8; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[15:08] - RO */
    uint32_t sync_test_end                    :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[07] - RO */
    uint32_t sync_test_fail                   :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[06] - RO */
    uint32_t wsyn_link_fail_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[05] - RO */
    uint32_t dec_err_lh                       :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[04] - RO */
    uint32_t dec_rd_err_lh                    :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[03] - RO */
    uint32_t wsyn_sync_gain_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[02] - RO */
    uint32_t wsyn_sync_lose_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[01] - RO */
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[00] - RO */
    uint32_t wsyn_sync_lose_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[01] - RO */
    uint32_t wsyn_sync_gain_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[02] - RO */
    uint32_t dec_rd_err_lh                    :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[03] - RO */
    uint32_t dec_err_lh                       :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[04] - RO */
    uint32_t wsyn_link_fail_lh                :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[05] - RO */
    uint32_t sync_test_fail                   :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[06] - RO */
    uint32_t sync_test_end                    :  1; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[07] - RO */
    uint32_t wsync_fsm_lstate                 :  8; /* LINE_RX_PMA_DP_latched_status_FC_mode_TYPE[15:08] - RO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_latched_status_FC_mode_t;

typedef LINE_RX_PMA_DP_latched_status_FC_mode_t LINE_RX_PMA_DP_LATCHED_STATUS_FC_MODE_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[15:14] - RSVD */
    uint32_t lock_fsm_lstate                  :  9; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[13:05] - RO */
    uint32_t receive_fault_lh                 :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[04] - RO */
    uint32_t pcs_status_ll                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[03] - RO */
    uint32_t block_lock_lh                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[02] - RO */
    uint32_t block_lock_ll                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[01] - RO */
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[00] - RO */
    uint32_t block_lock_ll                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[01] - RO */
    uint32_t block_lock_lh                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[02] - RO */
    uint32_t pcs_status_ll                    :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[03] - RO */
    uint32_t receive_fault_lh                 :  1; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[04] - RO */
    uint32_t lock_fsm_lstate                  :  9; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[13:05] - RO */
    uint32_t reserved_14                      :  2; /* LINE_RX_PMA_DP_latched_status_PCS_mode_TYPE[15:14] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_latched_status_PCS_mode_t;

typedef LINE_RX_PMA_DP_latched_status_PCS_mode_t LINE_RX_PMA_DP_LATCHED_STATUS_PCS_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[15] - RSVD */
    uint32_t ber_done                         :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[14] - RO */
    uint32_t ber_fsm_lstate                   :  7; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[13:07] - RO */
    uint32_t ber_count                        :  6; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[06:01] - RO */
    uint32_t hi_ber_lh                        :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t hi_ber_lh                        :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[00] - RO */
    uint32_t ber_count                        :  6; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[06:01] - RO */
    uint32_t ber_fsm_lstate                   :  7; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[13:07] - RO */
    uint32_t ber_done                         :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[14] - RO */
    uint32_t reserved_15                      :  1; /* LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_t;

typedef LINE_RX_PMA_DP_cl49_latched_status_PCS_mode_t LINE_RX_PMA_DP_CL49_LATCHED_STATUS_PCS_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t wsync_fsm_lstate                 :  8; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[15:08] - RO */
    uint32_t sync_test_end                    :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[07] - RO */
    uint32_t sync_test_fail                   :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[06] - RO */
    uint32_t wsyn_link_fail_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[05] - RO */
    uint32_t dec_err_lh                       :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[04] - RO */
    uint32_t dec_rd_err_lh                    :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[03] - RO */
    uint32_t wsyn_sync_gain_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[02] - RO */
    uint32_t wsyn_sync_lose_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[01] - RO */
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[00] - RO */
    uint32_t wsyn_sync_lose_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[01] - RO */
    uint32_t wsyn_sync_gain_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[02] - RO */
    uint32_t dec_rd_err_lh                    :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[03] - RO */
    uint32_t dec_err_lh                       :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[04] - RO */
    uint32_t wsyn_link_fail_lh                :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[05] - RO */
    uint32_t sync_test_fail                   :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[06] - RO */
    uint32_t sync_test_end                    :  1; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[07] - RO */
    uint32_t wsync_fsm_lstate                 :  8; /* SYS_RX_PMA_DP_latched_status_FC_mode_TYPE[15:08] - RO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_latched_status_FC_mode_t;

typedef SYS_RX_PMA_DP_latched_status_FC_mode_t SYS_RX_PMA_DP_LATCHED_STATUS_FC_MODE_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_14                      :  2; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[15:14] - RSVD */
    uint32_t lock_fsm_lstate                  :  9; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[13:05] - RO */
    uint32_t receive_fault_lh                 :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[04] - RO */
    uint32_t pcs_status_ll                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[03] - RO */
    uint32_t block_lock_lh                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[02] - RO */
    uint32_t block_lock_ll                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[01] - RO */
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pf_col_lh                        :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[00] - RO */
    uint32_t block_lock_ll                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[01] - RO */
    uint32_t block_lock_lh                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[02] - RO */
    uint32_t pcs_status_ll                    :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[03] - RO */
    uint32_t receive_fault_lh                 :  1; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[04] - RO */
    uint32_t lock_fsm_lstate                  :  9; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[13:05] - RO */
    uint32_t reserved_14                      :  2; /* SYS_RX_PMA_DP_latched_status_PCS_mode_TYPE[15:14] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_RX_PMA_DP_latched_status_PCS_mode_t;

typedef SYS_RX_PMA_DP_latched_status_PCS_mode_t SYS_RX_PMA_DP_LATCHED_STATUS_PCS_MODE_t;
/*-----------------------------------------------*/
/*   Structs for LINE_FALCON_IF Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t software_mode_pmd_pll_div2and4   :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[15] - WO */
    uint32_t software_mode_pmd_rterm200       :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[14] - WO */
    uint32_t software_mode_pmd_ext_los_0      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[13] - WO */
    uint32_t software_mode_pmd_ext_los_1      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[12] - WO */
    uint32_t software_mode_pmd_ext_los_2      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[11] - WO */
    uint32_t software_mode_pmd_ext_los_3      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[10] - WO */
    uint32_t software_mode_pmd_ln_dp_h_rstb  :  4; /* LINE_FALCON_IF_soft_mode0_TYPE[09:06] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_0    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[05] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_1    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[04] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_2    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[03] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_3    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[02] - WO */
    uint32_t software_mode_pmd_core_dp_h_rstb  :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[01] - WO */
    uint32_t software_mode_pmd_por_h_rstb     :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t software_mode_pmd_por_h_rstb     :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[00] - WO */
    uint32_t software_mode_pmd_core_dp_h_rstb  :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[01] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_3    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[02] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_2    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[03] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_1    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[04] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_0    :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[05] - WO */
    uint32_t software_mode_pmd_ln_dp_h_rstb  :  4; /* LINE_FALCON_IF_soft_mode0_TYPE[09:06] - WO */
    uint32_t software_mode_pmd_ext_los_3      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[10] - WO */
    uint32_t software_mode_pmd_ext_los_2      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[11] - WO */
    uint32_t software_mode_pmd_ext_los_1      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[12] - WO */
    uint32_t software_mode_pmd_ext_los_0      :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[13] - WO */
    uint32_t software_mode_pmd_rterm200       :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[14] - WO */
    uint32_t software_mode_pmd_pll_div2and4   :  1; /* LINE_FALCON_IF_soft_mode0_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_FALCON_IF_soft_mode0_t;

typedef LINE_FALCON_IF_soft_mode0_t LINE_FALCON_IF_SOFT_MODE0_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t rsvd1                            :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[15] - WO */
    uint32_t pmd_pll_div4                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[14] - WO */
    uint32_t pmd_pll_div2                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[13] - WO */
    uint32_t pmd_rterm200                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[12] - WO */
    uint32_t tx_drv_hv_disable                :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[11] - WO */
    uint32_t pmd_iddq                         :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[10] - WO */
    uint32_t pmd_ln_dp_h_rstb                 :  4; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[09:06] - WO */
    uint32_t pmd_ln_h_rstb                    :  4; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[05:02] - WO */
    uint32_t pmd_core_dp_h_rstb               :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[01] - WO */
    uint32_t pmd_por_h_rstb                   :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_por_h_rstb                   :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[00] - WO */
    uint32_t pmd_core_dp_h_rstb               :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[01] - WO */
    uint32_t pmd_ln_h_rstb                    :  4; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[05:02] - WO */
    uint32_t pmd_ln_dp_h_rstb                 :  4; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[09:06] - WO */
    uint32_t pmd_iddq                         :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[10] - WO */
    uint32_t tx_drv_hv_disable                :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[11] - WO */
    uint32_t pmd_rterm200                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[12] - WO */
    uint32_t pmd_pll_div2                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[13] - WO */
    uint32_t pmd_pll_div4                     :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[14] - WO */
    uint32_t rsvd1                            :  1; /* LINE_FALCON_IF_c_and_r_cntl_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} LINE_FALCON_IF_c_and_r_cntl_t;

typedef LINE_FALCON_IF_c_and_r_cntl_t LINE_FALCON_IF_C_AND_R_CNTL_t;

/*-----------------------------------------------*/
/*   Structs for SYS_FALCON_IF Bank                    */
/*-----------------------------------------------*/
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t software_mode_pmd_pll_div2and4   :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[15] - WO */
    uint32_t software_mode_pmd_rterm200       :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[14] - WO */
    uint32_t software_mode_pmd_ext_los_0      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[13] - WO */
    uint32_t software_mode_pmd_ext_los_1      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[12] - WO */
    uint32_t software_mode_pmd_ext_los_2      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[11] - WO */
    uint32_t software_mode_pmd_ext_los_3      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[10] - WO */
    uint32_t software_mode_pmd_ln_dp_h_rstb  :  4; /* SYS_FALCON_IF_soft_mode0_TYPE[09:06] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_0    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[05] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_1    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[04] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_2    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[03] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_3    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[02] - WO */
    uint32_t software_mode_pmd_core_dp_h_rstb  :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[01] - WO */
    uint32_t software_mode_pmd_por_h_rstb     :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t software_mode_pmd_por_h_rstb     :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[00] - WO */
    uint32_t software_mode_pmd_core_dp_h_rstb  :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[01] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_3    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[02] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_2    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[03] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_1    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[04] - WO */
    uint32_t software_mode_pmd_ln_h_rstb_0    :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[05] - WO */
    uint32_t software_mode_pmd_ln_dp_h_rstb  :  4; /* SYS_FALCON_IF_soft_mode0_TYPE[09:06] - WO */
    uint32_t software_mode_pmd_ext_los_3      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[10] - WO */
    uint32_t software_mode_pmd_ext_los_2      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[11] - WO */
    uint32_t software_mode_pmd_ext_los_1      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[12] - WO */
    uint32_t software_mode_pmd_ext_los_0      :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[13] - WO */
    uint32_t software_mode_pmd_rterm200       :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[14] - WO */
    uint32_t software_mode_pmd_pll_div2and4   :  1; /* SYS_FALCON_IF_soft_mode0_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_FALCON_IF_soft_mode0_t;

typedef SYS_FALCON_IF_soft_mode0_t SYS_FALCON_IF_SOFT_MODE0_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t rsvd1                            :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[15] - WO */
    uint32_t pmd_pll_div4                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[14] - WO */
    uint32_t pmd_pll_div2                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[13] - WO */
    uint32_t pmd_rterm200                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[12] - WO */
    uint32_t tx_drv_hv_disable                :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[11] - WO */
    uint32_t pmd_iddq                         :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[10] - WO */
    uint32_t pmd_ln_dp_h_rstb                 :  4; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[09:06] - WO */
    uint32_t pmd_ln_h_rstb                    :  4; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[05:02] - WO */
    uint32_t pmd_core_dp_h_rstb               :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[01] - WO */
    uint32_t pmd_por_h_rstb                   :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t pmd_por_h_rstb                   :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[00] - WO */
    uint32_t pmd_core_dp_h_rstb               :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[01] - WO */
    uint32_t pmd_ln_h_rstb                    :  4; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[05:02] - WO */
    uint32_t pmd_ln_dp_h_rstb                 :  4; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[09:06] - WO */
    uint32_t pmd_iddq                         :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[10] - WO */
    uint32_t tx_drv_hv_disable                :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[11] - WO */
    uint32_t pmd_rterm200                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[12] - WO */
    uint32_t pmd_pll_div2                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[13] - WO */
    uint32_t pmd_pll_div4                     :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[14] - WO */
    uint32_t rsvd1                            :  1; /* SYS_FALCON_IF_c_and_r_cntl_TYPE[15] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SYS_FALCON_IF_c_and_r_cntl_t;

typedef SYS_FALCON_IF_c_and_r_cntl_t SYS_FALCON_IF_C_AND_R_CNTL_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t energy_detect_mask_count         :  5; /* SIGDET_SIGDET_CTRL_1_TYPE[15:11] - RW */
    uint32_t reserved_09                      :  2; /* SIGDET_SIGDET_CTRL_1_TYPE[10:09] - RSVD */
    uint32_t signal_detect_frc_val            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */
    uint32_t signal_detect_frc                :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */
    uint32_t energy_detect_frc_val            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */
    uint32_t energy_detect_frc                :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */
    uint32_t signal_detect_filter_1us         :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */
    uint32_t ignore_lp_mode                   :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */
    uint32_t ext_los_inv                      :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */
    uint32_t ext_los_en                       :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */
    uint32_t afe_signal_detect_dis            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t afe_signal_detect_dis            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[00] - RW */
    uint32_t ext_los_en                       :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[01] - RW */
    uint32_t ext_los_inv                      :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[02] - RW */
    uint32_t ignore_lp_mode                   :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[03] - RW */
    uint32_t signal_detect_filter_1us         :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[04] - RW */
    uint32_t energy_detect_frc                :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[05] - RW */
    uint32_t energy_detect_frc_val            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[06] - RW */
    uint32_t signal_detect_frc                :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[07] - RW */
    uint32_t signal_detect_frc_val            :  1; /* SIGDET_SIGDET_CTRL_1_TYPE[08] - RW */
    uint32_t reserved_09                      :  2; /* SIGDET_SIGDET_CTRL_1_TYPE[10:09] - RSVD */
    uint32_t energy_detect_mask_count         :  5; /* SIGDET_SIGDET_CTRL_1_TYPE[15:11] - RW */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} SIGDET_SIGDET_CTRL_1_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
     uint32_t ref_clk                 :  7;
    uint32_t highgig                     :  1;
    uint32_t intf_type_ln7                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[7] - RW */
    uint32_t intf_type_ln6                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[6] - RW */
    uint32_t intf_type_ln5                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[5] - RW */
    uint32_t intf_type_ln4                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[4] - RW */
    uint32_t intf_type_ln3                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[3] - RW */
    uint32_t intf_type_ln2                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[2] - RW */
    uint32_t intf_type_ln1                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[1] - RW */
    uint32_t intf_type_ln0                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[0] - RW */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t intf_type_ln0                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[0] - RW */
    uint32_t intf_type_ln1                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[1] - RW */
    uint32_t intf_type_ln2                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[2] - RW */
    uint32_t intf_type_ln3                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[3] - RW */
    uint32_t intf_type_ln4                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[4] - RW */
    uint32_t intf_type_ln5                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[5] - RW */
    uint32_t intf_type_ln6                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[6] - RW */
    uint32_t intf_type_ln7                    :  1; /* FUR_GEN_CNTRLS_micro_sync_6_t[7] - RW */
    uint32_t highgig                     :  1;
    uint32_t ref_clk                 :  7;
    uint32_t reserved                         :  16;

  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_micro_sync_6_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t intf_type_ln7                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[15:14] - RW */ 
    uint32_t intf_type_ln6                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[13:12] - RW */ 
    uint32_t intf_type_ln5                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[11:10] - RW */ 
    uint32_t intf_type_ln4                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[09:08] - RW */ 
    uint32_t intf_type_ln3                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[07:06] - RW */ 
    uint32_t intf_type_ln2                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[05:04] - RW */ 
    uint32_t intf_type_ln1                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[03:02] - RW */ 
    uint32_t intf_type_ln0                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[01:00] - RW */ 
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t intf_type_ln0                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[01:00] - RW */ 
    uint32_t intf_type_ln1                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[03:02] - RW */ 
    uint32_t intf_type_ln2                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[05:04] - RW */ 
    uint32_t intf_type_ln3                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[07:06] - RW */ 
    uint32_t intf_type_ln4                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[09:08] - RW */ 
    uint32_t intf_type_ln5                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[11:10] - RW */ 
    uint32_t intf_type_ln6                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[13:12] - RW */ 
    uint32_t intf_type_ln7                    :  2; /* FUR_GEN_CNTRLS_micro_sync_7_t[15:14] - RW */ 
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_GEN_CNTRLS_micro_sync_7_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_ext_uc_rstb_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_ext_uc_rstb_control_t;

typedef FUR_PAD_CTRL_ext_uc_rstb_control_t FUR_PAD_CTRL_EXT_UC_RSTB_CONTROL_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_mod_absent_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_mod_absent_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_mod_absent_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_mod_absent_control_t;

typedef FUR_PAD_CTRL_mod_absent_control_t FUR_PAD_CTRL_MOD_ABSENT_CONTROL_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_mod_absent_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_mod_absent_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_mod_absent_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_mod_absent_status_t;

typedef FUR_PAD_CTRL_mod_absent_status_t FUR_PAD_CTRL_MOD_ABSENT_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_opttxenb_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_opttxenb_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_opttxenb_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_opttxenb_control_t;

typedef FUR_PAD_CTRL_opttxenb_control_t FUR_PAD_CTRL_OPTTXENB_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_opttxenb_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_opttxenb_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_opttxenb_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_opttxenb_status_t;

typedef FUR_PAD_CTRL_opttxenb_status_t FUR_PAD_CTRL_OPTTXENB_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_mod_rxlos_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_mod_rxlos_control_t;

typedef FUR_PAD_CTRL_mod_rxlos_control_t FUR_PAD_CTRL_MOD_RXLOS_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_mod_rxlos_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_mod_rxlos_status_t;

typedef FUR_PAD_CTRL_mod_rxlos_status_t FUR_PAD_CTRL_MOD_RXLOS_STATUS_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_0_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_0_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_0_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_0_control_t;

typedef FUR_PAD_CTRL_gpio_0_control_t FUR_PAD_CTRL_GPIO_0_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_0_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_0_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_0_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_0_status_t;

typedef FUR_PAD_CTRL_gpio_0_status_t FUR_PAD_CTRL_GPIO_0_STATUS_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_1_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_1_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_1_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_1_control_t;

typedef FUR_PAD_CTRL_gpio_1_control_t FUR_PAD_CTRL_GPIO_1_CONTROL_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_1_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_1_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_1_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_1_status_t;

typedef FUR_PAD_CTRL_gpio_1_status_t FUR_PAD_CTRL_GPIO_1_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_2_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_2_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_2_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_2_control_t;

typedef FUR_PAD_CTRL_gpio_2_control_t FUR_PAD_CTRL_GPIO_2_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_2_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_2_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_2_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_2_status_t;

typedef FUR_PAD_CTRL_gpio_2_status_t FUR_PAD_CTRL_GPIO_2_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_3_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_3_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_3_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_3_control_t;

typedef FUR_PAD_CTRL_gpio_3_control_t FUR_PAD_CTRL_GPIO_3_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_3_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_3_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_3_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_3_status_t;

typedef FUR_PAD_CTRL_gpio_3_status_t FUR_PAD_CTRL_GPIO_3_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_4_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_gpio_4_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_gpio_4_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_4_control_t;

typedef FUR_PAD_CTRL_gpio_4_control_t FUR_PAD_CTRL_GPIO_4_CONTROL_t;



typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_4_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_gpio_4_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_gpio_4_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_gpio_4_status_t;

typedef FUR_PAD_CTRL_gpio_4_status_t FUR_PAD_CTRL_GPIO_4_STATUS_t;


typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_testpad_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[05] - WO */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[04] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[03] - RSVD */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[02] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[01] - WO */
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t oeb                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[00] - WO */
    uint32_t pup                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[01] - WO */
    uint32_t pdn                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[02] - WO */
    uint32_t reserved_03                      :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[03] - RSVD */
    uint32_t ind                              :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[04] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_testpad_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_testpad_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_testpad_control_t;

typedef FUR_PAD_CTRL_testpad_control_t FUR_PAD_CTRL_TESTPAD_CONTROL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_testpad_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_testpad_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_testpad_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_testpad_status_t;

typedef FUR_PAD_CTRL_testpad_status_t FUR_PAD_CTRL_TESTPAD_STATUS_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_09                      :  7; /* FUR_MISC_CTRL_general_status_IO_TYPE[15:09] - RSVD */
    uint32_t rosc_testpad_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[08] - WO */
    uint32_t srx_los_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[07] - WO */
    uint32_t lrx_los_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[06] - WO */
    uint32_t sys_lol_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[05] - WO */
    uint32_t line_lol_gpio_en                 :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[04] - WO */
    uint32_t srx_fifoerrb_gpio_en             :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[03] - WO */
    uint32_t lrx_fifoerrb_gpio_en             :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[02] - WO */
    uint32_t mod_lowpwr_in_gpio_en            :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[01] - WO */
    uint32_t tx_disable_in_gpio_en            :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t tx_disable_in_gpio_en            :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[00] - WO */
    uint32_t mod_lowpwr_in_gpio_en            :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[01] - WO */
    uint32_t lrx_fifoerrb_gpio_en             :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[02] - WO */
    uint32_t srx_fifoerrb_gpio_en             :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[03] - WO */
    uint32_t line_lol_gpio_en                 :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[04] - WO */
    uint32_t sys_lol_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[05] - WO */
    uint32_t lrx_los_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[06] - WO */
    uint32_t srx_los_gpio_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[07] - WO */
    uint32_t rosc_testpad_en                  :  1; /* FUR_MISC_CTRL_general_status_IO_TYPE[08] - WO */
    uint32_t reserved_09                      :  7; /* FUR_MISC_CTRL_general_status_IO_TYPE[15:09] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_general_status_IO_t;

typedef FUR_MISC_CTRL_general_status_IO_t FUR_MISC_CTRL_GENERAL_STATUS_IO_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_15                      :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[15] - RSVD */
    uint32_t dataram_tm                       :  7; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[14:08] - WO */
    uint32_t reserved_02                      :  6; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[07:02] - RSVD */
    uint32_t use_internal_xfer_done           :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[01] - WO */
    uint32_t qsfp_mode                        :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t qsfp_mode                        :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[00] - WO */
    uint32_t use_internal_xfer_done           :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[01] - WO */
    uint32_t reserved_02                      :  6; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[07:02] - RSVD */
    uint32_t dataram_tm                       :  7; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[14:08] - WO */
    uint32_t reserved_15                      :  1; /* FUR_MISC_CTRL_DEBUG_CTRL_TYPE[15] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_DEBUG_CTRL_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[15:12] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[11] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[10] - WO */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[09] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[08] - RSVD */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[07] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[06] - WO */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[05] - WO */
    uint32_t reserved_00                      :  5; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[04:00] - RSVD */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t reserved_00                      :  5; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[04:00] - RSVD */
    uint32_t sel0                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[05] - WO */
    uint32_t sel1                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[06] - WO */
    uint32_t sel2                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[07] - WO */
    uint32_t reserved_08                      :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[08] - RSVD */
    uint32_t ibof                             :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[09] - WO */
    uint32_t invert_en                        :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[10] - WO */
    uint32_t out_frcval                       :  1; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[11] - WO */
    uint32_t dglh_cnt                         :  4; /* FUR_PAD_CTRL_ext_intrb_control_TYPE[15:12] - WO */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_ext_intrb_control_t;


typedef FUR_PAD_CTRL_ext_intrb_control_t FUR_PAD_CTRL_EXT_INTRB_CONTROL_t;
typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[15:03] - RSVD */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[02] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[01] - RO */
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[00] - RO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t din_lh                           :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[00] - RO */
    uint32_t din_ll                           :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[01] - RO */
    uint32_t din                              :  1; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[02] - RO */
    uint32_t reserved_03                      : 13; /* FUR_PAD_CTRL_ext_intrb_status_TYPE[15:03] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_PAD_CTRL_ext_intrb_status_t;

typedef union {
  uint32_t data;
  struct {
  #if IS_BIG_ENDIAN
    uint32_t reserved                         :  16;
    uint32_t reserved_05                      : 11; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[15:05] - RSVD */
    uint32_t gallardoa0_dis                   :  1; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[04] - WO */
    uint32_t reserved_01                      :  3; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[03:01] - RSVD */
    uint32_t ext_pcs_link_en                  :  1; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[00] - WO */
  #endif /* IS_BIG_ENDIAN */
  #if IS_LITTLE_ENDIAN
    uint32_t ext_pcs_link_en                  :  1; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[00] - WO */
    uint32_t reserved_01                      :  3; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[03:01] - RSVD */
    uint32_t gallardoa0_dis                   :  1; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[04] - WO */
    uint32_t reserved_05                      : 11; /* FUR_MISC_CTRL_furia_qsfi_misc_TYPE[15:05] - RSVD */
    uint32_t reserved                         :  16;
  #endif /* IS_LITTLE_ENDIAN */
  } fields;
} FUR_MISC_CTRL_furia_qsfi_misc_t;

typedef FUR_MISC_CTRL_furia_qsfi_misc_t FUR_MISC_CTRL_FURIA_QSFI_MISC_t;

#endif /*  chip_reg_structs__H */
