INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Viktor/Documents/Datamaskinprosjektet_PCB/harwareTest/src/counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
