$date
	Wed Nov 11 21:12:24 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module simple_8_bit_register_tb $end
$var wire 8 ! DATA_OUT [7:0] $end
$var reg 1 " CLK $end
$var reg 1 # CLR_BAR $end
$var reg 8 $ DATA_IN [7:0] $end
$var reg 1 % LD_BAR $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # clr_bar $end
$var wire 8 & data_in [7:0] $end
$var wire 1 % ld_bar $end
$var reg 8 ' data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
1%
b0 $
1#
0"
bx !
$end
#10
1"
#15
0#
#20
0"
#30
b0 !
b0 '
1"
#35
1#
#40
0"
#50
1"
#60
0"
#70
1"
#80
0"
#90
1"
#95
b11110000 $
b11110000 &
#100
0"
#110
1"
#115
0%
#120
0"
#130
b11110000 !
b11110000 '
1"
#135
1%
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#195
0#
#200
0"
#210
b0 !
b0 '
1"
#215
1#
#220
0"
#230
1"
#240
0"
#250
1"
#255
