Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Jun 25 18:23:59 2018
| Host         : palladium running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file TinyLanceTestHarness_timing_summary_routed.rpt -pb TinyLanceTestHarness_timing_summary_routed.pb -rpx TinyLanceTestHarness_timing_summary_routed.rpx -warn_on_violation
| Design       : TinyLanceTestHarness
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3722 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.085        0.000                      0                 8497        0.024        0.000                      0                 8497        3.000        0.000                       0                  3726  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock                   {0.000 5.000}      10.000          100.000         
  clk_slow_SlowClock    {0.000 20.000}     40.000          25.000          
  clkfbout_SlowClock    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_slow_SlowClock_1  {0.000 20.000}     40.000          25.000          
  clkfbout_SlowClock_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_slow_SlowClock         23.085        0.000                      0                 8497        0.122        0.000                      0                 8497       18.750        0.000                       0                  3722  
  clkfbout_SlowClock                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_slow_SlowClock_1       23.088        0.000                      0                 8497        0.122        0.000                      0                 8497       18.750        0.000                       0                  3722  
  clkfbout_SlowClock_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_slow_SlowClock_1  clk_slow_SlowClock         23.085        0.000                      0                 8497        0.024        0.000                      0                 8497  
clk_slow_SlowClock    clk_slow_SlowClock_1       23.085        0.000                      0                 8497        0.024        0.000                      0                 8497  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_SlowClock
  To Clock:  clk_slow_SlowClock

Setup :            0  Failing Endpoints,  Worst Slack       23.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.450%)  route 0.163ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.633    -0.531    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X39Y40         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.227    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/D
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.349    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.970%)  route 0.279ns (60.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.630    -0.534    TestHarness/tile/fragmenter_1/Repeater/clk_slow
    SLICE_X51Y42         FDRE                                         r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.237    TestHarness/tile/fragmenter_1/Repeater/saved_address[12]
    SLICE_X51Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  TestHarness/tile/fragmenter_1/Repeater/acq_address[12]_i_1/O
                         net (fo=2, routed)           0.123    -0.068    TestHarness/tile/dtim_adapter/saved_address_reg[31][12]
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.903    -0.770    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.200    TestHarness/tile/dtim_adapter/acq_address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.360%)  route 0.336ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/Q
                         net (fo=1, routed)           0.137    -0.234    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[26]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_24_29_i_4/O
                         net (fo=1, routed)           0.199     0.010    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/DIB0
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.501    -0.269    
    SLICE_X50Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.123    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.917%)  route 0.315ns (60.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/Q
                         net (fo=1, routed)           0.151    -0.219    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[19]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_18_23_i_1/O
                         net (fo=1, routed)           0.163    -0.011    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/DIA1
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/WCLK
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.501    -0.269    
    SLICE_X50Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.149    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TestHarness/tile/core/ex_reg_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/core/mem_reg_inst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.639    -0.525    TestHarness/tile/core/clk_slow
    SLICE_X31Y48         FDRE                                         r  TestHarness/tile/core/ex_reg_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  TestHarness/tile/core/ex_reg_inst_reg[12]/Q
                         net (fo=2, routed)           0.262    -0.122    TestHarness/tile/core/ex_reg_inst_reg_n_0_[12]
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.838    -0.835    TestHarness/tile/core/clk_slow
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.070    -0.261    TestHarness/tile/core/mem_reg_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/plic/Queue/ram_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.640    -0.524    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_slow
    SLICE_X15Y41         FDRE                                         r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[3]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/ram_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    TestHarness/plic/Queue/D[1]
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.915    -0.758    TestHarness/plic/Queue/clk_slow
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.391    TestHarness/plic/Queue/ram_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.565    -0.599    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X39Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.371    TestHarness/tile/frontend/fq/elts_2_data[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.326 r  TestHarness/tile/frontend/fq/elts_1_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    TestHarness/tile/frontend/fq/elts_1_data[0]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.836    -0.837    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.466    TestHarness/tile/frontend/fq/elts_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_slow_SlowClock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowClock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y6      TestHarness/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y6      TestHarness/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7      TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     TestHarness/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     TestHarness/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y5      TestHarness/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y5      TestHarness/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      TestHarness/tile/dcache/data/data_arrays_0_2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      TestHarness/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SlowClock
  To Clock:  clkfbout_SlowClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SlowClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowClock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   slowClock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_SlowClock_1
  To Clock:  clk_slow_SlowClock_1

Setup :            0  Failing Endpoints,  Worst Slack       23.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.094    38.888    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.683    TestHarness/tile/frontend/fq/elts_2_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.088    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.094    38.886    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.717    TestHarness/tile/frontend/fq/elts_4_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.113    

Slack (MET) :             23.113ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.094    38.886    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.717    TestHarness/tile/frontend/fq/elts_4_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.450%)  route 0.163ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.633    -0.531    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X39Y40         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.227    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/D
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.272    -0.493    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.349    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.970%)  route 0.279ns (60.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.630    -0.534    TestHarness/tile/fragmenter_1/Repeater/clk_slow
    SLICE_X51Y42         FDRE                                         r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.237    TestHarness/tile/fragmenter_1/Repeater/saved_address[12]
    SLICE_X51Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  TestHarness/tile/fragmenter_1/Repeater/acq_address[12]_i_1/O
                         net (fo=2, routed)           0.123    -0.068    TestHarness/tile/dtim_adapter/saved_address_reg[31][12]
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.903    -0.770    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/C
                         clock pessimism              0.501    -0.270    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.200    TestHarness/tile/dtim_adapter/acq_address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.360%)  route 0.336ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/Q
                         net (fo=1, routed)           0.137    -0.234    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[26]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_24_29_i_4/O
                         net (fo=1, routed)           0.199     0.010    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/DIB0
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.501    -0.269    
    SLICE_X50Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.123    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.917%)  route 0.315ns (60.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/Q
                         net (fo=1, routed)           0.151    -0.219    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[19]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_18_23_i_1/O
                         net (fo=1, routed)           0.163    -0.011    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/DIA1
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/WCLK
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.501    -0.269    
    SLICE_X50Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.149    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 TestHarness/tile/core/ex_reg_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/core/mem_reg_inst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.639    -0.525    TestHarness/tile/core/clk_slow
    SLICE_X31Y48         FDRE                                         r  TestHarness/tile/core/ex_reg_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  TestHarness/tile/core/ex_reg_inst_reg[12]/Q
                         net (fo=2, routed)           0.262    -0.122    TestHarness/tile/core/ex_reg_inst_reg_n_0_[12]
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.838    -0.835    TestHarness/tile/core/clk_slow
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.070    -0.261    TestHarness/tile/core/mem_reg_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/plic/Queue/ram_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.640    -0.524    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_slow
    SLICE_X15Y41         FDRE                                         r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[3]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/ram_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    TestHarness/plic/Queue/D[1]
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.915    -0.758    TestHarness/plic/Queue/clk_slow
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.391    TestHarness/plic/Queue/ram_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.565    -0.599    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X39Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.371    TestHarness/tile/frontend/fq/elts_2_data[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.326 r  TestHarness/tile/frontend/fq/elts_1_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    TestHarness/tile/frontend/fq/elts_1_data[0]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.836    -0.837    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.466    TestHarness/tile/frontend/fq/elts_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.203    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_slow_SlowClock_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { slowClock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y6      TestHarness/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y6      TestHarness/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7      TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     TestHarness/tile/frontend/icache/tag_array_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y16     TestHarness/tile/frontend/icache/tag_array_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y5      TestHarness/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y5      TestHarness/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      TestHarness/tile/dcache/data/data_arrays_0_2_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      TestHarness/tile/dcache/data/data_arrays_0_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X46Y37     TestHarness/tile/sync_xing_1/Queue/ram_mask_reg_0_1_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y38     TestHarness/pbus/sync_xing/Queue/ram_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     TestHarness/tile/sync_xing_1/Queue/ram_data_reg_0_1_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SlowClock_1
  To Clock:  clkfbout_SlowClock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SlowClock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowClock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   slowClock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  slowClock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_SlowClock_1
  To Clock:  clk_slow_SlowClock

Setup :            0  Failing Endpoints,  Worst Slack       23.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock rise@40.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.450%)  route 0.163ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.633    -0.531    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X39Y40         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.227    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/D
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.098    -0.395    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.251    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.970%)  route 0.279ns (60.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.630    -0.534    TestHarness/tile/fragmenter_1/Repeater/clk_slow
    SLICE_X51Y42         FDRE                                         r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.237    TestHarness/tile/fragmenter_1/Repeater/saved_address[12]
    SLICE_X51Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  TestHarness/tile/fragmenter_1/Repeater/acq_address[12]_i_1/O
                         net (fo=2, routed)           0.123    -0.068    TestHarness/tile/dtim_adapter/saved_address_reg[31][12]
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.903    -0.770    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.098    -0.172    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.102    TestHarness/tile/dtim_adapter/acq_address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.360%)  route 0.336ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/Q
                         net (fo=1, routed)           0.137    -0.234    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[26]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_24_29_i_4/O
                         net (fo=1, routed)           0.199     0.010    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/DIB0
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.098    -0.171    
    SLICE_X50Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.025    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.917%)  route 0.315ns (60.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/Q
                         net (fo=1, routed)           0.151    -0.219    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[19]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_18_23_i_1/O
                         net (fo=1, routed)           0.163    -0.011    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/DIA1
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/WCLK
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.098    -0.171    
    SLICE_X50Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.051    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 TestHarness/tile/core/ex_reg_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/core/mem_reg_inst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.639    -0.525    TestHarness/tile/core/clk_slow
    SLICE_X31Y48         FDRE                                         r  TestHarness/tile/core/ex_reg_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  TestHarness/tile/core/ex_reg_inst_reg[12]/Q
                         net (fo=2, routed)           0.262    -0.122    TestHarness/tile/core/ex_reg_inst_reg_n_0_[12]
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.838    -0.835    TestHarness/tile/core/clk_slow
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.098    -0.234    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.070    -0.164    TestHarness/tile/core/mem_reg_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/plic/Queue/ram_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.640    -0.524    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_slow
    SLICE_X15Y41         FDRE                                         r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[3]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/ram_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    TestHarness/plic/Queue/D[1]
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.915    -0.758    TestHarness/plic/Queue/clk_slow
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.098    -0.413    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.293    TestHarness/plic/Queue/ram_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.565    -0.599    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X39Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.371    TestHarness/tile/frontend/fq/elts_2_data[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.326 r  TestHarness/tile/frontend/fq/elts_1_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    TestHarness/tile/frontend/fq/elts_1_data[0]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.836    -0.837    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.369    TestHarness/tile/frontend/fq/elts_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock rise@0.000ns - clk_slow_SlowClock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_SlowClock
  To Clock:  clk_slow_SlowClock_1

Setup :            0  Failing Endpoints,  Worst Slack       23.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[17]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[23]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[26]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[27]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[28]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[29]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[2]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.085ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.292ns  (logic 2.951ns (18.113%)  route 13.341ns (81.887%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 r  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 f  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 f  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 r  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 r  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.486    13.989    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124    14.113 r  TestHarness/tile/frontend/fq/elts_2_pc[31]_i_1/O
                         net (fo=65, routed)          1.482    15.595    TestHarness/tile/frontend/fq/_T_147
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.515    38.495    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X40Y61         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_pc_reg[3]/C
                         clock pessimism              0.487    38.982    
                         clock uncertainty           -0.098    38.885    
    SLICE_X40Y61         FDRE (Setup_fdre_C_CE)      -0.205    38.680    TestHarness/tile/frontend/fq/elts_2_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.680    
                         arrival time                         -15.595    
  -------------------------------------------------------------------
                         slack                                 23.085    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[0]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    

Slack (MET) :             23.110ns  (required time - arrival time)
  Source:                 TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_slow_SlowClock_1 rise@40.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        16.301ns  (logic 2.951ns (18.103%)  route 13.350ns (81.897%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.493 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.843    -0.697    TestHarness/tile/frontend/icache/clk_slow
    RAMB36_X1Y7          RAMB36E1                                     r  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     0.185 f  TestHarness/tile/frontend/icache/data_arrays_0_0_reg/DOBDO[13]
                         net (fo=8, routed)           2.464     2.649    TestHarness/tile/frontend/fq/DOBDO[13]
    SLICE_X39Y42         LUT3 (Prop_lut3_I2_O)        0.154     2.803 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_13/O
                         net (fo=1, routed)           0.641     3.443    TestHarness/tile/frontend/fq/frontend_io_cpu_resp_bits_data[13]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.327     3.770 f  TestHarness/tile/frontend/fq/ex_reg_inst[31]_i_5/O
                         net (fo=91, routed)          1.616     5.386    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_raw[13]
    SLICE_X26Y44         LUT2 (Prop_lut2_I1_O)        0.152     5.538 r  TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5/O
                         net (fo=23, routed)          1.400     6.939    TestHarness/tile/frontend/fq/ex_reg_inst[10]_i_5_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I3_O)        0.360     7.299 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4/O
                         net (fo=1, routed)           0.812     8.110    TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_4_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I0_O)        0.332     8.442 f  TestHarness/tile/frontend/fq/ex_ctrl_mem_cmd[0]_i_2/O
                         net (fo=27, routed)          1.115     9.557    TestHarness/tile/frontend/fq/core/ibuf_io_inst_0_bits_inst_bits[5]
    SLICE_X33Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5/O
                         net (fo=2, routed)           1.038    10.719    TestHarness/tile/frontend/fq/ex_ctrl_mem_i_5_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.843 r  TestHarness/tile/frontend/fq/ex_ctrl_mem_i_2/O
                         net (fo=3, routed)           0.942    11.786    TestHarness/tile/frontend/fq/id_ctrl_mem
    SLICE_X51Y44         LUT6 (Prop_lut6_I4_O)        0.124    11.910 r  TestHarness/tile/frontend/fq/buf__replay_i_9/O
                         net (fo=1, routed)           0.799    12.708    TestHarness/tile/frontend/fq/buf__replay_i_9_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I2_O)        0.124    12.832 f  TestHarness/tile/frontend/fq/buf__replay_i_3/O
                         net (fo=18, routed)          0.546    13.379    TestHarness/tile/frontend/fq/buf__pc_reg[31]_1
    SLICE_X49Y45         LUT5 (Prop_lut5_I0_O)        0.124    13.503 f  TestHarness/tile/frontend/fq/valid_0_i_3/O
                         net (fo=11, routed)          0.462    13.965    TestHarness/tile/frontend/fq/valid_0_i_3_n_0
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.124    14.089 r  TestHarness/tile/frontend/fq/elts_4_pc[31]_i_1/O
                         net (fo=65, routed)          1.515    15.604    TestHarness/tile/frontend/fq/_T_189
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        1.513    38.493    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y63         FDRE                                         r  TestHarness/tile/frontend/fq/elts_4_data_reg[1]/C
                         clock pessimism              0.487    38.980    
                         clock uncertainty           -0.098    38.883    
    SLICE_X38Y63         FDRE (Setup_fdre_C_CE)      -0.169    38.714    TestHarness/tile/frontend/fq/elts_4_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                 23.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.450%)  route 0.163ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.633    -0.531    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X39Y40         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  TestHarness/tile/dtim_adapter/acq_source_reg[6]/Q
                         net (fo=2, routed)           0.163    -0.227    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/D
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.272    -0.493    
                         clock uncertainty            0.098    -0.395    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.251    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.970%)  route 0.279ns (60.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.630    -0.534    TestHarness/tile/fragmenter_1/Repeater/clk_slow
    SLICE_X51Y42         FDRE                                         r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  TestHarness/tile/fragmenter_1/Repeater/saved_address_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.237    TestHarness/tile/fragmenter_1/Repeater/saved_address[12]
    SLICE_X51Y42         LUT3 (Prop_lut3_I0_O)        0.045    -0.192 r  TestHarness/tile/fragmenter_1/Repeater/acq_address[12]_i_1/O
                         net (fo=2, routed)           0.123    -0.068    TestHarness/tile/dtim_adapter/saved_address_reg[31][12]
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.903    -0.770    TestHarness/tile/dtim_adapter/clk_slow
    SLICE_X52Y42         FDRE                                         r  TestHarness/tile/dtim_adapter/acq_address_reg[12]/C
                         clock pessimism              0.501    -0.270    
                         clock uncertainty            0.098    -0.172    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.070    -0.102    TestHarness/tile/dtim_adapter/acq_address_reg[12]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.360%)  route 0.336ns (61.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[26]/Q
                         net (fo=1, routed)           0.137    -0.234    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[26]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.189 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_24_29_i_4/O
                         net (fo=1, routed)           0.199     0.010    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/DIB0
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/WCLK
    SLICE_X50Y42         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB/CLK
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.098    -0.171    
    SLICE_X50Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.025    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.025    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.917%)  route 0.315ns (60.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.629    -0.535    TestHarness/pbus/coupler_from_sbus/atomics/clk_slow
    SLICE_X54Y40         FDRE                                         r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg[19]/Q
                         net (fo=1, routed)           0.151    -0.219    TestHarness/pbus/coupler_from_sbus/atomics/_T_272_0_bits_address_reg_n_0_[19]
    SLICE_X54Y40         LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  TestHarness/pbus/coupler_from_sbus/atomics/ram_address_reg_0_1_18_23_i_1/O
                         net (fo=1, routed)           0.163    -0.011    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/DIA1
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.904    -0.769    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/WCLK
    SLICE_X50Y41         RAMD32                                       r  TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.501    -0.269    
                         clock uncertainty            0.098    -0.171    
    SLICE_X50Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.051    TestHarness/pbus/coupler_from_sbus/buffer/Queue/ram_address_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 TestHarness/tile/core/ex_reg_inst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/core/mem_reg_inst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.639    -0.525    TestHarness/tile/core/clk_slow
    SLICE_X31Y48         FDRE                                         r  TestHarness/tile/core/ex_reg_inst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  TestHarness/tile/core/ex_reg_inst_reg[12]/Q
                         net (fo=2, routed)           0.262    -0.122    TestHarness/tile/core/ex_reg_inst_reg_n_0_[12]
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.838    -0.835    TestHarness/tile/core/clk_slow
    SLICE_X45Y53         FDRE                                         r  TestHarness/tile/core/mem_reg_inst_reg[12]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.098    -0.234    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.070    -0.164    TestHarness/tile/core/mem_reg_inst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/plic/Queue/ram_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.640    -0.524    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/clk_slow
    SLICE_X15Y41         FDRE                                         r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/saved_address[3]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  TestHarness/pbus/coupler_to_slave_named_plic/fragmenter/Repeater/ram_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    TestHarness/plic/Queue/D[1]
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.915    -0.758    TestHarness/plic/Queue/clk_slow
    SLICE_X14Y41         FDRE                                         r  TestHarness/plic/Queue/ram_index_reg[1]/C
                         clock pessimism              0.248    -0.511    
                         clock uncertainty            0.098    -0.413    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.293    TestHarness/plic/Queue/ram_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.565    -0.599    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X39Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  TestHarness/tile/frontend/fq/elts_2_data_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.371    TestHarness/tile/frontend/fq/elts_2_data[0]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.326 r  TestHarness/tile/frontend/fq/elts_1_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    TestHarness/tile/frontend/fq/elts_1_data[0]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.836    -0.837    TestHarness/tile/frontend/fq/clk_slow
    SLICE_X38Y62         FDRE                                         r  TestHarness/tile/frontend/fq/elts_1_data_reg[0]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.369    TestHarness/tile/frontend/fq/elts_1_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_error_reg_0_1_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_SlowClock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_slow_SlowClock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_slow_SlowClock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_SlowClock_1 rise@0.000ns - clk_slow_SlowClock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.145%)  route 0.327ns (69.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_SlowClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.635    -0.529    TestHarness/tile/sync_xing_1/Queue_1/clk_slow
    SLICE_X37Y39         FDRE                                         r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  TestHarness/tile/sync_xing_1/Queue_1/value_reg/Q
                         net (fo=83, routed)          0.327    -0.061    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/A0
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_SlowClock_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    slowClock/inst/clk_system
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClock/inst/clk_system_SlowClock
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClock/inst/clk_slow_SlowClock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClock/inst/clkout1_buf/O
                         net (fo=3722, routed)        0.909    -0.764    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/WCLK
    SLICE_X34Y39         RAMD32                                       r  TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP/CLK
                         clock pessimism              0.252    -0.513    
                         clock uncertainty            0.098    -0.415    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.105    TestHarness/tile/sync_xing_1/Queue_1/ram_source_reg_0_1_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.044    





