Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 09:22:16 2024
| Host         : VD023024 running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_VGA_drc_opted.rpt -pb Top_VGA_drc_opted.pb -rpx Top_VGA_drc_opted.rpx
| Design       : Top_VGA
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CeldaGHOST/Cont100ms/FSM_sequential_e_act[1]_i_2 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
CeldaGHOST/ContCols/counter_reg_reg[0],
CeldaGHOST/ContCols/counter_reg_reg[1],
CeldaGHOST/ContCols/counter_reg_reg[2],
CeldaGHOST/ContCols/counter_reg_reg[3],
CeldaGHOST/ContCols/counter_reg_reg[4],
CeldaGHOST/Contfils/counter_reg_reg[0],
CeldaGHOST/Contfils/counter_reg_reg[1],
CeldaGHOST/Contfils/counter_reg_reg[2],
CeldaGHOST/Contfils/counter_reg_reg[3],
CeldaGHOST/Contfils/counter_reg_reg[4],
CeldaGHOST/FSM_sequential_e_act_reg[0]
CeldaGHOST/FSM_sequential_e_act_reg[1]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


