library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

Entity VGA_Driver IS
Port(
clk_main: in std_logic;
rst: in std_logic;
hsync, vsync: out std_logic;
VGA_R, VGA_G, VGA_B : out std_logic_vector(3 downto 0)
);
end VGA_Driver;


Architecture Main of VGA_Driver is
-----------------------------------------
begin


end Main;