

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_93_1_proc'
================================================================
* Date:           Mon Dec  2 17:12:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.506 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|      564|  0.200 us|  5.640 us|   20|  564|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_93_1   |       19|      562|   19 ~ 35|          -|          -|  1 ~ 16|        no|
        | + VITIS_LOOP_10_1  |       16|       16|         1|          -|          -|      16|        no|
        | + VITIS_LOOP_10_1  |       16|       16|         1|          -|          -|      16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    142|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|    623|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_7_fu_226_p2            |         +|   0|  0|  13|           5|           1|
    |i_8_fu_346_p2            |         +|   0|  0|  13|           5|           1|
    |i_9_fu_206_p2            |         +|   0|  0|  13|           5|           1|
    |m_V_16_fu_236_p2         |         +|   0|  0|  39|          32|          32|
    |m_V_18_fu_257_p2         |         +|   0|  0|  39|          32|          32|
    |m_V_19_fu_356_p2         |         +|   0|  0|  39|          32|          32|
    |m_V_21_fu_377_p2         |         +|   0|  0|  39|          32|          32|
    |sub_ln24_1_fu_439_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln24_fu_319_p2       |         -|   0|  0|  23|          16|          16|
    |icmp_ln1019_fu_466_p2    |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln1031_1_fu_424_p2  |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln1031_fu_304_p2    |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln10_1_fu_340_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln10_fu_220_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln93_fu_200_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |m_V_15_fu_324_p3         |    select|   0|  0|  16|           1|          16|
    |m_V_17_fu_245_p3         |    select|   0|  0|  32|           1|          32|
    |m_V_20_fu_365_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln16_1_fu_402_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln16_fu_282_p3    |    select|   0|  0|  31|           1|          31|
    |t_V_fu_444_p3            |    select|   0|  0|  16|           1|          16|
    |xor_ln1031_1_fu_429_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln1031_fu_309_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 481|         276|         407|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |N_blk_n           |   9|          2|    1|          2|
    |a_V_fu_76         |   9|          2|   16|         32|
    |ap_NS_fsm         |  25|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |d_V_fu_68         |   9|          2|   16|         32|
    |d_blk_n           |   9|          2|    1|          2|
    |empty_28_reg_129  |   9|          2|   16|         32|
    |empty_30_reg_98   |   9|          2|   16|         32|
    |i_1_reg_107       |   9|          2|    5|         10|
    |i_3_reg_138       |   9|          2|    5|         10|
    |i_fu_64           |   9|          2|    5|         10|
    |m_V_2_reg_118     |   9|          2|   31|         62|
    |m_V_9_reg_149     |   9|          2|   31|         62|
    |m_V_fu_72         |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             | 142|         31|  161|        325|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |N_V_reg_514            |  16|   0|   16|          0|
    |a_V_3_reg_532          |  16|   0|   16|          0|
    |a_V_fu_76              |  16|   0|   16|          0|
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |conv_i_i35_reg_520     |  16|   0|   32|         16|
    |d_V_fu_68              |  16|   0|   16|          0|
    |empty_28_reg_129       |  16|   0|   16|          0|
    |empty_30_reg_98        |  16|   0|   16|          0|
    |i_1_reg_107            |   5|   0|    5|          0|
    |i_3_reg_138            |   5|   0|    5|          0|
    |i_9_reg_543            |   5|   0|    5|          0|
    |i_fu_64                |   5|   0|    5|          0|
    |icmp_ln93_reg_539      |   1|   0|    1|          0|
    |m_V_2_reg_118          |  31|   0|   31|          0|
    |m_V_9_reg_149          |  31|   0|   31|          0|
    |m_V_fu_72              |  16|   0|   16|          0|
    |trunc_ln8_reg_548      |   1|   0|    1|          0|
    |zext_ln1495_1_reg_575  |  16|   0|   32|         16|
    |zext_ln1495_reg_552    |  16|   0|   32|         16|
    |zext_ln93_reg_526      |  16|   0|   31|         15|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 265|   0|  328|         63|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|ap_return         |  out|   16|  ap_ctrl_hs|  Loop_VITIS_LOOP_93_1_proc|  return value|
|p_read            |   in|   16|     ap_none|                     p_read|        scalar|
|N_dout            |   in|   16|     ap_fifo|                          N|       pointer|
|N_num_data_valid  |   in|    2|     ap_fifo|                          N|       pointer|
|N_fifo_cap        |   in|    2|     ap_fifo|                          N|       pointer|
|N_empty_n         |   in|    1|     ap_fifo|                          N|       pointer|
|N_read            |  out|    1|     ap_fifo|                          N|       pointer|
|d_dout            |   in|   16|     ap_fifo|                          d|       pointer|
|d_num_data_valid  |   in|    3|     ap_fifo|                          d|       pointer|
|d_fifo_cap        |   in|    3|     ap_fifo|                          d|       pointer|
|d_empty_n         |   in|    1|     ap_fifo|                          d|       pointer|
|d_read            |  out|    1|     ap_fifo|                          d|       pointer|
+------------------+-----+-----+------------+---------------------------+--------------+

