{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n",
      "clk = 0, reset = 0 => out = xxxx\n",
      "clk = 1, reset = 0 => out = xxxx\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "import os \n",
    "import shutil\n",
    "import tempfile\n",
    "import subprocess \n",
    "\n",
    "CURR_DIR = os.getcwd()\n",
    "def copy_and_run(verilog_code, directory_path='test'):\n",
    "    output = None\n",
    "    temp_dir = tempfile.mkdtemp()\n",
    "\n",
    "    try:\n",
    "        shutil.copytree(os.path.join(CURR_DIR, directory_path), os.path.join(temp_dir, os.path.basename(directory_path)))\n",
    "\n",
    "        os.chdir(os.path.join(temp_dir, directory_path))\n",
    "        with open(\"solve.v\", mode='w+') as f:\n",
    "            f.write(verilog_code)\n",
    "\n",
    "        os.system('iverilog -o ./vt -s test -c file_list.txt')\n",
    "        os.system('(vvp ./vt > output.txt )')\n",
    "        with open('output.txt', 'r') as file:\n",
    "            output = file.read().strip()\n",
    "    except Exception as e:\n",
    "        print(e)\n",
    "    finally:\n",
    "\n",
    "        shutil.rmtree(temp_dir)\n",
    "        os.chdir(CURR_DIR)\n",
    "        return output\n",
    "\n",
    "def run_verilog_code(verilog_code):\n",
    "    return copy_and_run(verilog_code)\n",
    "\n",
    "verilog_code = \"\"\"\n",
    "module d_flip_flop (\n",
    "    input d, clk, reset,\n",
    "    output reg q, qn\n",
    ");\n",
    "\n",
    "    always @(posedge clk or negedge reset) begin \n",
    "        if (reset) begin \n",
    "            q <= 1'b0;\n",
    "            qn <= ~q;\n",
    "        end \n",
    "        else begin \n",
    "            q <= d;\n",
    "            qn <= ~q;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "module ripple_counter (\n",
    "    input clk, input reset,\n",
    "    output [3:0] out\n",
    ");\n",
    "\n",
    "    wire q0, qn0, q1, qn1, q2, qn2, q3, qn3;\n",
    "\n",
    "    d_flip_flop d1(qn0, clk, reset, q0, qn0);\n",
    "    d_flip_flop d2(qn1, q0, reset, q1, qn1);\n",
    "    d_flip_flop d3(qn2, q1, reset, q2, qn2);\n",
    "    d_flip_flop d4(qn3, q2, reset, q3, qn3);\n",
    "\n",
    "    assign out[3:0] = {q3, q2, q1, q0};\n",
    "endmodule\n",
    "\n",
    "\"\"\"\n",
    "\n",
    "output = run_verilog_code(verilog_code)\n",
    "print(output)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
