###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:25:39 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
###############################################################

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 0.185   |  1.108  | 0.185   |
|           TNS (ns):| 0.000   |  0.000  | 0.000   |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   136   |   111   |   67    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
