###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        28857   # Number of WRITE/WRITEP commands
num_reads_done                 =       683783   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       529221   # Number of read row buffer hits
num_read_cmds                  =       683780   # Number of READ/READP commands
num_writes_done                =        28862   # Number of read requests issued
num_write_row_hits             =        16039   # Number of write row buffer hits
num_act_cmds                   =       167966   # Number of ACT commands
num_pre_cmds                   =       167934   # Number of PRE commands
num_ondemand_pres              =       145901   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9271296   # Cyles of rank active rank.0
rank_active_cycles.1           =      8909098   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       728704   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1090902   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       664383   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7702   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3816   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6024   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4251   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1022   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1033   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1839   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3278   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2222   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17075   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           27   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           72   # Write cmd latency (cycles)
write_latency[120-139]         =           91   # Write cmd latency (cycles)
write_latency[140-159]         =          127   # Write cmd latency (cycles)
write_latency[160-179]         =          225   # Write cmd latency (cycles)
write_latency[180-199]         =          331   # Write cmd latency (cycles)
write_latency[200-]            =        27934   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       246616   # Read request latency (cycles)
read_latency[40-59]            =        87099   # Read request latency (cycles)
read_latency[60-79]            =        86540   # Read request latency (cycles)
read_latency[80-99]            =        40778   # Read request latency (cycles)
read_latency[100-119]          =        31641   # Read request latency (cycles)
read_latency[120-139]          =        30052   # Read request latency (cycles)
read_latency[140-159]          =        21083   # Read request latency (cycles)
read_latency[160-179]          =        16735   # Read request latency (cycles)
read_latency[180-199]          =        14015   # Read request latency (cycles)
read_latency[200-]             =       109221   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.44054e+08   # Write energy
read_energy                    =    2.757e+09   # Read energy
act_energy                     =  4.59555e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.49778e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.23633e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78529e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.55928e+09   # Active standby energy rank.1
average_read_latency           =      122.238   # Average read request latency (cycles)
average_interarrival           =      14.0318   # Average request interarrival latency (cycles)
total_energy                   =  1.62832e+10   # Total energy (pJ)
average_power                  =      1628.32   # Average power (mW)
average_bandwidth              =      6.08124   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        25761   # Number of WRITE/WRITEP commands
num_reads_done                 =       667796   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       526572   # Number of read row buffer hits
num_read_cmds                  =       667793   # Number of READ/READP commands
num_writes_done                =        25761   # Number of read requests issued
num_write_row_hits             =        14894   # Number of write row buffer hits
num_act_cmds                   =       152557   # Number of ACT commands
num_pre_cmds                   =       152532   # Number of PRE commands
num_ondemand_pres              =       130555   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9092807   # Cyles of rank active rank.0
rank_active_cycles.1           =      8998073   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       907193   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1001927   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643481   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8981   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3986   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6336   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4056   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1146   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3413   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2159   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17066   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           35   # Write cmd latency (cycles)
write_latency[80-99]           =           62   # Write cmd latency (cycles)
write_latency[100-119]         =           81   # Write cmd latency (cycles)
write_latency[120-139]         =          158   # Write cmd latency (cycles)
write_latency[140-159]         =          207   # Write cmd latency (cycles)
write_latency[160-179]         =          318   # Write cmd latency (cycles)
write_latency[180-199]         =          431   # Write cmd latency (cycles)
write_latency[200-]            =        24454   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       261431   # Read request latency (cycles)
read_latency[40-59]            =        90210   # Read request latency (cycles)
read_latency[60-79]            =        89093   # Read request latency (cycles)
read_latency[80-99]            =        40812   # Read request latency (cycles)
read_latency[100-119]          =        31974   # Read request latency (cycles)
read_latency[120-139]          =        28845   # Read request latency (cycles)
read_latency[140-159]          =        18846   # Read request latency (cycles)
read_latency[160-179]          =        14373   # Read request latency (cycles)
read_latency[180-199]          =        11915   # Read request latency (cycles)
read_latency[200-]             =        80294   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28599e+08   # Write energy
read_energy                    =  2.69254e+09   # Read energy
act_energy                     =  4.17396e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.35453e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.80925e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67391e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6148e+09   # Active standby energy rank.1
average_read_latency           =      101.724   # Average read request latency (cycles)
average_interarrival           =       14.418   # Average request interarrival latency (cycles)
total_energy                   =  1.61483e+10   # Total energy (pJ)
average_power                  =      1614.83   # Average power (mW)
average_bandwidth              =      5.91835   # Average bandwidth
