
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ce8  080112b8  080112b8  000212b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011fa0  08011fa0  00030088  2**0
                  CONTENTS
  4 .ARM          00000000  08011fa0  08011fa0  00030088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08011fa0  08011fa0  00030088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011fa0  08011fa0  00021fa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08011fa8  08011fa8  00021fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08011fb0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc4  20000088  08012038  00030088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001c4c  08012038  00031c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e437  00000000  00000000  000300b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a21  00000000  00000000  0005e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a08  00000000  00000000  00063f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001848  00000000  00000000  00065918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f5e6  00000000  00000000  00067160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000201b9  00000000  00000000  00086746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009942b  00000000  00000000  000a68ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013fd2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d98  00000000  00000000  0013fd80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	0801129c 	.word	0x0801129c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	0801129c 	.word	0x0801129c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <__aeabi_f2uiz>:
 8001138:	0042      	lsls	r2, r0, #1
 800113a:	d20e      	bcs.n	800115a <__aeabi_f2uiz+0x22>
 800113c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001140:	d30b      	bcc.n	800115a <__aeabi_f2uiz+0x22>
 8001142:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001146:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114a:	d409      	bmi.n	8001160 <__aeabi_f2uiz+0x28>
 800114c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001154:	fa23 f002 	lsr.w	r0, r3, r2
 8001158:	4770      	bx	lr
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4770      	bx	lr
 8001160:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001164:	d101      	bne.n	800116a <__aeabi_f2uiz+0x32>
 8001166:	0242      	lsls	r2, r0, #9
 8001168:	d102      	bne.n	8001170 <__aeabi_f2uiz+0x38>
 800116a:	f04f 30ff 	mov.w	r0, #4294967295
 800116e:	4770      	bx	lr
 8001170:	f04f 0000 	mov.w	r0, #0
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HMC5883L_initialize+0x44>)
 8001180:	223c      	movs	r2, #60	; 0x3c
 8001182:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001184:	2378      	movs	r3, #120	; 0x78
 8001186:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HMC5883L_initialize+0x44>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b299      	uxth	r1, r3
 800118e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001192:	9302      	str	r3, [sp, #8]
 8001194:	2301      	movs	r3, #1
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	2301      	movs	r3, #1
 800119e:	2200      	movs	r2, #0
 80011a0:	4807      	ldr	r0, [pc, #28]	; (80011c0 <HMC5883L_initialize+0x48>)
 80011a2:	f006 fa29 	bl	80075f8 <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f000 f80c 	bl	80011c4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f000 f829 	bl	8001204 <HMC5883L_setMode>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	200000a4 	.word	0x200000a4
 80011c0:	20001924 	.word	0x20001924

080011c4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af04      	add	r7, sp, #16
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	015b      	lsls	r3, r3, #5
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HMC5883L_setGain+0x38>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b299      	uxth	r1, r3
 80011dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	2201      	movs	r2, #1
 80011ee:	4804      	ldr	r0, [pc, #16]	; (8001200 <HMC5883L_setGain+0x3c>)
 80011f0:	f006 fa02 	bl	80075f8 <HAL_I2C_Mem_Write>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200000a4 	.word	0x200000a4
 8001200:	20001924 	.word	0x20001924

08001204 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HMC5883L_setMode+0x3c>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b299      	uxth	r1, r3
 8001218:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	2202      	movs	r2, #2
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <HMC5883L_setMode+0x40>)
 800122c:	f006 f9e4 	bl	80075f8 <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001230:	79fa      	ldrb	r2, [r7, #7]
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HMC5883L_setMode+0x44>)
 8001234:	701a      	strb	r2, [r3, #0]
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	200000a4 	.word	0x200000a4
 8001244:	20001924 	.word	0x20001924
 8001248:	200000ae 	.word	0x200000ae

0800124c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af04      	add	r7, sp, #16
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HMC5883L_getMagData+0x84>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b299      	uxth	r1, r3
 800125e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2306      	movs	r3, #6
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2301      	movs	r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	4819      	ldr	r0, [pc, #100]	; (80012d8 <HMC5883L_getMagData+0x8c>)
 8001272:	f006 fabb 	bl	80077ec <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <HMC5883L_getMagData+0x90>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d102      	bne.n	8001284 <HMC5883L_getMagData+0x38>
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ffc0 	bl	8001204 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HMC5883L_getMagData+0x88>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21a      	sxth	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800129c:	791b      	ldrb	r3, [r3, #4]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012a4:	795b      	ldrb	r3, [r3, #5]
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b21a      	sxth	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012b2:	789b      	ldrb	r3, [r3, #2]
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012ba:	78db      	ldrb	r3, [r3, #3]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21a      	sxth	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	801a      	strh	r2, [r3, #0]
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	200000a4 	.word	0x200000a4
 80012d4:	200000a8 	.word	0x200000a8
 80012d8:	20001924 	.word	0x20001924
 80012dc:	200000ae 	.word	0x200000ae

080012e0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	; (8001318 <Ringbuf_init+0x38>)
 80012e6:	4a0d      	ldr	r2, [pc, #52]	; (800131c <Ringbuf_init+0x3c>)
 80012e8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <Ringbuf_init+0x40>)
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <Ringbuf_init+0x44>)
 80012ee:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80012f0:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <Ringbuf_init+0x48>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	695a      	ldr	r2, [r3, #20]
 80012f6:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <Ringbuf_init+0x48>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f042 0201 	orr.w	r2, r2, #1
 80012fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001300:	4b09      	ldr	r3, [pc, #36]	; (8001328 <Ringbuf_init+0x48>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	68da      	ldr	r2, [r3, #12]
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <Ringbuf_init+0x48>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f042 0220 	orr.w	r2, r2, #32
 800130e:	60da      	str	r2, [r3, #12]
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	2000191c 	.word	0x2000191c
 800131c:	200000b0 	.word	0x200000b0
 8001320:	20001918 	.word	0x20001918
 8001324:	200004b8 	.word	0x200004b8
 8001328:	20001af0 	.word	0x20001af0

0800132c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	6039      	str	r1, [r7, #0]
 8001336:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 800133e:	3301      	adds	r3, #1
 8001340:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001344:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	429a      	cmp	r2, r3
 8001350:	d009      	beq.n	8001366 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001358:	683a      	ldr	r2, [r7, #0]
 800135a:	79f9      	ldrb	r1, [r7, #7]
 800135c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 800135e:	68fa      	ldr	r2, [r7, #12]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr

08001370 <Uart_isr>:

}


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	f003 0320 	and.w	r3, r3, #32
 800138e:	2b00      	cmp	r3, #0
 8001390:	d013      	beq.n	80013ba <Uart_isr+0x4a>
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	f003 0320 	and.w	r3, r3, #32
 8001398:	2b00      	cmp	r3, #0
 800139a:	d00e      	beq.n	80013ba <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 80013aa:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <Uart_isr+0xb4>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ffba 	bl	800132c <store_char>
        return;
 80013b8:	e031      	b.n	800141e <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d02c      	beq.n	800141e <Uart_isr+0xae>
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d027      	beq.n	800141e <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80013ce:	4b16      	ldr	r3, [pc, #88]	; (8001428 <Uart_isr+0xb8>)
 80013d0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80013d4:	4b14      	ldr	r3, [pc, #80]	; (8001428 <Uart_isr+0xb8>)
 80013d6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80013da:	429a      	cmp	r2, r3
 80013dc:	d108      	bne.n	80013f0 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68da      	ldr	r2, [r3, #12]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013ec:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80013ee:	e015      	b.n	800141c <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80013f0:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <Uart_isr+0xb8>)
 80013f2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80013f6:	4a0c      	ldr	r2, [pc, #48]	; (8001428 <Uart_isr+0xb8>)
 80013f8:	5cd3      	ldrb	r3, [r2, r3]
 80013fa:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80013fc:	4b0a      	ldr	r3, [pc, #40]	; (8001428 <Uart_isr+0xb8>)
 80013fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001402:	3301      	adds	r3, #1
 8001404:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001408:	4a07      	ldr	r2, [pc, #28]	; (8001428 <Uart_isr+0xb8>)
 800140a:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	7bba      	ldrb	r2, [r7, #14]
 800141a:	605a      	str	r2, [r3, #4]
    	return;
 800141c:	bf00      	nop
    }
}
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	2000191c 	.word	0x2000191c
 8001428:	200004b8 	.word	0x200004b8

0800142c <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 8001436:	2300      	movs	r3, #0
 8001438:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800143a:	2301      	movs	r3, #1
 800143c:	9302      	str	r3, [sp, #8]
 800143e:	2301      	movs	r3, #1
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	1dbb      	adds	r3, r7, #6
 8001444:	9300      	str	r3, [sp, #0]
 8001446:	2301      	movs	r3, #1
 8001448:	22d0      	movs	r2, #208	; 0xd0
 800144a:	21ef      	movs	r1, #239	; 0xef
 800144c:	4806      	ldr	r0, [pc, #24]	; (8001468 <read_chip_id+0x3c>)
 800144e:	f006 f9cd 	bl	80077ec <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	2b55      	cmp	r3, #85	; 0x55
 8001456:	d001      	beq.n	800145c <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 8001458:	2301      	movs	r3, #1
 800145a:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 800145c:	79fb      	ldrb	r3, [r7, #7]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20001924 	.word	0x20001924

0800146c <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af04      	add	r7, sp, #16
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	460b      	mov	r3, r1
 8001476:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 8001478:	2300      	movs	r3, #0
 800147a:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d81a      	bhi.n	80014b8 <set_oss+0x4c>
 8001482:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <set_oss+0x1c>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	08001499 	.word	0x08001499
 800148c:	080014a1 	.word	0x080014a1
 8001490:	080014a9 	.word	0x080014a9
 8001494:	080014b1 	.word	0x080014b1
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2205      	movs	r2, #5
 800149c:	705a      	strb	r2, [r3, #1]
			break;
 800149e:	e00f      	b.n	80014c0 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2208      	movs	r2, #8
 80014a4:	705a      	strb	r2, [r3, #1]
			break;
 80014a6:	e00b      	b.n	80014c0 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	220e      	movs	r2, #14
 80014ac:	705a      	strb	r2, [r3, #1]
			break;
 80014ae:	e007      	b.n	80014c0 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	221a      	movs	r2, #26
 80014b4:	705a      	strb	r2, [r3, #1]
			break;
 80014b6:	e003      	b.n	80014c0 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2208      	movs	r2, #8
 80014bc:	705a      	strb	r2, [r3, #1]
			break;
 80014be:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	78fa      	ldrb	r2, [r7, #3]
 80014c4:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80014c6:	78fb      	ldrb	r3, [r7, #3]
 80014c8:	019b      	lsls	r3, r3, #6
 80014ca:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80014d0:	2301      	movs	r3, #1
 80014d2:	9302      	str	r3, [sp, #8]
 80014d4:	2302      	movs	r3, #2
 80014d6:	9301      	str	r3, [sp, #4]
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2301      	movs	r3, #1
 80014e0:	22f4      	movs	r2, #244	; 0xf4
 80014e2:	21ee      	movs	r1, #238	; 0xee
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <set_oss+0x88>)
 80014e6:	f006 f887 	bl	80075f8 <HAL_I2C_Mem_Write>
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20001924 	.word	0x20001924

080014f8 <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08e      	sub	sp, #56	; 0x38
 80014fc:	af04      	add	r7, sp, #16
 80014fe:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 8001500:	2300      	movs	r3, #0
 8001502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	f107 0310 	add.w	r3, r7, #16
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8001520:	2301      	movs	r3, #1
 8001522:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 8001526:	2301      	movs	r3, #1
 8001528:	9302      	str	r3, [sp, #8]
 800152a:	2316      	movs	r3, #22
 800152c:	9301      	str	r3, [sp, #4]
 800152e:	f107 030c 	add.w	r3, r7, #12
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2301      	movs	r3, #1
 8001536:	22aa      	movs	r2, #170	; 0xaa
 8001538:	21ef      	movs	r1, #239	; 0xef
 800153a:	4828      	ldr	r0, [pc, #160]	; (80015dc <read_calib_data+0xe4>)
 800153c:	f006 f956 	bl	80077ec <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001540:	2300      	movs	r3, #0
 8001542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001546:	e03e      	b.n	80015c6 <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 8001548:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001552:	4413      	add	r3, r2
 8001554:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001558:	021b      	lsls	r3, r3, #8
 800155a:	b219      	sxth	r1, r3
 800155c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001560:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001564:	4413      	add	r3, r2
 8001566:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800156a:	b21a      	sxth	r2, r3
 800156c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	4403      	add	r3, r0
 8001576:	430a      	orrs	r2, r1
 8001578:	b212      	sxth	r2, r2
 800157a:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 800157c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158a:	2b00      	cmp	r3, #0
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2da      	uxtb	r2, r3
 8001594:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	440b      	add	r3, r1
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a6:	bf0c      	ite	eq
 80015a8:	2301      	moveq	r3, #1
 80015aa:	2300      	movne	r3, #0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80015b6:	2302      	movs	r3, #2
 80015b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80015bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015c0:	3301      	adds	r3, #1
 80015c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015ca:	2b0b      	cmp	r3, #11
 80015cc:	d9bc      	bls.n	8001548 <read_calib_data+0x50>
		}
	}

	return ret_val;
 80015ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3728      	adds	r7, #40	; 0x28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20001924 	.word	0x20001924

080015e0 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2204      	movs	r2, #4
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f00e fcb2 	bl	800ff58 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80015f4:	687c      	ldr	r4, [r7, #4]
 80015f6:	f7ff ff19 	bl	800142c <read_chip_id>
 80015fa:	4603      	mov	r3, r0
 80015fc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	687c      	ldr	r4, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff77 	bl	80014f8 <read_calib_data>
 800160a:	4603      	mov	r3, r0
 800160c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3338      	adds	r3, #56	; 0x38
 8001614:	2101      	movs	r1, #1
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff ff28 	bl	800146c <set_oss>
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bd90      	pop	{r4, r7, pc}

08001624 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 800162a:	232e      	movs	r3, #46	; 0x2e
 800162c:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 800162e:	2301      	movs	r3, #1
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2301      	movs	r3, #1
 800163c:	22f4      	movs	r2, #244	; 0xf4
 800163e:	21ee      	movs	r1, #238	; 0xee
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <write_ut+0x2c>)
 8001642:	f005 ffd9 	bl	80075f8 <HAL_I2C_Mem_Write>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20001924 	.word	0x20001924

08001654 <read_ut>:

int32_t read_ut (void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b086      	sub	sp, #24
 8001658:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800165a:	2301      	movs	r3, #1
 800165c:	9302      	str	r3, [sp, #8]
 800165e:	2302      	movs	r3, #2
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	1d3b      	adds	r3, r7, #4
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2301      	movs	r3, #1
 8001668:	22f6      	movs	r2, #246	; 0xf6
 800166a:	21ef      	movs	r1, #239	; 0xef
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <read_ut+0x30>)
 800166e:	f006 f8bd 	bl	80077ec <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 8001672:	793b      	ldrb	r3, [r7, #4]
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	797a      	ldrb	r2, [r7, #5]
 8001678:	4313      	orrs	r3, r2
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20001924 	.word	0x20001924

08001688 <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
	float temp = 0;
 8001698:	f04f 0300 	mov.w	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fd22 	bl	80010ec <__aeabi_f2iz>
 80016a8:	4602      	mov	r2, r0
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	895b      	ldrh	r3, [r3, #10]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	8912      	ldrh	r2, [r2, #8]
 80016b4:	fb02 f303 	mul.w	r3, r2, r3
 80016b8:	13db      	asrs	r3, r3, #15
 80016ba:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80016c2:	02da      	lsls	r2, r3, #11
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80016ca:	4619      	mov	r1, r3
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	440b      	add	r3, r1
 80016d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80016d4:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	441a      	add	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e4:	3308      	adds	r3, #8
 80016e6:	111b      	asrs	r3, r3, #4
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff facf 	bl	8000c8c <__aeabi_i2f>
 80016ee:	4603      	mov	r3, r0
 80016f0:	490e      	ldr	r1, [pc, #56]	; (800172c <get_temp+0xa4>)
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fb1e 	bl	8000d34 <__aeabi_fmul>
 80016f8:	4603      	mov	r3, r0
 80016fa:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80016fc:	490c      	ldr	r1, [pc, #48]	; (8001730 <get_temp+0xa8>)
 80016fe:	68f8      	ldr	r0, [r7, #12]
 8001700:	f7ff fcc0 	bl	8001084 <__aeabi_fcmple>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d106      	bne.n	8001718 <get_temp+0x90>
 800170a:	490a      	ldr	r1, [pc, #40]	; (8001734 <get_temp+0xac>)
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f7ff fcc3 	bl	8001098 <__aeabi_fcmpge>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2203      	movs	r2, #3
 800171c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8001720:	68fb      	ldr	r3, [r7, #12]
}
 8001722:	4618      	mov	r0, r3
 8001724:	3718      	adds	r7, #24
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	3dcccccd 	.word	0x3dcccccd
 8001730:	c2200000 	.word	0xc2200000
 8001734:	42aa0000 	.word	0x42aa0000

08001738 <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <write_up+0x38>)
 8001740:	881b      	ldrh	r3, [r3, #0]
 8001742:	803b      	strh	r3, [r7, #0]
 8001744:	2300      	movs	r3, #0
 8001746:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 800174c:	2334      	movs	r3, #52	; 0x34
 800174e:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8001750:	2301      	movs	r3, #1
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	2301      	movs	r3, #1
 8001756:	9301      	str	r3, [sp, #4]
 8001758:	463b      	mov	r3, r7
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2301      	movs	r3, #1
 800175e:	22f4      	movs	r2, #244	; 0xf4
 8001760:	21ee      	movs	r1, #238	; 0xee
 8001762:	4804      	ldr	r0, [pc, #16]	; (8001774 <write_up+0x3c>)
 8001764:	f005 ff48 	bl	80075f8 <HAL_I2C_Mem_Write>
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	080112b8 	.word	0x080112b8
 8001774:	20001924 	.word	0x20001924

08001778 <read_up>:

int32_t read_up (oss_t oss)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af04      	add	r7, sp, #16
 800177e:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <read_up+0x54>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	813b      	strh	r3, [r7, #8]
 8001786:	2300      	movs	r3, #0
 8001788:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 800178e:	2301      	movs	r3, #1
 8001790:	9302      	str	r3, [sp, #8]
 8001792:	2303      	movs	r3, #3
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	2301      	movs	r3, #1
 800179e:	22f6      	movs	r2, #246	; 0xf6
 80017a0:	21ef      	movs	r1, #239	; 0xef
 80017a2:	480b      	ldr	r0, [pc, #44]	; (80017d0 <read_up+0x58>)
 80017a4:	f006 f822 	bl	80077ec <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 80017a8:	7a3b      	ldrb	r3, [r7, #8]
 80017aa:	041a      	lsls	r2, r3, #16
 80017ac:	7a7b      	ldrb	r3, [r7, #9]
 80017ae:	021b      	lsls	r3, r3, #8
 80017b0:	4413      	add	r3, r2
 80017b2:	7aba      	ldrb	r2, [r7, #10]
 80017b4:	441a      	add	r2, r3
 80017b6:	793b      	ldrb	r3, [r7, #4]
 80017b8:	f1c3 0308 	rsb	r3, r3, #8
 80017bc:	fa42 f303 	asr.w	r3, r2, r3
 80017c0:	60fb      	str	r3, [r7, #12]
	return up;
 80017c2:	68fb      	ldr	r3, [r7, #12]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	080112b8 	.word	0x080112b8
 80017d0:	20001924 	.word	0x20001924

080017d4 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80017d4:	b084      	sub	sp, #16
 80017d6:	b480      	push	{r7}
 80017d8:	b089      	sub	sp, #36	; 0x24
 80017da:	af00      	add	r7, sp, #0
 80017dc:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80017e0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80017ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017ee:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80017f2:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80017f4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80017f8:	461a      	mov	r2, r3
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	fb03 f303 	mul.w	r3, r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	da01      	bge.n	8001808 <get_pressure+0x34>
 8001804:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001808:	131b      	asrs	r3, r3, #12
 800180a:	fb03 f302 	mul.w	r3, r3, r2
 800180e:	2b00      	cmp	r3, #0
 8001810:	da01      	bge.n	8001816 <get_pressure+0x42>
 8001812:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001816:	12db      	asrs	r3, r3, #11
 8001818:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800181a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800181e:	461a      	mov	r2, r3
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	fb03 f302 	mul.w	r3, r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	da01      	bge.n	800182e <get_pressure+0x5a>
 800182a:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800182e:	12db      	asrs	r3, r3, #11
 8001830:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4413      	add	r3, r2
 8001838:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800183a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 800183e:	009a      	lsls	r2, r3, #2
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	4413      	add	r3, r2
 8001844:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8001848:	4093      	lsls	r3, r2
 800184a:	3302      	adds	r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	da00      	bge.n	8001852 <get_pressure+0x7e>
 8001850:	3303      	adds	r3, #3
 8001852:	109b      	asrs	r3, r3, #2
 8001854:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 8001856:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800185a:	461a      	mov	r2, r3
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fb03 f302 	mul.w	r3, r3, r2
 8001862:	2b00      	cmp	r3, #0
 8001864:	da02      	bge.n	800186c <get_pressure+0x98>
 8001866:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800186a:	331f      	adds	r3, #31
 800186c:	135b      	asrs	r3, r3, #13
 800186e:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8001870:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001874:	461a      	mov	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	fb03 f303 	mul.w	r3, r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	da01      	bge.n	8001884 <get_pressure+0xb0>
 8001880:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001884:	131b      	asrs	r3, r3, #12
 8001886:	fb03 f302 	mul.w	r3, r3, r2
 800188a:	2b00      	cmp	r3, #0
 800188c:	da02      	bge.n	8001894 <get_pressure+0xc0>
 800188e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001892:	33ff      	adds	r3, #255	; 0xff
 8001894:	141b      	asrs	r3, r3, #16
 8001896:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4413      	add	r3, r2
 800189e:	3302      	adds	r3, #2
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	da00      	bge.n	80018a6 <get_pressure+0xd2>
 80018a4:	3303      	adds	r3, #3
 80018a6:	109b      	asrs	r3, r3, #2
 80018a8:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 80018aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018ac:	461a      	mov	r2, r3
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80018b4:	fb03 f302 	mul.w	r3, r3, r2
 80018b8:	0bdb      	lsrs	r3, r3, #15
 80018ba:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80018bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80018c8:	4611      	mov	r1, r2
 80018ca:	f24c 3250 	movw	r2, #50000	; 0xc350
 80018ce:	410a      	asrs	r2, r1
 80018d0:	fb02 f303 	mul.w	r3, r2, r3
 80018d4:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db06      	blt.n	80018ea <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	005a      	lsls	r2, r3, #1
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	e005      	b.n	80018f6 <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da00      	bge.n	80018fe <get_pressure+0x12a>
 80018fc:	33ff      	adds	r3, #255	; 0xff
 80018fe:	121b      	asrs	r3, r3, #8
 8001900:	461a      	mov	r2, r3
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	2b00      	cmp	r3, #0
 8001906:	da00      	bge.n	800190a <get_pressure+0x136>
 8001908:	33ff      	adds	r3, #255	; 0xff
 800190a:	121b      	asrs	r3, r3, #8
 800190c:	fb03 f302 	mul.w	r3, r3, r2
 8001910:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	f640 32de 	movw	r2, #3038	; 0xbde
 8001918:	fb02 f303 	mul.w	r3, r2, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	da02      	bge.n	8001926 <get_pressure+0x152>
 8001920:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001924:	33ff      	adds	r3, #255	; 0xff
 8001926:	141b      	asrs	r3, r3, #16
 8001928:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4a0e      	ldr	r2, [pc, #56]	; (8001968 <get_pressure+0x194>)
 800192e:	fb02 f303 	mul.w	r3, r2, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	da02      	bge.n	800193c <get_pressure+0x168>
 8001936:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800193a:	33ff      	adds	r3, #255	; 0xff
 800193c:	141b      	asrs	r3, r3, #16
 800193e:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4413      	add	r3, r2
 8001946:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800194a:	2b00      	cmp	r3, #0
 800194c:	da00      	bge.n	8001950 <get_pressure+0x17c>
 800194e:	330f      	adds	r3, #15
 8001950:	111b      	asrs	r3, r3, #4
 8001952:	461a      	mov	r2, r3
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	4413      	add	r3, r2
 8001958:	61fb      	str	r3, [r7, #28]

	return p;
 800195a:	69fb      	ldr	r3, [r7, #28]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3724      	adds	r7, #36	; 0x24
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	b004      	add	sp, #16
 8001966:	4770      	bx	lr
 8001968:	ffffe343 	.word	0xffffe343
 800196c:	00000000 	.word	0x00000000

08001970 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff f982 	bl	8000c8c <__aeabi_i2f>
 8001988:	4603      	mov	r3, r0
 800198a:	4923      	ldr	r1, [pc, #140]	; (8001a18 <get_altitude+0xa8>)
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fa85 	bl	8000e9c <__aeabi_fdiv>
 8001992:	4603      	mov	r3, r0
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fd3f 	bl	8000418 <__aeabi_f2d>
 800199a:	a31b      	add	r3, pc, #108	; (adr r3, 8001a08 <get_altitude+0x98>)
 800199c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a0:	f00c fae2 	bl	800df68 <pow>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	f04f 0000 	mov.w	r0, #0
 80019ac:	491b      	ldr	r1, [pc, #108]	; (8001a1c <get_altitude+0xac>)
 80019ae:	f7fe fbd3 	bl	8000158 <__aeabi_dsub>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4610      	mov	r0, r2
 80019b8:	4619      	mov	r1, r3
 80019ba:	a315      	add	r3, pc, #84	; (adr r3, 8001a10 <get_altitude+0xa0>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fd82 	bl	80004c8 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f7ff f854 	bl	8000a78 <__aeabi_d2f>
 80019d0:	4603      	mov	r3, r0
 80019d2:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 80019d4:	4912      	ldr	r1, [pc, #72]	; (8001a20 <get_altitude+0xb0>)
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff fb54 	bl	8001084 <__aeabi_fcmple>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <get_altitude+0x80>
 80019e2:	4910      	ldr	r1, [pc, #64]	; (8001a24 <get_altitude+0xb4>)
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff fb57 	bl	8001098 <__aeabi_fcmpge>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d003      	beq.n	80019f8 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2205      	movs	r2, #5
 80019f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80019f8:	68fb      	ldr	r3, [r7, #12]
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	f3af 8000 	nop.w
 8001a08:	ccd9456c 	.word	0xccd9456c
 8001a0c:	3fc85b95 	.word	0x3fc85b95
 8001a10:	00000000 	.word	0x00000000
 8001a14:	40e5a540 	.word	0x40e5a540
 8001a18:	47c5e680 	.word	0x47c5e680
 8001a1c:	3ff00000 	.word	0x3ff00000
 8001a20:	c3fa0000 	.word	0xc3fa0000
 8001a24:	460ca000 	.word	0x460ca000

08001a28 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
	return b_counter;
 8001a2c:	4b02      	ldr	r3, [pc, #8]	; (8001a38 <get_b_counter+0x10>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	200008c0 	.word	0x200008c0

08001a3c <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

	b_counter++;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <set_b_counter+0x30>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	4a08      	ldr	r2, [pc, #32]	; (8001a6c <set_b_counter+0x30>)
 8001a4c:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <set_b_counter+0x30>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d202      	bcs.n	8001a60 <set_b_counter+0x24>
		b_counter = 0;
 8001a5a:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <set_b_counter+0x30>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
	}
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200008c0 	.word	0x200008c0

08001a70 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	4603      	mov	r3, r0
 8001a78:	71fb      	strb	r3, [r7, #7]
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2007      	movs	r0, #7
 8001a80:	f000 fb98 	bl	80021b4 <bno055_writeData>
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	4619      	mov	r1, r3
 8001a9a:	203d      	movs	r0, #61	; 0x3d
 8001a9c:	f000 fb8a 	bl	80021b4 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d103      	bne.n	8001aae <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8001aa6:	2013      	movs	r0, #19
 8001aa8:	f000 fb78 	bl	800219c <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8001aac:	e002      	b.n	8001ab4 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8001aae:	2007      	movs	r0, #7
 8001ab0:	f000 fb74 	bl	800219c <bno055_delay>
}
 8001ab4:	bf00      	nop
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f7ff ffe3 	bl	8001a8c <bno055_setOperationMode>
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8001ace:	200c      	movs	r0, #12
 8001ad0:	f7ff ffdc 	bl	8001a8c <bno055_setOperationMode>
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8001adc:	2120      	movs	r1, #32
 8001ade:	203f      	movs	r0, #63	; 0x3f
 8001ae0:	f000 fb68 	bl	80021b4 <bno055_writeData>
  bno055_delay(700);
 8001ae4:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001ae8:	f000 fb58 	bl	800219c <bno055_delay>
}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
  bno055_reset();
 8001af6:	f7ff ffef 	bl	8001ad8 <bno055_reset>

  uint8_t id = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	2201      	movs	r2, #1
 8001b02:	4619      	mov	r1, r3
 8001b04:	2000      	movs	r0, #0
 8001b06:	f000 fc41 	bl	800238c <bno055_readData>
  if (id != BNO055_ID) {
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	2ba0      	cmp	r3, #160	; 0xa0
 8001b0e:	d004      	beq.n	8001b1a <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	4619      	mov	r1, r3
 8001b14:	4809      	ldr	r0, [pc, #36]	; (8001b3c <bno055_setup+0x4c>)
 8001b16:	f00e facd 	bl	80100b4 <iprintf>
  }
  bno055_setPage(0);
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f7ff ffa8 	bl	8001a70 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8001b20:	2100      	movs	r1, #0
 8001b22:	203f      	movs	r0, #63	; 0x3f
 8001b24:	f000 fb46 	bl	80021b4 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8001b28:	f7ff ffc8 	bl	8001abc <bno055_setOperationModeConfig>
  bno055_delay(10);
 8001b2c:	200a      	movs	r0, #10
 8001b2e:	f000 fb35 	bl	800219c <bno055_delay>
}
 8001b32:	bf00      	nop
 8001b34:	3708      	adds	r7, #8
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	080112bc 	.word	0x080112bc

08001b40 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8001b40:	b5b0      	push	{r4, r5, r7, lr}
 8001b42:	b08e      	sub	sp, #56	; 0x38
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
  bno055_setPage(0);
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	f7ff ff8f 	bl	8001a70 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8001b52:	78fb      	ldrb	r3, [r7, #3]
 8001b54:	2b20      	cmp	r3, #32
 8001b56:	d107      	bne.n	8001b68 <bno055_getVector+0x28>
    bno055_readData(vec, buffer, 8);
 8001b58:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	2208      	movs	r2, #8
 8001b60:	4618      	mov	r0, r3
 8001b62:	f000 fc13 	bl	800238c <bno055_readData>
 8001b66:	e006      	b.n	8001b76 <bno055_getVector+0x36>
  else
    bno055_readData(vec, buffer, 6);
 8001b68:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	2206      	movs	r2, #6
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fc0b 	bl	800238c <bno055_readData>

  double scale = 1;
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	4b77      	ldr	r3, [pc, #476]	; (8001d58 <bno055_getVector+0x218>)
 8001b7c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8001b80:	78fb      	ldrb	r3, [r7, #3]
 8001b82:	2b0e      	cmp	r3, #14
 8001b84:	d109      	bne.n	8001b9a <bno055_getVector+0x5a>
    scale = magScale;
 8001b86:	4b75      	ldr	r3, [pc, #468]	; (8001d5c <bno055_getVector+0x21c>)
 8001b88:	881b      	ldrh	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fc22 	bl	80003d4 <__aeabi_ui2d>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001b98:	e038      	b.n	8001c0c <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d005      	beq.n	8001bac <bno055_getVector+0x6c>
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	2b28      	cmp	r3, #40	; 0x28
 8001ba4:	d002      	beq.n	8001bac <bno055_getVector+0x6c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8001ba6:	78fb      	ldrb	r3, [r7, #3]
 8001ba8:	2b2e      	cmp	r3, #46	; 0x2e
 8001baa:	d109      	bne.n	8001bc0 <bno055_getVector+0x80>
    scale = accelScale;
 8001bac:	4b6c      	ldr	r3, [pc, #432]	; (8001d60 <bno055_getVector+0x220>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fc0f 	bl	80003d4 <__aeabi_ui2d>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001bbe:	e025      	b.n	8001c0c <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	2b14      	cmp	r3, #20
 8001bc4:	d109      	bne.n	8001bda <bno055_getVector+0x9a>
    scale = angularRateScale;
 8001bc6:	4b67      	ldr	r3, [pc, #412]	; (8001d64 <bno055_getVector+0x224>)
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fc02 	bl	80003d4 <__aeabi_ui2d>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001bd8:	e018      	b.n	8001c0c <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_EULER) {
 8001bda:	78fb      	ldrb	r3, [r7, #3]
 8001bdc:	2b1a      	cmp	r3, #26
 8001bde:	d109      	bne.n	8001bf4 <bno055_getVector+0xb4>
    scale = eulerScale;
 8001be0:	4b61      	ldr	r3, [pc, #388]	; (8001d68 <bno055_getVector+0x228>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fbf5 	bl	80003d4 <__aeabi_ui2d>
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8001bf2:	e00b      	b.n	8001c0c <bno055_getVector+0xcc>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	2b20      	cmp	r3, #32
 8001bf8:	d108      	bne.n	8001c0c <bno055_getVector+0xcc>
    scale = quaScale;
 8001bfa:	4b5c      	ldr	r3, [pc, #368]	; (8001d6c <bno055_getVector+0x22c>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7fe fbe8 	bl	80003d4 <__aeabi_ui2d>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8001c0c:	f107 0308 	add.w	r3, r7, #8
 8001c10:	2220      	movs	r2, #32
 8001c12:	2100      	movs	r1, #0
 8001c14:	4618      	mov	r0, r3
 8001c16:	f00e f99f 	bl	800ff58 <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001c1a:	78fb      	ldrb	r3, [r7, #3]
 8001c1c:	2b20      	cmp	r3, #32
 8001c1e:	d150      	bne.n	8001cc2 <bno055_getVector+0x182>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001c20:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	b21a      	sxth	r2, r3
 8001c28:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001c2c:	b21b      	sxth	r3, r3
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	b21b      	sxth	r3, r3
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7fe fbde 	bl	80003f4 <__aeabi_i2d>
 8001c38:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c3c:	f7fe fd6e 	bl	800071c <__aeabi_ddiv>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	e9c7 2302 	strd	r2, r3, [r7, #8]
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001c48:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001c4c:	021b      	lsls	r3, r3, #8
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001c54:	b21b      	sxth	r3, r3
 8001c56:	4313      	orrs	r3, r2
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fbca 	bl	80003f4 <__aeabi_i2d>
 8001c60:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c64:	f7fe fd5a 	bl	800071c <__aeabi_ddiv>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001c70:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001c74:	021b      	lsls	r3, r3, #8
 8001c76:	b21a      	sxth	r2, r3
 8001c78:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	b21b      	sxth	r3, r3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7fe fbb6 	bl	80003f4 <__aeabi_i2d>
 8001c88:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001c8c:	f7fe fd46 	bl	800071c <__aeabi_ddiv>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	e9c7 2306 	strd	r2, r3, [r7, #24]
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8001c98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c9c:	021b      	lsls	r3, r3, #8
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	b21b      	sxth	r3, r3
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe fba2 	bl	80003f4 <__aeabi_i2d>
 8001cb0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cb4:	f7fe fd32 	bl	800071c <__aeabi_ddiv>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8001cc0:	e03b      	b.n	8001d3a <bno055_getVector+0x1fa>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001cc2:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001cc6:	021b      	lsls	r3, r3, #8
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001cce:	b21b      	sxth	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fb8d 	bl	80003f4 <__aeabi_i2d>
 8001cda:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cde:	f7fe fd1d 	bl	800071c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001cea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001cee:	021b      	lsls	r3, r3, #8
 8001cf0:	b21a      	sxth	r2, r3
 8001cf2:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b21b      	sxth	r3, r3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7fe fb79 	bl	80003f4 <__aeabi_i2d>
 8001d02:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d06:	f7fe fd09 	bl	800071c <__aeabi_ddiv>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001d12:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	b21a      	sxth	r2, r3
 8001d1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d1e:	b21b      	sxth	r3, r3
 8001d20:	4313      	orrs	r3, r2
 8001d22:	b21b      	sxth	r3, r3
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7fe fb65 	bl	80003f4 <__aeabi_i2d>
 8001d2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d2e:	f7fe fcf5 	bl	800071c <__aeabi_ddiv>
 8001d32:	4602      	mov	r2, r0
 8001d34:	460b      	mov	r3, r1
 8001d36:	e9c7 2308 	strd	r2, r3, [r7, #32]
  }

  return xyz;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	461d      	mov	r5, r3
 8001d3e:	f107 0408 	add.w	r4, r7, #8
 8001d42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d46:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d4a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	3738      	adds	r7, #56	; 0x38
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bdb0      	pop	{r4, r5, r7, pc}
 8001d56:	bf00      	nop
 8001d58:	3ff00000 	.word	0x3ff00000
 8001d5c:	20000006 	.word	0x20000006
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000002 	.word	0x20000002
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000008 	.word	0x20000008

08001d70 <bno055_getVectorGyroscope>:
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
}
bno055_vector_t bno055_getVectorMagnetometer() {
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2114      	movs	r1, #20
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fedf 	bl	8001b40 <bno055_getVector>
}
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <bno055_getVectorEuler>:
bno055_vector_t bno055_getVectorEuler() {
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  return bno055_getVector(BNO055_VECTOR_EULER);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	211a      	movs	r1, #26
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff fed2 	bl	8001b40 <bno055_getVector>
}
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <bno055_setAxisMap>:
}
bno055_vector_t bno055_getVectorQuaternion() {
  return bno055_getVector(BNO055_VECTOR_QUATERNION);
}

void bno055_setAxisMap(bno055_axis_map_t axis) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	463b      	mov	r3, r7
 8001dac:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t axisRemap = (axis.z << 4) | (axis.y << 2) | (axis.x);
 8001db0:	793b      	ldrb	r3, [r7, #4]
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	b25a      	sxtb	r2, r3
 8001db6:	78bb      	ldrb	r3, [r7, #2]
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	b25b      	sxtb	r3, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	b25a      	sxtb	r2, r3
 8001dc0:	783b      	ldrb	r3, [r7, #0]
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	b25b      	sxtb	r3, r3
 8001dc8:	73fb      	strb	r3, [r7, #15]
  uint8_t axisMapSign = (axis.x_sign << 2) | (axis.y_sign << 1) | (axis.z_sign);
 8001dca:	787b      	ldrb	r3, [r7, #1]
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	b25a      	sxtb	r2, r3
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	b25b      	sxtb	r3, r3
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	b25a      	sxtb	r2, r3
 8001dda:	797b      	ldrb	r3, [r7, #5]
 8001ddc:	b25b      	sxtb	r3, r3
 8001dde:	4313      	orrs	r3, r2
 8001de0:	b25b      	sxtb	r3, r3
 8001de2:	73bb      	strb	r3, [r7, #14]
  bno055_writeData(BNO055_AXIS_MAP_CONFIG, axisRemap);
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
 8001de6:	4619      	mov	r1, r3
 8001de8:	2041      	movs	r0, #65	; 0x41
 8001dea:	f000 f9e3 	bl	80021b4 <bno055_writeData>
  bno055_writeData(BNO055_AXIS_MAP_SIGN, axisMapSign);
 8001dee:	7bbb      	ldrb	r3, [r7, #14]
 8001df0:	4619      	mov	r1, r3
 8001df2:	2042      	movs	r0, #66	; 0x42
 8001df4:	f000 f9de 	bl	80021b4 <bno055_writeData>
}
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f00c f875 	bl	800def8 <cosf>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4618      	mov	r0, r3
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <MX_DMA_Init+0x48>)
 8001e20:	695b      	ldr	r3, [r3, #20]
 8001e22:	4a0f      	ldr	r2, [pc, #60]	; (8001e60 <MX_DMA_Init+0x48>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6153      	str	r3, [r2, #20]
 8001e2a:	4b0d      	ldr	r3, [pc, #52]	; (8001e60 <MX_DMA_Init+0x48>)
 8001e2c:	695b      	ldr	r3, [r3, #20]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	607b      	str	r3, [r7, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2100      	movs	r1, #0
 8001e3a:	200f      	movs	r0, #15
 8001e3c:	f004 fae9 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e40:	200f      	movs	r0, #15
 8001e42:	f004 fb02 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	2011      	movs	r0, #17
 8001e4c:	f004 fae1 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001e50:	2011      	movs	r0, #17
 8001e52:	f004 fafa 	bl	800644a <HAL_NVIC_EnableIRQ>

}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000

08001e64 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e6a:	f107 0310 	add.w	r3, r7, #16
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e78:	4b39      	ldr	r3, [pc, #228]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	4a38      	ldr	r2, [pc, #224]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e7e:	f043 0310 	orr.w	r3, r3, #16
 8001e82:	6193      	str	r3, [r2, #24]
 8001e84:	4b36      	ldr	r3, [pc, #216]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	f003 0310 	and.w	r3, r3, #16
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e90:	4b33      	ldr	r3, [pc, #204]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	4a32      	ldr	r2, [pc, #200]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e96:	f043 0320 	orr.w	r3, r3, #32
 8001e9a:	6193      	str	r3, [r2, #24]
 8001e9c:	4b30      	ldr	r3, [pc, #192]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	60bb      	str	r3, [r7, #8]
 8001ea6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	4a2c      	ldr	r2, [pc, #176]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001eae:	f043 0304 	orr.w	r3, r3, #4
 8001eb2:	6193      	str	r3, [r2, #24]
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec0:	4b27      	ldr	r3, [pc, #156]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	4a26      	ldr	r2, [pc, #152]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001ec6:	f043 0308 	orr.w	r3, r3, #8
 8001eca:	6193      	str	r3, [r2, #24]
 8001ecc:	4b24      	ldr	r3, [pc, #144]	; (8001f60 <MX_GPIO_Init+0xfc>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	f003 0308 	and.w	r3, r3, #8
 8001ed4:	603b      	str	r3, [r7, #0]
 8001ed6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ede:	4821      	ldr	r0, [pc, #132]	; (8001f64 <MX_GPIO_Init+0x100>)
 8001ee0:	f004 feb6 	bl	8006c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|CSN_Pin|CE_Pin, GPIO_PIN_RESET);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f243 0102 	movw	r1, #12290	; 0x3002
 8001eea:	481f      	ldr	r0, [pc, #124]	; (8001f68 <MX_GPIO_Init+0x104>)
 8001eec:	f004 feb0 	bl	8006c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ef6:	481d      	ldr	r0, [pc, #116]	; (8001f6c <MX_GPIO_Init+0x108>)
 8001ef8:	f004 feaa 	bl	8006c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001efc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f02:	2301      	movs	r3, #1
 8001f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f06:	2300      	movs	r3, #0
 8001f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001f0e:	f107 0310 	add.w	r3, r7, #16
 8001f12:	4619      	mov	r1, r3
 8001f14:	4813      	ldr	r0, [pc, #76]	; (8001f64 <MX_GPIO_Init+0x100>)
 8001f16:	f004 fd17 	bl	8006948 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|CSN_Pin|CE_Pin;
 8001f1a:	f243 0302 	movw	r3, #12290	; 0x3002
 8001f1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f20:	2301      	movs	r3, #1
 8001f22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f2c:	f107 0310 	add.w	r3, r7, #16
 8001f30:	4619      	mov	r1, r3
 8001f32:	480d      	ldr	r0, [pc, #52]	; (8001f68 <MX_GPIO_Init+0x104>)
 8001f34:	f004 fd08 	bl	8006948 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f46:	2302      	movs	r3, #2
 8001f48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4a:	f107 0310 	add.w	r3, r7, #16
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4806      	ldr	r0, [pc, #24]	; (8001f6c <MX_GPIO_Init+0x108>)
 8001f52:	f004 fcf9 	bl	8006948 <HAL_GPIO_Init>

}
 8001f56:	bf00      	nop
 8001f58:	3720      	adds	r7, #32
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40011000 	.word	0x40011000
 8001f68:	40010c00 	.word	0x40010c00
 8001f6c:	40010800 	.word	0x40010800

08001f70 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 8001f76:	2351      	movs	r3, #81	; 0x51
 8001f78:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8001f7a:	1dba      	adds	r2, r7, #6
 8001f7c:	2364      	movs	r3, #100	; 0x64
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	2301      	movs	r3, #1
 8001f82:	21e0      	movs	r1, #224	; 0xe0
 8001f84:	4805      	ldr	r0, [pc, #20]	; (8001f9c <request_range+0x2c>)
 8001f86:	f004 ffd9 	bl	8006f3c <HAL_I2C_Master_Transmit>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 8001f8e:	4b04      	ldr	r3, [pc, #16]	; (8001fa0 <request_range+0x30>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]

}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	20001924 	.word	0x20001924
 8001fa0:	2000000a 	.word	0x2000000a

08001fa4 <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 8001faa:	4b0b      	ldr	r3, [pc, #44]	; (8001fd8 <getRange+0x34>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	701a      	strb	r2, [r3, #0]
			write = 1;
 8001fb0:	4b0a      	ldr	r3, [pc, #40]	; (8001fdc <getRange+0x38>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 8001fb6:	1d3a      	adds	r2, r7, #4
 8001fb8:	2364      	movs	r3, #100	; 0x64
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	21e1      	movs	r1, #225	; 0xe1
 8001fc0:	4807      	ldr	r0, [pc, #28]	; (8001fe0 <getRange+0x3c>)
 8001fc2:	f005 f8b9 	bl	8007138 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 8001fc6:	793b      	ldrb	r3, [r7, #4]
 8001fc8:	021b      	lsls	r3, r3, #8
 8001fca:	797a      	ldrb	r2, [r7, #5]
 8001fcc:	4313      	orrs	r3, r2



	//return -1;

}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20001922 	.word	0x20001922
 8001fdc:	2000000a 	.word	0x2000000a
 8001fe0:	20001924 	.word	0x20001924

08001fe4 <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]

	u_counter++;
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <set_ucounter+0x30>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	4a08      	ldr	r2, [pc, #32]	; (8002014 <set_ucounter+0x30>)
 8001ff4:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 8001ff6:	4b07      	ldr	r3, [pc, #28]	; (8002014 <set_ucounter+0x30>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d202      	bcs.n	8002008 <set_ucounter+0x24>
		u_counter = 0;
 8002002:	4b04      	ldr	r3, [pc, #16]	; (8002014 <set_ucounter+0x30>)
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
	}
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	bc80      	pop	{r7}
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	200008c4 	.word	0x200008c4

08002018 <get_ucounter>:

int get_ucounter(void) {
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
	return u_counter;
 800201c:	4b02      	ldr	r3, [pc, #8]	; (8002028 <get_ucounter+0x10>)
 800201e:	681b      	ldr	r3, [r3, #0]
}
 8002020:	4618      	mov	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	200008c4 	.word	0x200008c4

0800202c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <MX_I2C1_Init+0x50>)
 8002032:	4a13      	ldr	r2, [pc, #76]	; (8002080 <MX_I2C1_Init+0x54>)
 8002034:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002036:	4b11      	ldr	r3, [pc, #68]	; (800207c <MX_I2C1_Init+0x50>)
 8002038:	4a12      	ldr	r2, [pc, #72]	; (8002084 <MX_I2C1_Init+0x58>)
 800203a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800203c:	4b0f      	ldr	r3, [pc, #60]	; (800207c <MX_I2C1_Init+0x50>)
 800203e:	2200      	movs	r2, #0
 8002040:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002042:	4b0e      	ldr	r3, [pc, #56]	; (800207c <MX_I2C1_Init+0x50>)
 8002044:	2200      	movs	r2, #0
 8002046:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002048:	4b0c      	ldr	r3, [pc, #48]	; (800207c <MX_I2C1_Init+0x50>)
 800204a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800204e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002050:	4b0a      	ldr	r3, [pc, #40]	; (800207c <MX_I2C1_Init+0x50>)
 8002052:	2200      	movs	r2, #0
 8002054:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002056:	4b09      	ldr	r3, [pc, #36]	; (800207c <MX_I2C1_Init+0x50>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800205c:	4b07      	ldr	r3, [pc, #28]	; (800207c <MX_I2C1_Init+0x50>)
 800205e:	2200      	movs	r2, #0
 8002060:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002062:	4b06      	ldr	r3, [pc, #24]	; (800207c <MX_I2C1_Init+0x50>)
 8002064:	2200      	movs	r2, #0
 8002066:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002068:	4804      	ldr	r0, [pc, #16]	; (800207c <MX_I2C1_Init+0x50>)
 800206a:	f004 fe23 	bl	8006cb4 <HAL_I2C_Init>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002074:	f002 fa72 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}
 800207c:	20001924 	.word	0x20001924
 8002080:	40005400 	.word	0x40005400
 8002084:	00061a80 	.word	0x00061a80

08002088 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b088      	sub	sp, #32
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002090:	f107 0310 	add.w	r3, r7, #16
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	609a      	str	r2, [r3, #8]
 800209c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a15      	ldr	r2, [pc, #84]	; (80020f8 <HAL_I2C_MspInit+0x70>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d123      	bne.n	80020f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a8:	4b14      	ldr	r3, [pc, #80]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a13      	ldr	r2, [pc, #76]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020ae:	f043 0308 	orr.w	r3, r3, #8
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b11      	ldr	r3, [pc, #68]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020c0:	23c0      	movs	r3, #192	; 0xc0
 80020c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c4:	2312      	movs	r3, #18
 80020c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	4619      	mov	r1, r3
 80020d2:	480b      	ldr	r0, [pc, #44]	; (8002100 <HAL_I2C_MspInit+0x78>)
 80020d4:	f004 fc38 	bl	8006948 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020d8:	4b08      	ldr	r3, [pc, #32]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020da:	69db      	ldr	r3, [r3, #28]
 80020dc:	4a07      	ldr	r2, [pc, #28]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80020e2:	61d3      	str	r3, [r2, #28]
 80020e4:	4b05      	ldr	r3, [pc, #20]	; (80020fc <HAL_I2C_MspInit+0x74>)
 80020e6:	69db      	ldr	r3, [r3, #28]
 80020e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80020f0:	bf00      	nop
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40005400 	.word	0x40005400
 80020fc:	40021000 	.word	0x40021000
 8002100:	40010c00 	.word	0x40010c00

08002104 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f00b fff7 	bl	800e118 <asinf>
 800212a:	4603      	mov	r3, r0
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_ZSt4atanf>:
  { return __builtin_atanf(__x); }
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f00b fdcf 	bl	800dce0 <atanf>
 8002142:	4603      	mov	r3, r0
 8002144:	4618      	mov	r0, r3
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
 8002156:	6839      	ldr	r1, [r7, #0]
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f00c f803 	bl	800e164 <atan2f>
 800215e:	4603      	mov	r3, r0
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f00b fff9 	bl	800e168 <sqrtf>
 8002176:	4603      	mov	r3, r0
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8002188:	4a03      	ldr	r2, [pc, #12]	; (8002198 <bno055_assignI2C+0x18>)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6013      	str	r3, [r2, #0]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	200008c8 	.word	0x200008c8

0800219c <bno055_delay>:

void bno055_delay(int time) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f004 f838 	bl	800621c <HAL_Delay>
#endif
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	4603      	mov	r3, r0
 80021bc:	460a      	mov	r2, r1
 80021be:	71fb      	strb	r3, [r7, #7]
 80021c0:	4613      	mov	r3, r2
 80021c2:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	733b      	strb	r3, [r7, #12]
 80021c8:	79bb      	ldrb	r3, [r7, #6]
 80021ca:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 80021cc:	4b5a      	ldr	r3, [pc, #360]	; (8002338 <bno055_writeData+0x184>)
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	f107 020c 	add.w	r2, r7, #12
 80021d4:	230a      	movs	r3, #10
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	2302      	movs	r3, #2
 80021da:	2150      	movs	r1, #80	; 0x50
 80021dc:	f004 feae 	bl	8006f3c <HAL_I2C_Master_Transmit>
 80021e0:	4603      	mov	r3, r0
 80021e2:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 80021e4:	7dfb      	ldrb	r3, [r7, #23]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 80a0 	beq.w	800232c <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 80021ec:	7dfb      	ldrb	r3, [r7, #23]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d103      	bne.n	80021fa <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 80021f2:	4852      	ldr	r0, [pc, #328]	; (800233c <bno055_writeData+0x188>)
 80021f4:	f00d ffe4 	bl	80101c0 <puts>
 80021f8:	e012      	b.n	8002220 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 80021fa:	7dfb      	ldrb	r3, [r7, #23]
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d103      	bne.n	8002208 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8002200:	484f      	ldr	r0, [pc, #316]	; (8002340 <bno055_writeData+0x18c>)
 8002202:	f00d ffdd 	bl	80101c0 <puts>
 8002206:	e00b      	b.n	8002220 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8002208:	7dfb      	ldrb	r3, [r7, #23]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d103      	bne.n	8002216 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 800220e:	484d      	ldr	r0, [pc, #308]	; (8002344 <bno055_writeData+0x190>)
 8002210:	f00d ffd6 	bl	80101c0 <puts>
 8002214:	e004      	b.n	8002220 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8002216:	7dfb      	ldrb	r3, [r7, #23]
 8002218:	4619      	mov	r1, r3
 800221a:	484b      	ldr	r0, [pc, #300]	; (8002348 <bno055_writeData+0x194>)
 800221c:	f00d ff4a 	bl	80100b4 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8002220:	4b45      	ldr	r3, [pc, #276]	; (8002338 <bno055_writeData+0x184>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f005 fd56 	bl	8007cd6 <HAL_I2C_GetError>
 800222a:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d07e      	beq.n	8002330 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d103      	bne.n	8002240 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8002238:	4844      	ldr	r0, [pc, #272]	; (800234c <bno055_writeData+0x198>)
 800223a:	f00d ffc1 	bl	80101c0 <puts>
 800223e:	e021      	b.n	8002284 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	2b02      	cmp	r3, #2
 8002244:	d103      	bne.n	800224e <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8002246:	4842      	ldr	r0, [pc, #264]	; (8002350 <bno055_writeData+0x19c>)
 8002248:	f00d ffba 	bl	80101c0 <puts>
 800224c:	e01a      	b.n	8002284 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	2b04      	cmp	r3, #4
 8002252:	d103      	bne.n	800225c <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8002254:	483f      	ldr	r0, [pc, #252]	; (8002354 <bno055_writeData+0x1a0>)
 8002256:	f00d ffb3 	bl	80101c0 <puts>
 800225a:	e013      	b.n	8002284 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	2b08      	cmp	r3, #8
 8002260:	d103      	bne.n	800226a <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8002262:	483d      	ldr	r0, [pc, #244]	; (8002358 <bno055_writeData+0x1a4>)
 8002264:	f00d ffac 	bl	80101c0 <puts>
 8002268:	e00c      	b.n	8002284 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	2b10      	cmp	r3, #16
 800226e:	d103      	bne.n	8002278 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8002270:	483a      	ldr	r0, [pc, #232]	; (800235c <bno055_writeData+0x1a8>)
 8002272:	f00d ffa5 	bl	80101c0 <puts>
 8002276:	e005      	b.n	8002284 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	2b20      	cmp	r3, #32
 800227c:	d102      	bne.n	8002284 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 800227e:	4838      	ldr	r0, [pc, #224]	; (8002360 <bno055_writeData+0x1ac>)
 8002280:	f00d ff9e 	bl	80101c0 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8002284:	4b2c      	ldr	r3, [pc, #176]	; (8002338 <bno055_writeData+0x184>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f005 fd17 	bl	8007cbc <HAL_I2C_GetState>
 800228e:	4603      	mov	r3, r0
 8002290:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d103      	bne.n	80022a0 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8002298:	4832      	ldr	r0, [pc, #200]	; (8002364 <bno055_writeData+0x1b0>)
 800229a:	f00d ff91 	bl	80101c0 <puts>
 800229e:	e048      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	d103      	bne.n	80022ae <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 80022a6:	482f      	ldr	r0, [pc, #188]	; (8002364 <bno055_writeData+0x1b0>)
 80022a8:	f00d ff8a 	bl	80101c0 <puts>
 80022ac:	e041      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	2b24      	cmp	r3, #36	; 0x24
 80022b2:	d103      	bne.n	80022bc <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 80022b4:	482c      	ldr	r0, [pc, #176]	; (8002368 <bno055_writeData+0x1b4>)
 80022b6:	f00d ff83 	bl	80101c0 <puts>
 80022ba:	e03a      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	2b21      	cmp	r3, #33	; 0x21
 80022c0:	d103      	bne.n	80022ca <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 80022c2:	482a      	ldr	r0, [pc, #168]	; (800236c <bno055_writeData+0x1b8>)
 80022c4:	f00d ff7c 	bl	80101c0 <puts>
 80022c8:	e033      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	2b22      	cmp	r3, #34	; 0x22
 80022ce:	d103      	bne.n	80022d8 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 80022d0:	4827      	ldr	r0, [pc, #156]	; (8002370 <bno055_writeData+0x1bc>)
 80022d2:	f00d ff75 	bl	80101c0 <puts>
 80022d6:	e02c      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b28      	cmp	r3, #40	; 0x28
 80022dc:	d103      	bne.n	80022e6 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 80022de:	4825      	ldr	r0, [pc, #148]	; (8002374 <bno055_writeData+0x1c0>)
 80022e0:	f00d ff6e 	bl	80101c0 <puts>
 80022e4:	e025      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	2b29      	cmp	r3, #41	; 0x29
 80022ea:	d103      	bne.n	80022f4 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 80022ec:	4822      	ldr	r0, [pc, #136]	; (8002378 <bno055_writeData+0x1c4>)
 80022ee:	f00d ff67 	bl	80101c0 <puts>
 80022f2:	e01e      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	2b2a      	cmp	r3, #42	; 0x2a
 80022f8:	d103      	bne.n	8002302 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 80022fa:	4820      	ldr	r0, [pc, #128]	; (800237c <bno055_writeData+0x1c8>)
 80022fc:	f00d ff60 	bl	80101c0 <puts>
 8002300:	e017      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	2b60      	cmp	r3, #96	; 0x60
 8002306:	d103      	bne.n	8002310 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8002308:	481d      	ldr	r0, [pc, #116]	; (8002380 <bno055_writeData+0x1cc>)
 800230a:	f00d ff59 	bl	80101c0 <puts>
 800230e:	e010      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2ba0      	cmp	r3, #160	; 0xa0
 8002314:	d103      	bne.n	800231e <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8002316:	481b      	ldr	r0, [pc, #108]	; (8002384 <bno055_writeData+0x1d0>)
 8002318:	f00d ff52 	bl	80101c0 <puts>
 800231c:	e009      	b.n	8002332 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	2be0      	cmp	r3, #224	; 0xe0
 8002322:	d106      	bne.n	8002332 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8002324:	4818      	ldr	r0, [pc, #96]	; (8002388 <bno055_writeData+0x1d4>)
 8002326:	f00d ff4b 	bl	80101c0 <puts>
 800232a:	e002      	b.n	8002332 <bno055_writeData+0x17e>
    return;
 800232c:	bf00      	nop
 800232e:	e000      	b.n	8002332 <bno055_writeData+0x17e>
    return;
 8002330:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200008c8 	.word	0x200008c8
 800233c:	080112f8 	.word	0x080112f8
 8002340:	0801131c 	.word	0x0801131c
 8002344:	08011344 	.word	0x08011344
 8002348:	08011368 	.word	0x08011368
 800234c:	08011380 	.word	0x08011380
 8002350:	08011394 	.word	0x08011394
 8002354:	080113a8 	.word	0x080113a8
 8002358:	080113bc 	.word	0x080113bc
 800235c:	080113d0 	.word	0x080113d0
 8002360:	080113e4 	.word	0x080113e4
 8002364:	080113fc 	.word	0x080113fc
 8002368:	08011414 	.word	0x08011414
 800236c:	08011428 	.word	0x08011428
 8002370:	08011440 	.word	0x08011440
 8002374:	08011458 	.word	0x08011458
 8002378:	08011470 	.word	0x08011470
 800237c:	08011490 	.word	0x08011490
 8002380:	080114b0 	.word	0x080114b0
 8002384:	080114c8 	.word	0x080114c8
 8002388:	080114e0 	.word	0x080114e0

0800238c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af02      	add	r7, sp, #8
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
 8002398:	4613      	mov	r3, r2
 800239a:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <bno055_readData+0x40>)
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	1dfa      	adds	r2, r7, #7
 80023a2:	2364      	movs	r3, #100	; 0x64
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	2301      	movs	r3, #1
 80023a8:	2150      	movs	r1, #80	; 0x50
 80023aa:	f004 fdc7 	bl	8006f3c <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <bno055_readData+0x40>)
 80023b0:	6818      	ldr	r0, [r3, #0]
 80023b2:	79bb      	ldrb	r3, [r7, #6]
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2264      	movs	r2, #100	; 0x64
 80023b8:	9200      	str	r2, [sp, #0]
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	2150      	movs	r1, #80	; 0x50
 80023be:	f004 febb 	bl	8007138 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	200008c8 	.word	0x200008c8

080023d0 <HAL_UART_TxCpltCallback>:
	while(delay_timer < current_time + millis) {
		printf("Do nothing...");
	}
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart2.Instance) {
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b24      	ldr	r3, [pc, #144]	; (8002470 <HAL_UART_TxCpltCallback+0xa0>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d140      	bne.n	8002466 <HAL_UART_TxCpltCallback+0x96>
		char end_char;
		switch(tx_type) {
 80023e4:	4b23      	ldr	r3, [pc, #140]	; (8002474 <HAL_UART_TxCpltCallback+0xa4>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d013      	beq.n	8002414 <HAL_UART_TxCpltCallback+0x44>
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	dc3a      	bgt.n	8002466 <HAL_UART_TxCpltCallback+0x96>
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d002      	beq.n	80023fa <HAL_UART_TxCpltCallback+0x2a>
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d017      	beq.n	8002428 <HAL_UART_TxCpltCallback+0x58>
		    period = sent_time - sent_time_;
		    break;
		}

	}
}
 80023f8:	e035      	b.n	8002466 <HAL_UART_TxCpltCallback+0x96>
			end_char = 0x01;
 80023fa:	2301      	movs	r3, #1
 80023fc:	72fb      	strb	r3, [r7, #11]
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 80023fe:	f107 030b 	add.w	r3, r7, #11
 8002402:	2201      	movs	r2, #1
 8002404:	4619      	mov	r1, r3
 8002406:	481a      	ldr	r0, [pc, #104]	; (8002470 <HAL_UART_TxCpltCallback+0xa0>)
 8002408:	f008 ff6e 	bl	800b2e8 <HAL_UART_Transmit_DMA>
			tx_type = package;
 800240c:	4b19      	ldr	r3, [pc, #100]	; (8002474 <HAL_UART_TxCpltCallback+0xa4>)
 800240e:	2202      	movs	r2, #2
 8002410:	701a      	strb	r2, [r3, #0]
			break;
 8002412:	e028      	b.n	8002466 <HAL_UART_TxCpltCallback+0x96>
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)buf, sizeof(struct telem_pack));
 8002414:	f240 12a1 	movw	r2, #417	; 0x1a1
 8002418:	4917      	ldr	r1, [pc, #92]	; (8002478 <HAL_UART_TxCpltCallback+0xa8>)
 800241a:	4815      	ldr	r0, [pc, #84]	; (8002470 <HAL_UART_TxCpltCallback+0xa0>)
 800241c:	f008 ff64 	bl	800b2e8 <HAL_UART_Transmit_DMA>
			tx_type = stop;
 8002420:	4b14      	ldr	r3, [pc, #80]	; (8002474 <HAL_UART_TxCpltCallback+0xa4>)
 8002422:	2201      	movs	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
			break;
 8002426:	e01e      	b.n	8002466 <HAL_UART_TxCpltCallback+0x96>
			end_char = 0x04;
 8002428:	2304      	movs	r3, #4
 800242a:	72fb      	strb	r3, [r7, #11]
		    HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 800242c:	f107 030b 	add.w	r3, r7, #11
 8002430:	2201      	movs	r2, #1
 8002432:	4619      	mov	r1, r3
 8002434:	480e      	ldr	r0, [pc, #56]	; (8002470 <HAL_UART_TxCpltCallback+0xa0>)
 8002436:	f008 ff57 	bl	800b2e8 <HAL_UART_Transmit_DMA>
		    tx_type = start;
 800243a:	4b0e      	ldr	r3, [pc, #56]	; (8002474 <HAL_UART_TxCpltCallback+0xa4>)
 800243c:	2200      	movs	r2, #0
 800243e:	701a      	strb	r2, [r3, #0]
		    long int sent_time_ = sent_time;
 8002440:	4b0e      	ldr	r3, [pc, #56]	; (800247c <HAL_UART_TxCpltCallback+0xac>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	60fb      	str	r3, [r7, #12]
		    sent_time = HAL_GetTick();
 8002446:	f003 fedf 	bl	8006208 <HAL_GetTick>
 800244a:	4603      	mov	r3, r0
 800244c:	461a      	mov	r2, r3
 800244e:	4b0b      	ldr	r3, [pc, #44]	; (800247c <HAL_UART_TxCpltCallback+0xac>)
 8002450:	601a      	str	r2, [r3, #0]
		    period = sent_time - sent_time_;
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <HAL_UART_TxCpltCallback+0xac>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	b2db      	uxtb	r3, r3
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	b2da      	uxtb	r2, r3
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <HAL_UART_TxCpltCallback+0xb0>)
 8002462:	701a      	strb	r2, [r3, #0]
		    break;
 8002464:	bf00      	nop
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20001bf8 	.word	0x20001bf8
 8002474:	20001858 	.word	0x20001858
 8002478:	20000af4 	.word	0x20000af4
 800247c:	20001744 	.word	0x20001744
 8002480:	200017f4 	.word	0x200017f4

08002484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002486:	b09d      	sub	sp, #116	; 0x74
 8002488:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800248a:	f003 fe65 	bl	8006158 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 800248e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002492:	f003 fec3 	bl	800621c <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002496:	f000 f931 	bl	80026fc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800249a:	f7ff fce3 	bl	8001e64 <MX_GPIO_Init>
  MX_DMA_Init();
 800249e:	f7ff fcbb 	bl	8001e18 <MX_DMA_Init>
  MX_I2C1_Init();
 80024a2:	f7ff fdc3 	bl	800202c <MX_I2C1_Init>
  MX_TIM2_Init();
 80024a6:	f003 faa3 	bl	80059f0 <MX_TIM2_Init>
  MX_TIM1_Init();
 80024aa:	f003 f9f9 	bl	80058a0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80024ae:	f003 fcb3 	bl	8005e18 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80024b2:	f003 fae9 	bl	8005a88 <MX_TIM3_Init>
  MX_TIM4_Init();
 80024b6:	f003 fb57 	bl	8005b68 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80024ba:	f003 fc83 	bl	8005dc4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80024be:	f003 fcd5 	bl	8005e6c <MX_USART3_UART_Init>
  MX_SPI1_Init();
 80024c2:	f003 f809 	bl	80054d8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 80024c6:	2209      	movs	r2, #9
 80024c8:	4973      	ldr	r1, [pc, #460]	; (8002698 <main+0x214>)
 80024ca:	4874      	ldr	r0, [pc, #464]	; (800269c <main+0x218>)
 80024cc:	f008 ff78 	bl	800b3c0 <HAL_UART_Receive_DMA>

  //HAL_UART_Receive_DMA(&huart2, (uint8_t*)ch_rcv_buf, 1);
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
#ifdef BMO_DEBUG
  bno055_assignI2C(&hi2c1);
 80024d0:	4873      	ldr	r0, [pc, #460]	; (80026a0 <main+0x21c>)
 80024d2:	f7ff fe55 	bl	8002180 <bno055_assignI2C>
  bno055_setup();
 80024d6:	f7ff fb0b 	bl	8001af0 <bno055_setup>
  bno055_setOperationModeNDOF();
 80024da:	f7ff faf6 	bl	8001aca <bno055_setOperationModeNDOF>
  //bno055_setAxisDefualt();
  bno055_axis_map_t axis = {
 80024de:	4a71      	ldr	r2, [pc, #452]	; (80026a4 <main+0x220>)
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024e8:	6018      	str	r0, [r3, #0]
 80024ea:	3304      	adds	r3, #4
 80024ec:	8019      	strh	r1, [r3, #0]
    .y = BNO055_AXIS_X,
    .y_sign = BNO055_AXIS_SIGN_POSITIVE,
    .z = BNO055_AXIS_Y,
    .z_sign = BNO055_AXIS_SIGN_POSITIVE
  };
  bno055_setAxisMap(axis);
 80024ee:	f107 0310 	add.w	r3, r7, #16
 80024f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80024f6:	f7ff fc55 	bl	8001da4 <bno055_setAxisMap>
#endif

#ifdef UAV1
  MPU6050_Baslat();
 80024fa:	f000 f94f 	bl	800279c <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 80024fe:	486a      	ldr	r0, [pc, #424]	; (80026a8 <main+0x224>)
 8002500:	f7ff f86e 	bl	80015e0 <bmp_init>
  HMC5883L_initialize();
 8002504:	f7fe fe38 	bl	8001178 <HMC5883L_initialize>
#endif
  MotorBaslat();
 8002508:	f001 f9ce 	bl	80038a8 <_Z11MotorBaslatv>
  //GPSInit();
  HAL_Delay(1000);
 800250c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002510:	f003 fe84 	bl	800621c <HAL_Delay>

  Ringbuf_init();
 8002514:	f7fe fee4 	bl	80012e0 <Ringbuf_init>

	/***********NRF Ayarlari****************/

#ifdef UAV1

	NRF24_begin(CE_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8002518:	4c64      	ldr	r4, [pc, #400]	; (80026ac <main+0x228>)
 800251a:	4668      	mov	r0, sp
 800251c:	1d23      	adds	r3, r4, #4
 800251e:	2254      	movs	r2, #84	; 0x54
 8002520:	4619      	mov	r1, r3
 8002522:	f00d fd0b 	bl	800ff3c <memcpy>
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800252c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002530:	485f      	ldr	r0, [pc, #380]	; (80026b0 <main+0x22c>)
 8002532:	f002 f98d 	bl	8004850 <NRF24_begin>
	NRF24_stopListening();
 8002536:	f002 fa6b 	bl	8004a10 <NRF24_stopListening>
	NRF24_openWritingPipe(TxpipeAddrs);
 800253a:	4b5e      	ldr	r3, [pc, #376]	; (80026b4 <main+0x230>)
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	f002 fac4 	bl	8004ad0 <NRF24_openWritingPipe>
	nrf24_DebugUART_Init(huart3);
 8002548:	4e5b      	ldr	r6, [pc, #364]	; (80026b8 <main+0x234>)
 800254a:	466d      	mov	r5, sp
 800254c:	f106 0410 	add.w	r4, r6, #16
 8002550:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002552:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002554:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002556:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002558:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800255c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002560:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002564:	f002 ff9c 	bl	80054a0 <nrf24_DebugUART_Init>
	NRF24_setAutoAck(false);
 8002568:	2000      	movs	r0, #0
 800256a:	f002 fb3b 	bl	8004be4 <NRF24_setAutoAck>
	NRF24_setChannel(34);
 800256e:	2022      	movs	r0, #34	; 0x22
 8002570:	f002 faed 	bl	8004b4e <NRF24_setChannel>
	NRF24_setPayloadSize(sizeof(struct pwm));
 8002574:	2008      	movs	r0, #8
 8002576:	f002 faff 	bl	8004b78 <NRF24_setPayloadSize>
	char test_data[] = "Testing...";
 800257a:	4a50      	ldr	r2, [pc, #320]	; (80026bc <main+0x238>)
 800257c:	1d3b      	adds	r3, r7, #4
 800257e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002580:	c303      	stmia	r3!, {r0, r1}
 8002582:	801a      	strh	r2, [r3, #0]
 8002584:	3302      	adds	r3, #2
 8002586:	0c12      	lsrs	r2, r2, #16
 8002588:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)&test_data, sizeof(test_data), 5);
 800258a:	1d39      	adds	r1, r7, #4
 800258c:	2305      	movs	r3, #5
 800258e:	220b      	movs	r2, #11
 8002590:	4849      	ldr	r0, [pc, #292]	; (80026b8 <main+0x234>)
 8002592:	f008 fe17 	bl	800b1c4 <HAL_UART_Transmit>
	printRadioSettings();
 8002596:	f002 fca5 	bl	8004ee4 <printRadioSettings>
	HAL_UART_Transmit(&huart3, (uint8_t*)&test_data, sizeof(test_data), 5);
	printRadioSettings();
#endif

  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(5000);
 800259a:	f241 3088 	movw	r0, #5000	; 0x1388
 800259e:	f003 fe3d 	bl	800621c <HAL_Delay>

#ifdef UAV1

  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 80025a2:	201d      	movs	r0, #29
 80025a4:	f001 f924 	bl	80037f0 <_Z7GyroErrh>
 80025a8:	4603      	mov	r3, r0
 80025aa:	4a45      	ldr	r2, [pc, #276]	; (80026c0 <main+0x23c>)
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	201f      	movs	r0, #31
 80025b0:	f001 f91e 	bl	80037f0 <_Z7GyroErrh>
 80025b4:	4603      	mov	r3, r0
 80025b6:	4a43      	ldr	r2, [pc, #268]	; (80026c4 <main+0x240>)
 80025b8:	6013      	str	r3, [r2, #0]
 80025ba:	2021      	movs	r0, #33	; 0x21
 80025bc:	f001 f918 	bl	80037f0 <_Z7GyroErrh>
 80025c0:	4603      	mov	r3, r0
 80025c2:	4a41      	ldr	r2, [pc, #260]	; (80026c8 <main+0x244>)
 80025c4:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* ACC_SCALE; AccYh = AccErr(ACC_Y_ADDR)*ACC_SCALE; AccZh = AccErr(ACC_Z_ADDR)*ACC_SCALE;
 80025c6:	2032      	movs	r0, #50	; 0x32
 80025c8:	f001 f940 	bl	800384c <_Z6AccErrh>
 80025cc:	4603      	mov	r3, r0
 80025ce:	493f      	ldr	r1, [pc, #252]	; (80026cc <main+0x248>)
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe fbaf 	bl	8000d34 <__aeabi_fmul>
 80025d6:	4603      	mov	r3, r0
 80025d8:	461a      	mov	r2, r3
 80025da:	4b3d      	ldr	r3, [pc, #244]	; (80026d0 <main+0x24c>)
 80025dc:	601a      	str	r2, [r3, #0]
 80025de:	2034      	movs	r0, #52	; 0x34
 80025e0:	f001 f934 	bl	800384c <_Z6AccErrh>
 80025e4:	4603      	mov	r3, r0
 80025e6:	4939      	ldr	r1, [pc, #228]	; (80026cc <main+0x248>)
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fe fba3 	bl	8000d34 <__aeabi_fmul>
 80025ee:	4603      	mov	r3, r0
 80025f0:	461a      	mov	r2, r3
 80025f2:	4b38      	ldr	r3, [pc, #224]	; (80026d4 <main+0x250>)
 80025f4:	601a      	str	r2, [r3, #0]
 80025f6:	2036      	movs	r0, #54	; 0x36
 80025f8:	f001 f928 	bl	800384c <_Z6AccErrh>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4933      	ldr	r1, [pc, #204]	; (80026cc <main+0x248>)
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fb97 	bl	8000d34 <__aeabi_fmul>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	4b33      	ldr	r3, [pc, #204]	; (80026d8 <main+0x254>)
 800260c:	601a      	str	r2, [r3, #0]

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 800260e:	2032      	movs	r0, #50	; 0x32
 8002610:	f000 fe48 	bl	80032a4 <_Z6AccOkuh>
 8002614:	4603      	mov	r3, r0
 8002616:	4618      	mov	r0, r3
 8002618:	f7fe fb38 	bl	8000c8c <__aeabi_i2f>
 800261c:	4603      	mov	r3, r0
 800261e:	4a2f      	ldr	r2, [pc, #188]	; (80026dc <main+0x258>)
 8002620:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8002622:	2034      	movs	r0, #52	; 0x34
 8002624:	f000 fe3e 	bl	80032a4 <_Z6AccOkuh>
 8002628:	4603      	mov	r3, r0
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fb2e 	bl	8000c8c <__aeabi_i2f>
 8002630:	4603      	mov	r3, r0
 8002632:	4a2b      	ldr	r2, [pc, #172]	; (80026e0 <main+0x25c>)
 8002634:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 8002636:	2036      	movs	r0, #54	; 0x36
 8002638:	f000 fe34 	bl	80032a4 <_Z6AccOkuh>
 800263c:	4603      	mov	r3, r0
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fb24 	bl	8000c8c <__aeabi_i2f>
 8002644:	4603      	mov	r3, r0
 8002646:	4a27      	ldr	r2, [pc, #156]	; (80026e4 <main+0x260>)
 8002648:	6013      	str	r3, [r2, #0]
#endif
  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 800264a:	4827      	ldr	r0, [pc, #156]	; (80026e8 <main+0x264>)
 800264c:	f007 fa18 	bl	8009a80 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8002650:	4826      	ldr	r0, [pc, #152]	; (80026ec <main+0x268>)
 8002652:	f007 f9cb 	bl	80099ec <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002656:	2100      	movs	r1, #0
 8002658:	4825      	ldr	r0, [pc, #148]	; (80026f0 <main+0x26c>)
 800265a:	f007 fab3 	bl	8009bc4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800265e:	2104      	movs	r1, #4
 8002660:	4823      	ldr	r0, [pc, #140]	; (80026f0 <main+0x26c>)
 8002662:	f008 fbdf 	bl	800ae24 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002666:	2108      	movs	r1, #8
 8002668:	4821      	ldr	r0, [pc, #132]	; (80026f0 <main+0x26c>)
 800266a:	f008 fbdb 	bl	800ae24 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800266e:	210c      	movs	r1, #12
 8002670:	481f      	ldr	r0, [pc, #124]	; (80026f0 <main+0x26c>)
 8002672:	f007 faa7 	bl	8009bc4 <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8002676:	2108      	movs	r1, #8
 8002678:	481c      	ldr	r0, [pc, #112]	; (80026ec <main+0x268>)
 800267a:	f007 fb9d 	bl	8009db8 <HAL_TIM_IC_Start_IT>

  //ESP DMA Balat.
  char end_char = 0x01;
 800267e:	2301      	movs	r3, #1
 8002680:	70fb      	strb	r3, [r7, #3]
  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&end_char, sizeof(end_char));
 8002682:	1cfb      	adds	r3, r7, #3
 8002684:	2201      	movs	r2, #1
 8002686:	4619      	mov	r1, r3
 8002688:	481a      	ldr	r0, [pc, #104]	; (80026f4 <main+0x270>)
 800268a:	f008 fe2d 	bl	800b2e8 <HAL_UART_Transmit_DMA>
  tx_type = package;
 800268e:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <main+0x274>)
 8002690:	2202      	movs	r2, #2
 8002692:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002694:	e7fe      	b.n	8002694 <main+0x210>
 8002696:	bf00      	nop
 8002698:	200017bc 	.word	0x200017bc
 800269c:	20001bb8 	.word	0x20001bb8
 80026a0:	20001924 	.word	0x20001924
 80026a4:	08011508 	.word	0x08011508
 80026a8:	2000176c 	.word	0x2000176c
 80026ac:	20001978 	.word	0x20001978
 80026b0:	40010c00 	.word	0x40010c00
 80026b4:	20000010 	.word	0x20000010
 80026b8:	20001af0 	.word	0x20001af0
 80026bc:	08011510 	.word	0x08011510
 80026c0:	200008f0 	.word	0x200008f0
 80026c4:	200008f4 	.word	0x200008f4
 80026c8:	200008f8 	.word	0x200008f8
 80026cc:	3bff9724 	.word	0x3bff9724
 80026d0:	200008fc 	.word	0x200008fc
 80026d4:	20000900 	.word	0x20000900
 80026d8:	20000904 	.word	0x20000904
 80026dc:	200008d8 	.word	0x200008d8
 80026e0:	200008dc 	.word	0x200008dc
 80026e4:	200008e0 	.word	0x200008e0
 80026e8:	20001aa8 	.word	0x20001aa8
 80026ec:	20001a18 	.word	0x20001a18
 80026f0:	20001a60 	.word	0x20001a60
 80026f4:	20001bf8 	.word	0x20001bf8
 80026f8:	20001858 	.word	0x20001858

080026fc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b090      	sub	sp, #64	; 0x40
 8002700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002702:	f107 0318 	add.w	r3, r7, #24
 8002706:	2228      	movs	r2, #40	; 0x28
 8002708:	2100      	movs	r1, #0
 800270a:	4618      	mov	r0, r3
 800270c:	f00d fc24 	bl	800ff58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002710:	1d3b      	adds	r3, r7, #4
 8002712:	2200      	movs	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	605a      	str	r2, [r3, #4]
 8002718:	609a      	str	r2, [r3, #8]
 800271a:	60da      	str	r2, [r3, #12]
 800271c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800271e:	2301      	movs	r3, #1
 8002720:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002722:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002726:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002728:	2300      	movs	r3, #0
 800272a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800272c:	2301      	movs	r3, #1
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002730:	2302      	movs	r3, #2
 8002732:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002734:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002738:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800273a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800273e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002740:	f107 0318 	add.w	r3, r7, #24
 8002744:	4618      	mov	r0, r3
 8002746:	f005 ff7b 	bl	8008640 <HAL_RCC_OscConfig>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	bf14      	ite	ne
 8002750:	2301      	movne	r3, #1
 8002752:	2300      	moveq	r3, #0
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800275a:	f001 feff 	bl	800455c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800275e:	230f      	movs	r3, #15
 8002760:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002762:	2302      	movs	r3, #2
 8002764:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800276a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800276e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002774:	1d3b      	adds	r3, r7, #4
 8002776:	2102      	movs	r1, #2
 8002778:	4618      	mov	r0, r3
 800277a:	f006 f9e1 	bl	8008b40 <HAL_RCC_ClockConfig>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	bf14      	ite	ne
 8002784:	2301      	movne	r3, #1
 8002786:	2300      	moveq	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800278e:	f001 fee5 	bl	800455c <Error_Handler>
  }
}
 8002792:	bf00      	nop
 8002794:	3740      	adds	r7, #64	; 0x40
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
	...

0800279c <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 80027a2:	2300      	movs	r3, #0
 80027a4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 50); //G registern aktif et
 80027a6:	2332      	movs	r3, #50	; 0x32
 80027a8:	9302      	str	r3, [sp, #8]
 80027aa:	2301      	movs	r3, #1
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	1dfb      	adds	r3, r7, #7
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	2301      	movs	r3, #1
 80027b4:	223e      	movs	r2, #62	; 0x3e
 80027b6:	21d0      	movs	r1, #208	; 0xd0
 80027b8:	4829      	ldr	r0, [pc, #164]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 80027ba:	f004 ff1d 	bl	80075f8 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 80027be:	2005      	movs	r0, #5
 80027c0:	f003 fd2c 	bl	800621c <HAL_Delay>
	//config = 0x18; //NO DLPF
	config = 0x1C; //1B 42Hz DLPF || 1C 20Hz DLPF
 80027c4:	231c      	movs	r3, #28
 80027c6:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 50); //Gyro 250 d/s'ye ayarlandi.
 80027c8:	2332      	movs	r3, #50	; 0x32
 80027ca:	9302      	str	r3, [sp, #8]
 80027cc:	2301      	movs	r3, #1
 80027ce:	9301      	str	r3, [sp, #4]
 80027d0:	1dfb      	adds	r3, r7, #7
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	2301      	movs	r3, #1
 80027d6:	2216      	movs	r2, #22
 80027d8:	21d0      	movs	r1, #208	; 0xd0
 80027da:	4821      	ldr	r0, [pc, #132]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 80027dc:	f004 ff0c 	bl	80075f8 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 80027e0:	2005      	movs	r0, #5
 80027e2:	f003 fd1b 	bl	800621c <HAL_Delay>


	//HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, GYRO_CONF_REG, 1, gyro_conf, 1, 5);

	config = 0x00;
 80027e6:	2300      	movs	r3, #0
 80027e8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5);
 80027ea:	2305      	movs	r3, #5
 80027ec:	9302      	str	r3, [sp, #8]
 80027ee:	2301      	movs	r3, #1
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	1dfb      	adds	r3, r7, #7
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	2301      	movs	r3, #1
 80027f8:	222d      	movs	r2, #45	; 0x2d
 80027fa:	21a6      	movs	r1, #166	; 0xa6
 80027fc:	4818      	ldr	r0, [pc, #96]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 80027fe:	f004 fefb 	bl	80075f8 <HAL_I2C_Mem_Write>
	config = 0x08;
 8002802:	2308      	movs	r3, #8
 8002804:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5);
 8002806:	2305      	movs	r3, #5
 8002808:	9302      	str	r3, [sp, #8]
 800280a:	2301      	movs	r3, #1
 800280c:	9301      	str	r3, [sp, #4]
 800280e:	1dfb      	adds	r3, r7, #7
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	2301      	movs	r3, #1
 8002814:	222d      	movs	r2, #45	; 0x2d
 8002816:	21a6      	movs	r1, #166	; 0xa6
 8002818:	4811      	ldr	r0, [pc, #68]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 800281a:	f004 feed 	bl	80075f8 <HAL_I2C_Mem_Write>
	//config = 0x0D;
	config = 0x0B; //100 HZ LPF
 800281e:	230b      	movs	r3, #11
 8002820:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8002822:	2305      	movs	r3, #5
 8002824:	9302      	str	r3, [sp, #8]
 8002826:	2301      	movs	r3, #1
 8002828:	9301      	str	r3, [sp, #4]
 800282a:	1dfb      	adds	r3, r7, #7
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	2301      	movs	r3, #1
 8002830:	222c      	movs	r2, #44	; 0x2c
 8002832:	21a6      	movs	r1, #166	; 0xa6
 8002834:	480a      	ldr	r0, [pc, #40]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 8002836:	f004 fedf 	bl	80075f8 <HAL_I2C_Mem_Write>
	config = 0x01; //0x01 4g, 0x00 2g,
 800283a:	2301      	movs	r3, #1
 800283c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800283e:	2305      	movs	r3, #5
 8002840:	9302      	str	r3, [sp, #8]
 8002842:	2301      	movs	r3, #1
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	1dfb      	adds	r3, r7, #7
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	2301      	movs	r3, #1
 800284c:	2231      	movs	r2, #49	; 0x31
 800284e:	21a6      	movs	r1, #166	; 0xa6
 8002850:	4803      	ldr	r0, [pc, #12]	; (8002860 <_Z14MPU6050_Baslatv+0xc4>)
 8002852:	f004 fed1 	bl	80075f8 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 8002856:	bf00      	nop
 8002858:	3708      	adds	r7, #8
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20001924 	.word	0x20001924
 8002864:	00000000 	.word	0x00000000

08002868 <_Z8MagCalibsss>:



void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 8002868:	b5b0      	push	{r4, r5, r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	80fb      	strh	r3, [r7, #6]
 8002872:	460b      	mov	r3, r1
 8002874:	80bb      	strh	r3, [r7, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	807b      	strh	r3, [r7, #2]
	/*
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
	*/
	MAG_X_CALIB = 0.9655*MAG_X + 0.01389*MAG_Y - 0.01816*MAG_Z + 16.0;
 800287a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800287e:	4618      	mov	r0, r3
 8002880:	f7fd fdb8 	bl	80003f4 <__aeabi_i2d>
 8002884:	a366      	add	r3, pc, #408	; (adr r3, 8002a20 <_Z8MagCalibsss+0x1b8>)
 8002886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288a:	f7fd fe1d 	bl	80004c8 <__aeabi_dmul>
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4614      	mov	r4, r2
 8002894:	461d      	mov	r5, r3
 8002896:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800289a:	4618      	mov	r0, r3
 800289c:	f7fd fdaa 	bl	80003f4 <__aeabi_i2d>
 80028a0:	a361      	add	r3, pc, #388	; (adr r3, 8002a28 <_Z8MagCalibsss+0x1c0>)
 80028a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028a6:	f7fd fe0f 	bl	80004c8 <__aeabi_dmul>
 80028aa:	4602      	mov	r2, r0
 80028ac:	460b      	mov	r3, r1
 80028ae:	4620      	mov	r0, r4
 80028b0:	4629      	mov	r1, r5
 80028b2:	f7fd fc53 	bl	800015c <__adddf3>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4614      	mov	r4, r2
 80028bc:	461d      	mov	r5, r3
 80028be:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7fd fd96 	bl	80003f4 <__aeabi_i2d>
 80028c8:	a359      	add	r3, pc, #356	; (adr r3, 8002a30 <_Z8MagCalibsss+0x1c8>)
 80028ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ce:	f7fd fdfb 	bl	80004c8 <__aeabi_dmul>
 80028d2:	4602      	mov	r2, r0
 80028d4:	460b      	mov	r3, r1
 80028d6:	4620      	mov	r0, r4
 80028d8:	4629      	mov	r1, r5
 80028da:	f7fd fc3d 	bl	8000158 <__aeabi_dsub>
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4610      	mov	r0, r2
 80028e4:	4619      	mov	r1, r3
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	4b5d      	ldr	r3, [pc, #372]	; (8002a60 <_Z8MagCalibsss+0x1f8>)
 80028ec:	f7fd fc36 	bl	800015c <__adddf3>
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	4610      	mov	r0, r2
 80028f6:	4619      	mov	r1, r3
 80028f8:	f7fe f896 	bl	8000a28 <__aeabi_d2iz>
 80028fc:	4603      	mov	r3, r0
 80028fe:	b21a      	sxth	r2, r3
 8002900:	4b58      	ldr	r3, [pc, #352]	; (8002a64 <_Z8MagCalibsss+0x1fc>)
 8002902:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.01389*MAG_X + 0.9476*MAG_Y + 0.006714*MAG_Z + 103.3;
 8002904:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002908:	4618      	mov	r0, r3
 800290a:	f7fd fd73 	bl	80003f4 <__aeabi_i2d>
 800290e:	a346      	add	r3, pc, #280	; (adr r3, 8002a28 <_Z8MagCalibsss+0x1c0>)
 8002910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002914:	f7fd fdd8 	bl	80004c8 <__aeabi_dmul>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	4614      	mov	r4, r2
 800291e:	461d      	mov	r5, r3
 8002920:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fd65 	bl	80003f4 <__aeabi_i2d>
 800292a:	a343      	add	r3, pc, #268	; (adr r3, 8002a38 <_Z8MagCalibsss+0x1d0>)
 800292c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002930:	f7fd fdca 	bl	80004c8 <__aeabi_dmul>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4620      	mov	r0, r4
 800293a:	4629      	mov	r1, r5
 800293c:	f7fd fc0e 	bl	800015c <__adddf3>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4614      	mov	r4, r2
 8002946:	461d      	mov	r5, r3
 8002948:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800294c:	4618      	mov	r0, r3
 800294e:	f7fd fd51 	bl	80003f4 <__aeabi_i2d>
 8002952:	a33b      	add	r3, pc, #236	; (adr r3, 8002a40 <_Z8MagCalibsss+0x1d8>)
 8002954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002958:	f7fd fdb6 	bl	80004c8 <__aeabi_dmul>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4620      	mov	r0, r4
 8002962:	4629      	mov	r1, r5
 8002964:	f7fd fbfa 	bl	800015c <__adddf3>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	4610      	mov	r0, r2
 800296e:	4619      	mov	r1, r3
 8002970:	a335      	add	r3, pc, #212	; (adr r3, 8002a48 <_Z8MagCalibsss+0x1e0>)
 8002972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002976:	f7fd fbf1 	bl	800015c <__adddf3>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	f7fe f851 	bl	8000a28 <__aeabi_d2iz>
 8002986:	4603      	mov	r3, r0
 8002988:	b21a      	sxth	r2, r3
 800298a:	4b37      	ldr	r3, [pc, #220]	; (8002a68 <_Z8MagCalibsss+0x200>)
 800298c:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.006714*MAG_Y - 0.01816*MAG_X + 1.094*MAG_Z - 8.554;
 800298e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002992:	4618      	mov	r0, r3
 8002994:	f7fd fd2e 	bl	80003f4 <__aeabi_i2d>
 8002998:	a329      	add	r3, pc, #164	; (adr r3, 8002a40 <_Z8MagCalibsss+0x1d8>)
 800299a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800299e:	f7fd fd93 	bl	80004c8 <__aeabi_dmul>
 80029a2:	4602      	mov	r2, r0
 80029a4:	460b      	mov	r3, r1
 80029a6:	4614      	mov	r4, r2
 80029a8:	461d      	mov	r5, r3
 80029aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7fd fd20 	bl	80003f4 <__aeabi_i2d>
 80029b4:	a31e      	add	r3, pc, #120	; (adr r3, 8002a30 <_Z8MagCalibsss+0x1c8>)
 80029b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ba:	f7fd fd85 	bl	80004c8 <__aeabi_dmul>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	4620      	mov	r0, r4
 80029c4:	4629      	mov	r1, r5
 80029c6:	f7fd fbc7 	bl	8000158 <__aeabi_dsub>
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4614      	mov	r4, r2
 80029d0:	461d      	mov	r5, r3
 80029d2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fd fd0c 	bl	80003f4 <__aeabi_i2d>
 80029dc:	a31c      	add	r3, pc, #112	; (adr r3, 8002a50 <_Z8MagCalibsss+0x1e8>)
 80029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e2:	f7fd fd71 	bl	80004c8 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4620      	mov	r0, r4
 80029ec:	4629      	mov	r1, r5
 80029ee:	f7fd fbb5 	bl	800015c <__adddf3>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4610      	mov	r0, r2
 80029f8:	4619      	mov	r1, r3
 80029fa:	a317      	add	r3, pc, #92	; (adr r3, 8002a58 <_Z8MagCalibsss+0x1f0>)
 80029fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a00:	f7fd fbaa 	bl	8000158 <__aeabi_dsub>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4610      	mov	r0, r2
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f7fe f80c 	bl	8000a28 <__aeabi_d2iz>
 8002a10:	4603      	mov	r3, r0
 8002a12:	b21a      	sxth	r2, r3
 8002a14:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <_Z8MagCalibsss+0x204>)
 8002a16:	801a      	strh	r2, [r3, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a20:	4189374c 	.word	0x4189374c
 8002a24:	3feee560 	.word	0x3feee560
 8002a28:	3dee7818 	.word	0x3dee7818
 8002a2c:	3f8c725c 	.word	0x3f8c725c
 8002a30:	f861a60d 	.word	0xf861a60d
 8002a34:	3f929888 	.word	0x3f929888
 8002a38:	3c361134 	.word	0x3c361134
 8002a3c:	3fee52bd 	.word	0x3fee52bd
 8002a40:	a6ce3583 	.word	0xa6ce3583
 8002a44:	3f7b8023 	.word	0x3f7b8023
 8002a48:	33333333 	.word	0x33333333
 8002a4c:	4059d333 	.word	0x4059d333
 8002a50:	24dd2f1b 	.word	0x24dd2f1b
 8002a54:	3ff18106 	.word	0x3ff18106
 8002a58:	e353f7cf 	.word	0xe353f7cf
 8002a5c:	40211ba5 	.word	0x40211ba5
 8002a60:	40300000 	.word	0x40300000
 8002a64:	200017e6 	.word	0x200017e6
 8002a68:	200017e8 	.word	0x200017e8
 8002a6c:	200017ea 	.word	0x200017ea

08002a70 <_Z9checkModei>:

void checkMode(int mod_ch) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002a7e:	da07      	bge.n	8002a90 <_Z9checkModei+0x20>

		  controller.mod = STABILIZE;
 8002a80:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <_Z9checkModei+0x58>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
//		  controller.z0 = EKF.alt_gnd;
//		  controller.x0 = EKF.x;
//		  controller.y0 = EKF.y;
		  controller.p_alt.reset();
 8002a88:	4810      	ldr	r0, [pc, #64]	; (8002acc <_Z9checkModei+0x5c>)
 8002a8a:	f00a ffc3 	bl	800da14 <_ZN3PID5resetEv>

	  else {
		  //controller.mod = LOITER;
		  controller.mod = STABILIZE;
	  }
}
 8002a8e:	e016      	b.n	8002abe <_Z9checkModei+0x4e>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8002a96:	db0e      	blt.n	8002ab6 <_Z9checkModei+0x46>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	dc09      	bgt.n	8002ab6 <_Z9checkModei+0x46>
		  controller.mod = STABILIZE;
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <_Z9checkModei+0x58>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
		  z0 = controller.p_alt.zi;
 8002aaa:	4b07      	ldr	r3, [pc, #28]	; (8002ac8 <_Z9checkModei+0x58>)
 8002aac:	f8d3 34cc 	ldr.w	r3, [r3, #1228]	; 0x4cc
 8002ab0:	4a07      	ldr	r2, [pc, #28]	; (8002ad0 <_Z9checkModei+0x60>)
 8002ab2:	6013      	str	r3, [r2, #0]
}
 8002ab4:	e003      	b.n	8002abe <_Z9checkModei+0x4e>
		  controller.mod = STABILIZE;
 8002ab6:	4b04      	ldr	r3, [pc, #16]	; (8002ac8 <_Z9checkModei+0x58>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 21d4 	strb.w	r2, [r3, #468]	; 0x1d4
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20001060 	.word	0x20001060
 8002acc:	20001480 	.word	0x20001480
 8002ad0:	200017a8 	.word	0x200017a8

08002ad4 <_Z10CheckSwarmv>:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
		break;
	}
}

void CheckSwarm() {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
	if(ch[SWARM_CH-1] > 1500) {
 8002ad8:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <_Z10CheckSwarmv+0x68>)
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	dd14      	ble.n	8002b0e <_Z10CheckSwarmv+0x3a>
		if(swarm_mode != SWARM) {
 8002ae4:	4b16      	ldr	r3, [pc, #88]	; (8002b40 <_Z10CheckSwarmv+0x6c>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d024      	beq.n	8002b36 <_Z10CheckSwarmv+0x62>
			swarm_mode = SWARM;
 8002aec:	4b14      	ldr	r3, [pc, #80]	; (8002b40 <_Z10CheckSwarmv+0x6c>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	701a      	strb	r2, [r3, #0]

			controller.swarm = true;
 8002af2:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <_Z10CheckSwarmv+0x70>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 21d5 	strb.w	r2, [r3, #469]	; 0x1d5

			controller.pid_roll.reset();
 8002afa:	4813      	ldr	r0, [pc, #76]	; (8002b48 <_Z10CheckSwarmv+0x74>)
 8002afc:	f00a ff8a 	bl	800da14 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 8002b00:	4812      	ldr	r0, [pc, #72]	; (8002b4c <_Z10CheckSwarmv+0x78>)
 8002b02:	f00a ff87 	bl	800da14 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 8002b06:	4812      	ldr	r0, [pc, #72]	; (8002b50 <_Z10CheckSwarmv+0x7c>)
 8002b08:	f00a ff84 	bl	800da14 <_ZN3PID5resetEv>
			controller.pid_roll.reset();
			controller.pid_pitch.reset();
			controller.pid_yaw.reset();
		}
	}
}
 8002b0c:	e013      	b.n	8002b36 <_Z10CheckSwarmv+0x62>
		if(swarm_mode != NORMAL) {
 8002b0e:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <_Z10CheckSwarmv+0x6c>)
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00f      	beq.n	8002b36 <_Z10CheckSwarmv+0x62>
			controller.swarm = false;
 8002b16:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <_Z10CheckSwarmv+0x70>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 21d5 	strb.w	r2, [r3, #469]	; 0x1d5
			swarm_mode = NORMAL;
 8002b1e:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <_Z10CheckSwarmv+0x6c>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	701a      	strb	r2, [r3, #0]
			controller.pid_roll.reset();
 8002b24:	4808      	ldr	r0, [pc, #32]	; (8002b48 <_Z10CheckSwarmv+0x74>)
 8002b26:	f00a ff75 	bl	800da14 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 8002b2a:	4808      	ldr	r0, [pc, #32]	; (8002b4c <_Z10CheckSwarmv+0x78>)
 8002b2c:	f00a ff72 	bl	800da14 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 8002b30:	4807      	ldr	r0, [pc, #28]	; (8002b50 <_Z10CheckSwarmv+0x7c>)
 8002b32:	f00a ff6f 	bl	800da14 <_ZN3PID5resetEv>
}
 8002b36:	bf00      	nop
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	200016e0 	.word	0x200016e0
 8002b40:	20001859 	.word	0x20001859
 8002b44:	20001060 	.word	0x20001060
 8002b48:	20001258 	.word	0x20001258
 8002b4c:	20001310 	.word	0x20001310
 8002b50:	200013c8 	.word	0x200013c8

08002b54 <_Z13CheckFailsafev>:

void CheckFailsafe() {
 8002b54:	b598      	push	{r3, r4, r7, lr}
 8002b56:	af00      	add	r7, sp, #0

	if(armed) {
 8002b58:	4b27      	ldr	r3, [pc, #156]	; (8002bf8 <_Z13CheckFailsafev+0xa4>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d048      	beq.n	8002bf2 <_Z13CheckFailsafev+0x9e>
		if(ch[2] < 970 && !in_failsafe) {
 8002b60:	4b26      	ldr	r3, [pc, #152]	; (8002bfc <_Z13CheckFailsafev+0xa8>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f240 32c9 	movw	r2, #969	; 0x3c9
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	dc0d      	bgt.n	8002b88 <_Z13CheckFailsafev+0x34>
 8002b6c:	4b24      	ldr	r3, [pc, #144]	; (8002c00 <_Z13CheckFailsafev+0xac>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	f083 0301 	eor.w	r3, r3, #1
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d006      	beq.n	8002b88 <_Z13CheckFailsafev+0x34>
			in_failsafe = true;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <_Z13CheckFailsafev+0xac>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	701a      	strb	r2, [r3, #0]
			Fail_Acc = accXc;
 8002b80:	4b20      	ldr	r3, [pc, #128]	; (8002c04 <_Z13CheckFailsafev+0xb0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a20      	ldr	r2, [pc, #128]	; (8002c08 <_Z13CheckFailsafev+0xb4>)
 8002b86:	6013      	str	r3, [r2, #0]
		}

		if(failsafe_counter < 1000) {
 8002b88:	4b20      	ldr	r3, [pc, #128]	; (8002c0c <_Z13CheckFailsafev+0xb8>)
 8002b8a:	881b      	ldrh	r3, [r3, #0]
 8002b8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b90:	d226      	bcs.n	8002be0 <_Z13CheckFailsafev+0x8c>

			if(in_failsafe) { //5 seconds
 8002b92:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <_Z13CheckFailsafev+0xac>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d02b      	beq.n	8002bf2 <_Z13CheckFailsafev+0x9e>
				if(abs(accXc - Fail_Acc) < ACC_FAIL_LIM) {
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	; (8002c04 <_Z13CheckFailsafev+0xb0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1a      	ldr	r2, [pc, #104]	; (8002c08 <_Z13CheckFailsafev+0xb4>)
 8002ba0:	6812      	ldr	r2, [r2, #0]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd ffbb 	bl	8000b20 <__aeabi_fsub>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff faa9 	bl	8002104 <_ZSt3absf>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	4614      	mov	r4, r2
 8002bb8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe fa57 	bl	8001070 <__aeabi_fcmplt>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <_Z13CheckFailsafev+0x78>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	461c      	mov	r4, r3
 8002bcc:	b2e3      	uxtb	r3, r4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00f      	beq.n	8002bf2 <_Z13CheckFailsafev+0x9e>
					failsafe_counter++;
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <_Z13CheckFailsafev+0xb8>)
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <_Z13CheckFailsafev+0xb8>)
 8002bdc:	801a      	strh	r2, [r3, #0]
			failsafe_counter = 0;
		}
	}


}
 8002bde:	e008      	b.n	8002bf2 <_Z13CheckFailsafev+0x9e>
			armed = false;
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <_Z13CheckFailsafev+0xa4>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	701a      	strb	r2, [r3, #0]
			in_failsafe = false;
 8002be6:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <_Z13CheckFailsafev+0xac>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	701a      	strb	r2, [r3, #0]
			failsafe_counter = 0;
 8002bec:	4b07      	ldr	r3, [pc, #28]	; (8002c0c <_Z13CheckFailsafev+0xb8>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	801a      	strh	r2, [r3, #0]
}
 8002bf2:	bf00      	nop
 8002bf4:	bd98      	pop	{r3, r4, r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20001749 	.word	0x20001749
 8002bfc:	200016e0 	.word	0x200016e0
 8002c00:	200017ee 	.word	0x200017ee
 8002c04:	200008e4 	.word	0x200008e4
 8002c08:	200017f0 	.word	0x200017f0
 8002c0c:	200017ec 	.word	0x200017ec

08002c10 <_Z9Check_Armv>:


void Check_Arm() {
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
	if(!armed) {
 8002c14:	4b30      	ldr	r3, [pc, #192]	; (8002cd8 <_Z9Check_Armv+0xc8>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	f083 0301 	eor.w	r3, r3, #1
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d057      	beq.n	8002cd2 <_Z9Check_Armv+0xc2>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 8002c22:	4b2e      	ldr	r3, [pc, #184]	; (8002cdc <_Z9Check_Armv+0xcc>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f240 424b 	movw	r2, #1099	; 0x44b
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	dc4d      	bgt.n	8002cca <_Z9Check_Armv+0xba>
 8002c2e:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <_Z9Check_Armv+0xcc>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8002c36:	4293      	cmp	r3, r2
 8002c38:	dd47      	ble.n	8002cca <_Z9Check_Armv+0xba>
				if(!arm_start){
 8002c3a:	4b29      	ldr	r3, [pc, #164]	; (8002ce0 <_Z9Check_Armv+0xd0>)
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	f083 0301 	eor.w	r3, r3, #1
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d008      	beq.n	8002c5a <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8002c48:	f003 fade 	bl	8006208 <HAL_GetTick>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461a      	mov	r2, r3
 8002c50:	4b24      	ldr	r3, [pc, #144]	; (8002ce4 <_Z9Check_Armv+0xd4>)
 8002c52:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8002c54:	4b22      	ldr	r3, [pc, #136]	; (8002ce0 <_Z9Check_Armv+0xd0>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8002c5a:	f003 fad5 	bl	8006208 <HAL_GetTick>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4a20      	ldr	r2, [pc, #128]	; (8002ce4 <_Z9Check_Armv+0xd4>)
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	bf8c      	ite	hi
 8002c6e:	2301      	movhi	r3, #1
 8002c70:	2300      	movls	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d02c      	beq.n	8002cd2 <_Z9Check_Armv+0xc2>
					controller.pid_roll.reset();
 8002c78:	481b      	ldr	r0, [pc, #108]	; (8002ce8 <_Z9Check_Armv+0xd8>)
 8002c7a:	f00a fecb 	bl	800da14 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8002c7e:	481b      	ldr	r0, [pc, #108]	; (8002cec <_Z9Check_Armv+0xdc>)
 8002c80:	f00a fec8 	bl	800da14 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 8002c84:	481a      	ldr	r0, [pc, #104]	; (8002cf0 <_Z9Check_Armv+0xe0>)
 8002c86:	f00a fec5 	bl	800da14 <_ZN3PID5resetEv>
					armed = true;
 8002c8a:	4b13      	ldr	r3, [pc, #76]	; (8002cd8 <_Z9Check_Armv+0xc8>)
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	701a      	strb	r2, [r3, #0]
					EKF.armed = true;
 8002c90:	4b18      	ldr	r3, [pc, #96]	; (8002cf4 <_Z9Check_Armv+0xe4>)
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
					GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8002c98:	201d      	movs	r0, #29
 8002c9a:	f000 fda9 	bl	80037f0 <_Z7GyroErrh>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4a15      	ldr	r2, [pc, #84]	; (8002cf8 <_Z9Check_Armv+0xe8>)
 8002ca2:	6013      	str	r3, [r2, #0]
 8002ca4:	201f      	movs	r0, #31
 8002ca6:	f000 fda3 	bl	80037f0 <_Z7GyroErrh>
 8002caa:	4603      	mov	r3, r0
 8002cac:	4a13      	ldr	r2, [pc, #76]	; (8002cfc <_Z9Check_Armv+0xec>)
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	2021      	movs	r0, #33	; 0x21
 8002cb2:	f000 fd9d 	bl	80037f0 <_Z7GyroErrh>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <_Z9Check_Armv+0xf0>)
 8002cba:	6013      	str	r3, [r2, #0]
					//SetHome2();
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cc2:	4810      	ldr	r0, [pc, #64]	; (8002d04 <_Z9Check_Armv+0xf4>)
 8002cc4:	f003 ffc4 	bl	8006c50 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 8002cc8:	e003      	b.n	8002cd2 <_Z9Check_Armv+0xc2>
				}

		}

		else {
			arm_start = false;
 8002cca:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <_Z9Check_Armv+0xd0>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8002cd0:	e7ff      	b.n	8002cd2 <_Z9Check_Armv+0xc2>
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20001749 	.word	0x20001749
 8002cdc:	200016e0 	.word	0x200016e0
 8002ce0:	20001748 	.word	0x20001748
 8002ce4:	2000173c 	.word	0x2000173c
 8002ce8:	20001258 	.word	0x20001258
 8002cec:	20001310 	.word	0x20001310
 8002cf0:	200013c8 	.word	0x200013c8
 8002cf4:	20000c98 	.word	0x20000c98
 8002cf8:	200008f0 	.word	0x200008f0
 8002cfc:	200008f4 	.word	0x200008f4
 8002d00:	200008f8 	.word	0x200008f8
 8002d04:	40010800 	.word	0x40010800

08002d08 <_Z12Check_Disarmv>:

void Check_Disarm() {
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
	if(armed) {
 8002d0c:	4b21      	ldr	r3, [pc, #132]	; (8002d94 <_Z12Check_Disarmv+0x8c>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03c      	beq.n	8002d8e <_Z12Check_Disarmv+0x86>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8002d14:	4b20      	ldr	r3, [pc, #128]	; (8002d98 <_Z12Check_Disarmv+0x90>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f240 424b 	movw	r2, #1099	; 0x44b
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	dc32      	bgt.n	8002d86 <_Z12Check_Disarmv+0x7e>
 8002d20:	4b1d      	ldr	r3, [pc, #116]	; (8002d98 <_Z12Check_Disarmv+0x90>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f240 424b 	movw	r2, #1099	; 0x44b
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	dc2c      	bgt.n	8002d86 <_Z12Check_Disarmv+0x7e>
				if(!disarm_start){
 8002d2c:	4b1b      	ldr	r3, [pc, #108]	; (8002d9c <_Z12Check_Disarmv+0x94>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	f083 0301 	eor.w	r3, r3, #1
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d008      	beq.n	8002d4c <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8002d3a:	f003 fa65 	bl	8006208 <HAL_GetTick>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	461a      	mov	r2, r3
 8002d42:	4b17      	ldr	r3, [pc, #92]	; (8002da0 <_Z12Check_Disarmv+0x98>)
 8002d44:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8002d46:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <_Z12Check_Disarmv+0x94>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8002d4c:	f003 fa5c 	bl	8006208 <HAL_GetTick>
 8002d50:	4603      	mov	r3, r0
 8002d52:	4a13      	ldr	r2, [pc, #76]	; (8002da0 <_Z12Check_Disarmv+0x98>)
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	bf8c      	ite	hi
 8002d60:	2301      	movhi	r3, #1
 8002d62:	2300      	movls	r3, #0
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d011      	beq.n	8002d8e <_Z12Check_Disarmv+0x86>
					armed = false;
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <_Z12Check_Disarmv+0x8c>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]
					EKF.armed = false;
 8002d70:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <_Z12Check_Disarmv+0x9c>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d7e:	480a      	ldr	r0, [pc, #40]	; (8002da8 <_Z12Check_Disarmv+0xa0>)
 8002d80:	f003 ff66 	bl	8006c50 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8002d84:	e003      	b.n	8002d8e <_Z12Check_Disarmv+0x86>
				}

		}

		else {
			disarm_start = false;
 8002d86:	4b05      	ldr	r3, [pc, #20]	; (8002d9c <_Z12Check_Disarmv+0x94>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002d8c:	e7ff      	b.n	8002d8e <_Z12Check_Disarmv+0x86>
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20001749 	.word	0x20001749
 8002d98:	200016e0 	.word	0x200016e0
 8002d9c:	2000174a 	.word	0x2000174a
 8002da0:	20001740 	.word	0x20001740
 8002da4:	20000c98 	.word	0x20000c98
 8002da8:	40010800 	.word	0x40010800

08002dac <_Z9TelemPackv>:

void TelemPack() {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8002db2:	4b9d      	ldr	r3, [pc, #628]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a9d      	ldr	r2, [pc, #628]	; (800302c <_Z9TelemPackv+0x280>)
 8002db8:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8002dba:	4b9b      	ldr	r3, [pc, #620]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4a9b      	ldr	r2, [pc, #620]	; (800302c <_Z9TelemPackv+0x280>)
 8002dc0:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8002dc2:	4b99      	ldr	r3, [pc, #612]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	4a99      	ldr	r2, [pc, #612]	; (800302c <_Z9TelemPackv+0x280>)
 8002dc8:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8002dca:	4b99      	ldr	r3, [pc, #612]	; (8003030 <_Z9TelemPackv+0x284>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	4b96      	ldr	r3, [pc, #600]	; (800302c <_Z9TelemPackv+0x280>)
 8002dd2:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 8002dd4:	4b96      	ldr	r3, [pc, #600]	; (8003030 <_Z9TelemPackv+0x284>)
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	4b94      	ldr	r3, [pc, #592]	; (800302c <_Z9TelemPackv+0x280>)
 8002ddc:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8002dde:	4b94      	ldr	r3, [pc, #592]	; (8003030 <_Z9TelemPackv+0x284>)
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	4b91      	ldr	r3, [pc, #580]	; (800302c <_Z9TelemPackv+0x280>)
 8002de6:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 8002de8:	4b91      	ldr	r3, [pc, #580]	; (8003030 <_Z9TelemPackv+0x284>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b8f      	ldr	r3, [pc, #572]	; (800302c <_Z9TelemPackv+0x280>)
 8002df0:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 8002df2:	4b90      	ldr	r3, [pc, #576]	; (8003034 <_Z9TelemPackv+0x288>)
 8002df4:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 8002df8:	4a8c      	ldr	r2, [pc, #560]	; (800302c <_Z9TelemPackv+0x280>)
 8002dfa:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 8002dfc:	4b8d      	ldr	r3, [pc, #564]	; (8003034 <_Z9TelemPackv+0x288>)
 8002dfe:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002e02:	4a8a      	ldr	r2, [pc, #552]	; (800302c <_Z9TelemPackv+0x280>)
 8002e04:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = controller.yaw_rate_des;
 8002e06:	4b8b      	ldr	r3, [pc, #556]	; (8003034 <_Z9TelemPackv+0x288>)
 8002e08:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8002e0c:	4a87      	ldr	r2, [pc, #540]	; (800302c <_Z9TelemPackv+0x280>)
 8002e0e:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 8002e10:	4b85      	ldr	r3, [pc, #532]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	4a85      	ldr	r2, [pc, #532]	; (800302c <_Z9TelemPackv+0x280>)
 8002e16:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 8002e18:	4b83      	ldr	r3, [pc, #524]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	4a83      	ldr	r2, [pc, #524]	; (800302c <_Z9TelemPackv+0x280>)
 8002e1e:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 8002e20:	4b81      	ldr	r3, [pc, #516]	; (8003028 <_Z9TelemPackv+0x27c>)
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	4a81      	ldr	r2, [pc, #516]	; (800302c <_Z9TelemPackv+0x280>)
 8002e26:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 8002e28:	4b83      	ldr	r3, [pc, #524]	; (8003038 <_Z9TelemPackv+0x28c>)
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	4a7f      	ldr	r2, [pc, #508]	; (800302c <_Z9TelemPackv+0x280>)
 8002e2e:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8002e30:	4b81      	ldr	r3, [pc, #516]	; (8003038 <_Z9TelemPackv+0x28c>)
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	4a7d      	ldr	r2, [pc, #500]	; (800302c <_Z9TelemPackv+0x280>)
 8002e36:	6293      	str	r3, [r2, #40]	; 0x28

	  float rad2deg = 180/M_PI;
 8002e38:	4b80      	ldr	r3, [pc, #512]	; (800303c <_Z9TelemPackv+0x290>)
 8002e3a:	607b      	str	r3, [r7, #4]
	  telem_pack.ekf.roll_acc  = EKF.roll_acc*rad2deg;
 8002e3c:	4b80      	ldr	r3, [pc, #512]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e3e:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 8002e42:	6879      	ldr	r1, [r7, #4]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fd ff75 	bl	8000d34 <__aeabi_fmul>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	4b77      	ldr	r3, [pc, #476]	; (800302c <_Z9TelemPackv+0x280>)
 8002e50:	639a      	str	r2, [r3, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc*rad2deg;
 8002e52:	4b7b      	ldr	r3, [pc, #492]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e54:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002e58:	6879      	ldr	r1, [r7, #4]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd ff6a 	bl	8000d34 <__aeabi_fmul>
 8002e60:	4603      	mov	r3, r0
 8002e62:	461a      	mov	r2, r3
 8002e64:	4b71      	ldr	r3, [pc, #452]	; (800302c <_Z9TelemPackv+0x280>)
 8002e66:	63da      	str	r2, [r3, #60]	; 0x3c
	  telem_pack.ekf.yaw_acc   = yaw_unwrapped;
 8002e68:	4b76      	ldr	r3, [pc, #472]	; (8003044 <_Z9TelemPackv+0x298>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a6f      	ldr	r2, [pc, #444]	; (800302c <_Z9TelemPackv+0x280>)
 8002e6e:	6413      	str	r3, [r2, #64]	; 0x40

	  telem_pack.ekf.roll_gyro  = EKF.gyro[0];
 8002e70:	4b73      	ldr	r3, [pc, #460]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e72:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002e76:	4a6d      	ldr	r2, [pc, #436]	; (800302c <_Z9TelemPackv+0x280>)
 8002e78:	6453      	str	r3, [r2, #68]	; 0x44
	  telem_pack.ekf.pitch_gyro = EKF.gyro[1];
 8002e7a:	4b71      	ldr	r3, [pc, #452]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e7c:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8002e80:	4a6a      	ldr	r2, [pc, #424]	; (800302c <_Z9TelemPackv+0x280>)
 8002e82:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.yaw_gyro   = EKF.gyro[2];
 8002e84:	4b6e      	ldr	r3, [pc, #440]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e86:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002e8a:	4a68      	ldr	r2, [pc, #416]	; (800302c <_Z9TelemPackv+0x280>)
 8002e8c:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_comp =  yaw_comp;
 8002e8e:	4b6e      	ldr	r3, [pc, #440]	; (8003048 <_Z9TelemPackv+0x29c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a66      	ldr	r2, [pc, #408]	; (800302c <_Z9TelemPackv+0x280>)
 8002e94:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 8002e96:	4b6a      	ldr	r3, [pc, #424]	; (8003040 <_Z9TelemPackv+0x294>)
 8002e98:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8002e9c:	4a63      	ldr	r2, [pc, #396]	; (800302c <_Z9TelemPackv+0x280>)
 8002e9e:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8002ea0:	4b67      	ldr	r3, [pc, #412]	; (8003040 <_Z9TelemPackv+0x294>)
 8002ea2:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 8002ea6:	4a61      	ldr	r2, [pc, #388]	; (800302c <_Z9TelemPackv+0x280>)
 8002ea8:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 8002eaa:	4b65      	ldr	r3, [pc, #404]	; (8003040 <_Z9TelemPackv+0x294>)
 8002eac:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8002eb0:	4a5e      	ldr	r2, [pc, #376]	; (800302c <_Z9TelemPackv+0x280>)
 8002eb2:	65d3      	str	r3, [r2, #92]	; 0x5c

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8002eb4:	4b5f      	ldr	r3, [pc, #380]	; (8003034 <_Z9TelemPackv+0x288>)
 8002eb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8002eba:	4a5c      	ldr	r2, [pc, #368]	; (800302c <_Z9TelemPackv+0x280>)
 8002ebc:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8002ebe:	4b5d      	ldr	r3, [pc, #372]	; (8003034 <_Z9TelemPackv+0x288>)
 8002ec0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 8002ec4:	4a59      	ldr	r2, [pc, #356]	; (800302c <_Z9TelemPackv+0x280>)
 8002ec6:	6653      	str	r3, [r2, #100]	; 0x64
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8002ec8:	4b5a      	ldr	r3, [pc, #360]	; (8003034 <_Z9TelemPackv+0x288>)
 8002eca:	f8d3 329c 	ldr.w	r3, [r3, #668]	; 0x29c
 8002ece:	4a57      	ldr	r2, [pc, #348]	; (800302c <_Z9TelemPackv+0x280>)
 8002ed0:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8002ed2:	4b58      	ldr	r3, [pc, #352]	; (8003034 <_Z9TelemPackv+0x288>)
 8002ed4:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 8002ed8:	4a54      	ldr	r2, [pc, #336]	; (800302c <_Z9TelemPackv+0x280>)
 8002eda:	66d3      	str	r3, [r2, #108]	; 0x6c

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 8002edc:	4b55      	ldr	r3, [pc, #340]	; (8003034 <_Z9TelemPackv+0x288>)
 8002ede:	f8d3 334c 	ldr.w	r3, [r3, #844]	; 0x34c
 8002ee2:	4a52      	ldr	r2, [pc, #328]	; (800302c <_Z9TelemPackv+0x280>)
 8002ee4:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8002ee6:	4b53      	ldr	r3, [pc, #332]	; (8003034 <_Z9TelemPackv+0x288>)
 8002ee8:	f8d3 3350 	ldr.w	r3, [r3, #848]	; 0x350
 8002eec:	4a4f      	ldr	r2, [pc, #316]	; (800302c <_Z9TelemPackv+0x280>)
 8002eee:	6753      	str	r3, [r2, #116]	; 0x74
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8002ef0:	4b50      	ldr	r3, [pc, #320]	; (8003034 <_Z9TelemPackv+0x288>)
 8002ef2:	f8d3 3354 	ldr.w	r3, [r3, #852]	; 0x354
 8002ef6:	4a4d      	ldr	r2, [pc, #308]	; (800302c <_Z9TelemPackv+0x280>)
 8002ef8:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 8002efa:	4b4e      	ldr	r3, [pc, #312]	; (8003034 <_Z9TelemPackv+0x288>)
 8002efc:	f8d3 333c 	ldr.w	r3, [r3, #828]	; 0x33c
 8002f00:	4a4a      	ldr	r2, [pc, #296]	; (800302c <_Z9TelemPackv+0x280>)
 8002f02:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.p_yaw.P = controller.pid_yaw.P;
 8002f04:	4b4b      	ldr	r3, [pc, #300]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f06:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8002f0a:	4b48      	ldr	r3, [pc, #288]	; (800302c <_Z9TelemPackv+0x280>)
 8002f0c:	f8c3 210d 	str.w	r2, [r3, #269]	; 0x10d
	  telem_pack.p_yaw.D = controller.pid_yaw.D;
 8002f10:	4b48      	ldr	r3, [pc, #288]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f12:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 8002f16:	4b45      	ldr	r3, [pc, #276]	; (800302c <_Z9TelemPackv+0x280>)
 8002f18:	f8c3 2115 	str.w	r2, [r3, #277]	; 0x115
	  telem_pack.p_yaw.I = controller.pid_yaw.I;
 8002f1c:	4b45      	ldr	r3, [pc, #276]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f1e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8002f22:	4b42      	ldr	r3, [pc, #264]	; (800302c <_Z9TelemPackv+0x280>)
 8002f24:	f8c3 2111 	str.w	r2, [r3, #273]	; 0x111
	  telem_pack.p_yaw.pd_roll_sat_buf = controller.pid_yaw.pd_roll_sat_buf;
 8002f28:	4b42      	ldr	r3, [pc, #264]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f2a:	f8d3 23f4 	ldr.w	r2, [r3, #1012]	; 0x3f4
 8002f2e:	4b3f      	ldr	r3, [pc, #252]	; (800302c <_Z9TelemPackv+0x280>)
 8002f30:	f8c3 2119 	str.w	r2, [r3, #281]	; 0x119

	  telem_pack.sonar_alt = EKF.roll_bias;
 8002f34:	4b42      	ldr	r3, [pc, #264]	; (8003040 <_Z9TelemPackv+0x294>)
 8002f36:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8002f3a:	4a3c      	ldr	r2, [pc, #240]	; (800302c <_Z9TelemPackv+0x280>)
 8002f3c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.z = controller.angle_ff_roll;
 8002f40:	4b3c      	ldr	r3, [pc, #240]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f42:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8002f46:	4a39      	ldr	r2, [pc, #228]	; (800302c <_Z9TelemPackv+0x280>)
 8002f48:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	  telem_pack.position_body.z = controller.angle_ff_pitch;
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f4e:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8002f52:	4a36      	ldr	r2, [pc, #216]	; (800302c <_Z9TelemPackv+0x280>)
 8002f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	  telem_pack.cam_data.detected = cam_data_20.detected;
 8002f58:	4b3c      	ldr	r3, [pc, #240]	; (800304c <_Z9TelemPackv+0x2a0>)
 8002f5a:	781a      	ldrb	r2, [r3, #0]
 8002f5c:	4b33      	ldr	r3, [pc, #204]	; (800302c <_Z9TelemPackv+0x280>)
 8002f5e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	  telem_pack.cam_data.x = cam_data_20.x;
 8002f62:	4b3a      	ldr	r3, [pc, #232]	; (800304c <_Z9TelemPackv+0x2a0>)
 8002f64:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8002f68:	b21a      	sxth	r2, r3
 8002f6a:	4b30      	ldr	r3, [pc, #192]	; (800302c <_Z9TelemPackv+0x280>)
 8002f6c:	f8a3 20a5 	strh.w	r2, [r3, #165]	; 0xa5
	  telem_pack.cam_data.y = cam_data_20.y;
 8002f70:	4b36      	ldr	r3, [pc, #216]	; (800304c <_Z9TelemPackv+0x2a0>)
 8002f72:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 8002f76:	b21a      	sxth	r2, r3
 8002f78:	4b2c      	ldr	r3, [pc, #176]	; (800302c <_Z9TelemPackv+0x280>)
 8002f7a:	f8a3 20a7 	strh.w	r2, [r3, #167]	; 0xa7
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 8002f7e:	4b33      	ldr	r3, [pc, #204]	; (800304c <_Z9TelemPackv+0x2a0>)
 8002f80:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 8002f84:	b21a      	sxth	r2, r3
 8002f86:	4b29      	ldr	r3, [pc, #164]	; (800302c <_Z9TelemPackv+0x280>)
 8002f88:	f8a3 20a9 	strh.w	r2, [r3, #169]	; 0xa9
//	  telem_pack.position_body.x = EKF.x;
//	  telem_pack.velocity_body.x = EKF.vx;
//	  telem_pack.position_body.y = EKF.y;
//	  telem_pack.velocity_body.y = EKF.vy;

	  telem_pack.alt_thr = controller.alt_thr;
 8002f8c:	4b29      	ldr	r3, [pc, #164]	; (8003034 <_Z9TelemPackv+0x288>)
 8002f8e:	f8d3 3648 	ldr.w	r3, [r3, #1608]	; 0x648
 8002f92:	4a26      	ldr	r2, [pc, #152]	; (800302c <_Z9TelemPackv+0x280>)
 8002f94:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

	  telem_pack.time_millis = HAL_GetTick();
 8002f98:	f003 f936 	bl	8006208 <HAL_GetTick>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	4a23      	ldr	r2, [pc, #140]	; (800302c <_Z9TelemPackv+0x280>)
 8002fa0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

	  telem_pack.acc.x = accXc;
 8002fa4:	4b2a      	ldr	r3, [pc, #168]	; (8003050 <_Z9TelemPackv+0x2a4>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4b20      	ldr	r3, [pc, #128]	; (800302c <_Z9TelemPackv+0x280>)
 8002faa:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad
	  telem_pack.acc.y = accYc;
 8002fae:	4b29      	ldr	r3, [pc, #164]	; (8003054 <_Z9TelemPackv+0x2a8>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	4b1e      	ldr	r3, [pc, #120]	; (800302c <_Z9TelemPackv+0x280>)
 8002fb4:	f8c3 20b1 	str.w	r2, [r3, #177]	; 0xb1
	  telem_pack.acc.z = accZc;
 8002fb8:	4b27      	ldr	r3, [pc, #156]	; (8003058 <_Z9TelemPackv+0x2ac>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b1b      	ldr	r3, [pc, #108]	; (800302c <_Z9TelemPackv+0x280>)
 8002fbe:	f8c3 20b5 	str.w	r2, [r3, #181]	; 0xb5

	  telem_pack.mag.x = MAG_X_CALIB;
 8002fc2:	4b26      	ldr	r3, [pc, #152]	; (800305c <_Z9TelemPackv+0x2b0>)
 8002fc4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002fc8:	4b18      	ldr	r3, [pc, #96]	; (800302c <_Z9TelemPackv+0x280>)
 8002fca:	f8a3 20b9 	strh.w	r2, [r3, #185]	; 0xb9
	  telem_pack.mag.y = MAG_Y_CALIB;
 8002fce:	4b24      	ldr	r3, [pc, #144]	; (8003060 <_Z9TelemPackv+0x2b4>)
 8002fd0:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002fd4:	4b15      	ldr	r3, [pc, #84]	; (800302c <_Z9TelemPackv+0x280>)
 8002fd6:	f8a3 20bb 	strh.w	r2, [r3, #187]	; 0xbb
	  telem_pack.mag.z = MAG_Z_CALIB;
 8002fda:	4b22      	ldr	r3, [pc, #136]	; (8003064 <_Z9TelemPackv+0x2b8>)
 8002fdc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <_Z9TelemPackv+0x280>)
 8002fe2:	f8a3 20bd 	strh.w	r2, [r3, #189]	; 0xbd

	  telem_pack.gps.vel_body.x = EKF.vgpsx;
	  telem_pack.gps.vel_body.y = EKF.vgpsy;
	   */

	  telem_pack.ch.ch1 = (uint16_t)ch[0];
 8002fe6:	4b20      	ldr	r3, [pc, #128]	; (8003068 <_Z9TelemPackv+0x2bc>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	4b0f      	ldr	r3, [pc, #60]	; (800302c <_Z9TelemPackv+0x280>)
 8002fee:	f8a3 20ef 	strh.w	r2, [r3, #239]	; 0xef
	  telem_pack.ch.ch2 = (uint16_t)ch[1];
 8002ff2:	4b1d      	ldr	r3, [pc, #116]	; (8003068 <_Z9TelemPackv+0x2bc>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	b29a      	uxth	r2, r3
 8002ff8:	4b0c      	ldr	r3, [pc, #48]	; (800302c <_Z9TelemPackv+0x280>)
 8002ffa:	f8a3 20f1 	strh.w	r2, [r3, #241]	; 0xf1
	  telem_pack.ch.ch3 = (uint16_t)ch[2];
 8002ffe:	4b1a      	ldr	r3, [pc, #104]	; (8003068 <_Z9TelemPackv+0x2bc>)
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	b29a      	uxth	r2, r3
 8003004:	4b09      	ldr	r3, [pc, #36]	; (800302c <_Z9TelemPackv+0x280>)
 8003006:	f8a3 20f3 	strh.w	r2, [r3, #243]	; 0xf3
	  telem_pack.ch.ch4 = (uint16_t)ch[3];
 800300a:	4b17      	ldr	r3, [pc, #92]	; (8003068 <_Z9TelemPackv+0x2bc>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	b29a      	uxth	r2, r3
 8003010:	4b06      	ldr	r3, [pc, #24]	; (800302c <_Z9TelemPackv+0x280>)
 8003012:	f8a3 20f5 	strh.w	r2, [r3, #245]	; 0xf5
	  telem_pack.ch.ch5 = (uint16_t)ch[4];
 8003016:	4b14      	ldr	r3, [pc, #80]	; (8003068 <_Z9TelemPackv+0x2bc>)
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	b29a      	uxth	r2, r3
 800301c:	4b03      	ldr	r3, [pc, #12]	; (800302c <_Z9TelemPackv+0x280>)
 800301e:	f8a3 20f7 	strh.w	r2, [r3, #247]	; 0xf7
	  telem_pack.ch.ch6 = (uint16_t)ch[5];
 8003022:	4b11      	ldr	r3, [pc, #68]	; (8003068 <_Z9TelemPackv+0x2bc>)
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	e021      	b.n	800306c <_Z9TelemPackv+0x2c0>
 8003028:	2000092c 	.word	0x2000092c
 800302c:	20000950 	.word	0x20000950
 8003030:	200016b0 	.word	0x200016b0
 8003034:	20001060 	.word	0x20001060
 8003038:	20000908 	.word	0x20000908
 800303c:	42652ee1 	.word	0x42652ee1
 8003040:	20000c98 	.word	0x20000c98
 8003044:	20001860 	.word	0x20001860
 8003048:	2000185c 	.word	0x2000185c
 800304c:	200017c8 	.word	0x200017c8
 8003050:	200008e4 	.word	0x200008e4
 8003054:	200008e8 	.word	0x200008e8
 8003058:	200008ec 	.word	0x200008ec
 800305c:	200017e6 	.word	0x200017e6
 8003060:	200017e8 	.word	0x200017e8
 8003064:	200017ea 	.word	0x200017ea
 8003068:	200016e0 	.word	0x200016e0
 800306c:	b29a      	uxth	r2, r3
 800306e:	4b44      	ldr	r3, [pc, #272]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003070:	f8a3 20f9 	strh.w	r2, [r3, #249]	; 0xf9
	  telem_pack.ch.ch7 = (uint16_t)ch[6];
 8003074:	4b43      	ldr	r3, [pc, #268]	; (8003184 <_Z9TelemPackv+0x3d8>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	b29a      	uxth	r2, r3
 800307a:	4b41      	ldr	r3, [pc, #260]	; (8003180 <_Z9TelemPackv+0x3d4>)
 800307c:	f8a3 20fb 	strh.w	r2, [r3, #251]	; 0xfb
	  telem_pack.ch.ch8 = (uint16_t)ch[7];
 8003080:	4b40      	ldr	r3, [pc, #256]	; (8003184 <_Z9TelemPackv+0x3d8>)
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	b29a      	uxth	r2, r3
 8003086:	4b3e      	ldr	r3, [pc, #248]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003088:	f8a3 20fd 	strh.w	r2, [r3, #253]	; 0xfd
	  telem_pack.ch.ch9 = (uint16_t)ch[8];
 800308c:	4b3d      	ldr	r3, [pc, #244]	; (8003184 <_Z9TelemPackv+0x3d8>)
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	b29a      	uxth	r2, r3
 8003092:	4b3b      	ldr	r3, [pc, #236]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003094:	f8a3 20ff 	strh.w	r2, [r3, #255]	; 0xff
	  telem_pack.ch.ch10 = (uint16_t)ch[9];
 8003098:	4b3a      	ldr	r3, [pc, #232]	; (8003184 <_Z9TelemPackv+0x3d8>)
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	b29a      	uxth	r2, r3
 800309e:	4b38      	ldr	r3, [pc, #224]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030a0:	f8a3 2101 	strh.w	r2, [r3, #257]	; 0x101
	  telem_pack.ch.ch11 = (uint16_t)ch[10];
 80030a4:	4b37      	ldr	r3, [pc, #220]	; (8003184 <_Z9TelemPackv+0x3d8>)
 80030a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	4b35      	ldr	r3, [pc, #212]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030ac:	f8a3 2103 	strh.w	r2, [r3, #259]	; 0x103

	  telem_pack.pwm2.w1 = controller_output_2[0];
 80030b0:	4b35      	ldr	r3, [pc, #212]	; (8003188 <_Z9TelemPackv+0x3dc>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	4b32      	ldr	r3, [pc, #200]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030b8:	f8a3 2105 	strh.w	r2, [r3, #261]	; 0x105
	  telem_pack.pwm2.w2 = controller_output_2[1];
 80030bc:	4b32      	ldr	r3, [pc, #200]	; (8003188 <_Z9TelemPackv+0x3dc>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	4b2f      	ldr	r3, [pc, #188]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030c4:	f8a3 2107 	strh.w	r2, [r3, #263]	; 0x107
	  telem_pack.pwm2.w3 = controller_output_2[2];
 80030c8:	4b2f      	ldr	r3, [pc, #188]	; (8003188 <_Z9TelemPackv+0x3dc>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	4b2c      	ldr	r3, [pc, #176]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030d0:	f8a3 2109 	strh.w	r2, [r3, #265]	; 0x109
	  telem_pack.pwm2.w4 = controller_output_2[3];
 80030d4:	4b2c      	ldr	r3, [pc, #176]	; (8003188 <_Z9TelemPackv+0x3dc>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	b29a      	uxth	r2, r3
 80030da:	4b29      	ldr	r3, [pc, #164]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030dc:	f8a3 210b 	strh.w	r2, [r3, #267]	; 0x10b
//	  telem_pack.S_yaw.S23 = EKF.S23_yaw;
//	  telem_pack.S_yaw.S31 = EKF.S31_yaw;
//	  telem_pack.S_yaw.S32 = EKF.S32_yaw;
//	  telem_pack.S_yaw.S33 = EKF.S33_yaw;

	  telem_pack.bno_attitude.roll  = bno_dat.x;
 80030e0:	4b2a      	ldr	r3, [pc, #168]	; (800318c <_Z9TelemPackv+0x3e0>)
 80030e2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80030e6:	4610      	mov	r0, r2
 80030e8:	4619      	mov	r1, r3
 80030ea:	f7fd fcc5 	bl	8000a78 <__aeabi_d2f>
 80030ee:	4602      	mov	r2, r0
 80030f0:	4b23      	ldr	r3, [pc, #140]	; (8003180 <_Z9TelemPackv+0x3d4>)
 80030f2:	f8c3 2189 	str.w	r2, [r3, #393]	; 0x189
	  telem_pack.bno_attitude.pitch = bno_dat.y;
 80030f6:	4b25      	ldr	r3, [pc, #148]	; (800318c <_Z9TelemPackv+0x3e0>)
 80030f8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80030fc:	4610      	mov	r0, r2
 80030fe:	4619      	mov	r1, r3
 8003100:	f7fd fcba 	bl	8000a78 <__aeabi_d2f>
 8003104:	4602      	mov	r2, r0
 8003106:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003108:	f8c3 218d 	str.w	r2, [r3, #397]	; 0x18d
	  telem_pack.bno_attitude.yaw   = bno_dat.z;
 800310c:	4b1f      	ldr	r3, [pc, #124]	; (800318c <_Z9TelemPackv+0x3e0>)
 800310e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003112:	4610      	mov	r0, r2
 8003114:	4619      	mov	r1, r3
 8003116:	f7fd fcaf 	bl	8000a78 <__aeabi_d2f>
 800311a:	4602      	mov	r2, r0
 800311c:	4b18      	ldr	r3, [pc, #96]	; (8003180 <_Z9TelemPackv+0x3d4>)
 800311e:	f8c3 2191 	str.w	r2, [r3, #401]	; 0x191

	  telem_pack.bno_rates.roll  = bno_gyro.x;
 8003122:	4b1b      	ldr	r3, [pc, #108]	; (8003190 <_Z9TelemPackv+0x3e4>)
 8003124:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003128:	4610      	mov	r0, r2
 800312a:	4619      	mov	r1, r3
 800312c:	f7fd fca4 	bl	8000a78 <__aeabi_d2f>
 8003130:	4602      	mov	r2, r0
 8003132:	4b13      	ldr	r3, [pc, #76]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003134:	f8c3 2195 	str.w	r2, [r3, #405]	; 0x195
	  telem_pack.bno_rates.pitch = bno_gyro.y;
 8003138:	4b15      	ldr	r3, [pc, #84]	; (8003190 <_Z9TelemPackv+0x3e4>)
 800313a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	f7fd fc99 	bl	8000a78 <__aeabi_d2f>
 8003146:	4602      	mov	r2, r0
 8003148:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <_Z9TelemPackv+0x3d4>)
 800314a:	f8c3 2199 	str.w	r2, [r3, #409]	; 0x199
	  telem_pack.bno_rates.yaw   = bno_gyro.z;
 800314e:	4b10      	ldr	r3, [pc, #64]	; (8003190 <_Z9TelemPackv+0x3e4>)
 8003150:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f7fd fc8e 	bl	8000a78 <__aeabi_d2f>
 800315c:	4602      	mov	r2, r0
 800315e:	4b08      	ldr	r3, [pc, #32]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003160:	f8c3 219d 	str.w	r2, [r3, #413]	; 0x19d

	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8003164:	4a0b      	ldr	r2, [pc, #44]	; (8003194 <_Z9TelemPackv+0x3e8>)
 8003166:	4b06      	ldr	r3, [pc, #24]	; (8003180 <_Z9TelemPackv+0x3d4>)
 8003168:	4610      	mov	r0, r2
 800316a:	4619      	mov	r1, r3
 800316c:	f240 13a1 	movw	r3, #417	; 0x1a1
 8003170:	461a      	mov	r2, r3
 8003172:	f00c fee3 	bl	800ff3c <memcpy>
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000950 	.word	0x20000950
 8003184:	200016e0 	.word	0x200016e0
 8003188:	200016c0 	.word	0x200016c0
 800318c:	20001818 	.word	0x20001818
 8003190:	20001838 	.word	0x20001838
 8003194:	20000af4 	.word	0x20000af4

08003198 <_Z7GyroOkuh>:
	  sent_time = HAL_GetTick();


}

int16_t GyroOku (uint8_t addr) {
 8003198:	b580      	push	{r7, lr}
 800319a:	b088      	sub	sp, #32
 800319c:	af04      	add	r7, sp, #16
 800319e:	4603      	mov	r3, r0
 80031a0:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	2301      	movs	r3, #1
 80031a8:	9302      	str	r3, [sp, #8]
 80031aa:	2302      	movs	r3, #2
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	f107 030c 	add.w	r3, r7, #12
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	2301      	movs	r3, #1
 80031b6:	21d1      	movs	r1, #209	; 0xd1
 80031b8:	4807      	ldr	r0, [pc, #28]	; (80031d8 <_Z7GyroOkuh+0x40>)
 80031ba:	f004 fb17 	bl	80077ec <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 80031be:	7b3b      	ldrb	r3, [r7, #12]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	b21a      	sxth	r2, r3
 80031c4:	7b7b      	ldrb	r3, [r7, #13]
 80031c6:	b21b      	sxth	r3, r3
 80031c8:	4313      	orrs	r3, r2
 80031ca:	81fb      	strh	r3, [r7, #14]
	return gyro;
 80031cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	20001924 	.word	0x20001924

080031dc <_Z7pwm2angt>:

      return yaw_warped;
}


float pwm2ang(unsigned short int pwm) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b088      	sub	sp, #32
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	80fb      	strh	r3, [r7, #6]
	int dead_zone = 5;
 80031e6:	2305      	movs	r3, #5
 80031e8:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 80031ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031ee:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 80031f0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80031f4:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -20;
 80031f6:	f06f 0313 	mvn.w	r3, #19
 80031fa:	60fb      	str	r3, [r7, #12]
	int out_max  = 20;
 80031fc:	2314      	movs	r3, #20
 80031fe:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 8003200:	88fa      	ldrh	r2, [r7, #6]
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8003208:	3304      	adds	r3, #4
 800320a:	429a      	cmp	r2, r3
 800320c:	dd09      	ble.n	8003222 <_Z7pwm2angt+0x46>
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8003214:	88fb      	ldrh	r3, [r7, #6]
 8003216:	429a      	cmp	r2, r3
 8003218:	db03      	blt.n	8003222 <_Z7pwm2angt+0x46>
		pwm_out = 1500;
 800321a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800321e:	83fb      	strh	r3, [r7, #30]
 8003220:	e001      	b.n	8003226 <_Z7pwm2angt+0x4a>
	}

	else {
		pwm_out = pwm;
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003226:	8bfa      	ldrh	r2, [r7, #30]
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	68b9      	ldr	r1, [r7, #8]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	1a8a      	subs	r2, r1, r2
 8003232:	fb02 f203 	mul.w	r2, r2, r3
 8003236:	6939      	ldr	r1, [r7, #16]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	1acb      	subs	r3, r1, r3
 800323c:	fb92 f2f3 	sdiv	r2, r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4413      	add	r3, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd fd21 	bl	8000c8c <__aeabi_i2f>
 800324a:	4603      	mov	r3, r0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3720      	adds	r7, #32
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <_Z8pwm2ratet>:

float pwm2rate(unsigned short int pwm) {
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
 800325a:	4603      	mov	r3, r0
 800325c:	80fb      	strh	r3, [r7, #6]

	int in_min  = 1000;
 800325e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003262:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8003264:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003268:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 800326a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800326e:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 8003270:	2364      	movs	r3, #100	; 0x64
 8003272:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 8003274:	88fa      	ldrh	r2, [r7, #6]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	68b9      	ldr	r1, [r7, #8]
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	1a8a      	subs	r2, r1, r2
 8003280:	fb02 f203 	mul.w	r2, r2, r3
 8003284:	6939      	ldr	r1, [r7, #16]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	1acb      	subs	r3, r1, r3
 800328a:	fb92 f2f3 	sdiv	r2, r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	4413      	add	r3, r2
 8003292:	425b      	negs	r3, r3
 8003294:	4618      	mov	r0, r3
 8003296:	f7fd fcf9 	bl	8000c8c <__aeabi_i2f>
 800329a:	4603      	mov	r3, r0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af04      	add	r7, sp, #16
 80032aa:	4603      	mov	r3, r0
 80032ac:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	b29a      	uxth	r2, r3
 80032b2:	2301      	movs	r3, #1
 80032b4:	9302      	str	r3, [sp, #8]
 80032b6:	2302      	movs	r3, #2
 80032b8:	9301      	str	r3, [sp, #4]
 80032ba:	f107 030c 	add.w	r3, r7, #12
 80032be:	9300      	str	r3, [sp, #0]
 80032c0:	2301      	movs	r3, #1
 80032c2:	21a7      	movs	r1, #167	; 0xa7
 80032c4:	4807      	ldr	r0, [pc, #28]	; (80032e4 <_Z6AccOkuh+0x40>)
 80032c6:	f004 fa91 	bl	80077ec <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 80032ca:	7b7b      	ldrb	r3, [r7, #13]
 80032cc:	021b      	lsls	r3, r3, #8
 80032ce:	b21a      	sxth	r2, r3
 80032d0:	7b3b      	ldrb	r3, [r7, #12]
 80032d2:	b21b      	sxth	r3, r3
 80032d4:	4313      	orrs	r3, r2
 80032d6:	81fb      	strh	r3, [r7, #14]
	return gyro;
 80032d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20001924 	.word	0x20001924

080032e8 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7fd f87f 	bl	80003f4 <__aeabi_i2d>
 80032f6:	4602      	mov	r2, r0
 80032f8:	460b      	mov	r3, r1
 80032fa:	4610      	mov	r0, r2
 80032fc:	4619      	mov	r1, r3
 80032fe:	f00a fedf 	bl	800e0c0 <sqrt>
 8003302:	4602      	mov	r2, r0
 8003304:	460b      	mov	r3, r1
 8003306:	4610      	mov	r0, r2
 8003308:	4619      	mov	r1, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 8003310:	b5b0      	push	{r4, r5, r7, lr}
 8003312:	b08e      	sub	sp, #56	; 0x38
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float rad2deg = 180.0/3.14;
 800331c:	4bc6      	ldr	r3, [pc, #792]	; (8003638 <_Z9DCM2EulerPsS_+0x328>)
 800331e:	637b      	str	r3, [r7, #52]	; 0x34
	float acctop = sqrt(acc[0]*acc[0] + acc[1]*acc[1] + acc[2]*acc[2]);
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003326:	461a      	mov	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800332e:	fb03 f202 	mul.w	r2, r3, r2
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	3302      	adds	r3, #2
 8003336:	f9b3 3000 	ldrsh.w	r3, [r3]
 800333a:	4619      	mov	r1, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	3302      	adds	r3, #2
 8003340:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003344:	fb03 f301 	mul.w	r3, r3, r1
 8003348:	441a      	add	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	3304      	adds	r3, #4
 800334e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003352:	4619      	mov	r1, r3
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	3304      	adds	r3, #4
 8003358:	f9b3 3000 	ldrsh.w	r3, [r3]
 800335c:	fb03 f301 	mul.w	r3, r3, r1
 8003360:	4413      	add	r3, r2
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff ffc0 	bl	80032e8 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8003368:	4602      	mov	r2, r0
 800336a:	460b      	mov	r3, r1
 800336c:	4610      	mov	r0, r2
 800336e:	4619      	mov	r1, r3
 8003370:	f7fd fb82 	bl	8000a78 <__aeabi_d2f>
 8003374:	4603      	mov	r3, r0
 8003376:	633b      	str	r3, [r7, #48]	; 0x30
//		  EKF.ekf_update = true;
//	  }

	//float A = (acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
	//float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/A;
	float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/(acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800337e:	461a      	mov	r2, r3
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	3302      	adds	r3, #2
 8003384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003388:	fb03 f302 	mul.w	r3, r3, r2
 800338c:	68ba      	ldr	r2, [r7, #8]
 800338e:	3202      	adds	r2, #2
 8003390:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003394:	fb02 f203 	mul.w	r2, r2, r3
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800339e:	4619      	mov	r1, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3302      	adds	r3, #2
 80033a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033a8:	fb03 f301 	mul.w	r3, r3, r1
 80033ac:	68b9      	ldr	r1, [r7, #8]
 80033ae:	3102      	adds	r1, #2
 80033b0:	f9b1 1000 	ldrsh.w	r1, [r1]
 80033b4:	fb01 f303 	mul.w	r3, r1, r3
 80033b8:	1ad2      	subs	r2, r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033c0:	4619      	mov	r1, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	3304      	adds	r3, #4
 80033c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ca:	fb03 f301 	mul.w	r3, r3, r1
 80033ce:	68b9      	ldr	r1, [r7, #8]
 80033d0:	3104      	adds	r1, #4
 80033d2:	f9b1 1000 	ldrsh.w	r1, [r1]
 80033d6:	fb01 f303 	mul.w	r3, r1, r3
 80033da:	441a      	add	r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033e2:	4619      	mov	r1, r3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3304      	adds	r3, #4
 80033e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ec:	fb03 f301 	mul.w	r3, r3, r1
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	3104      	adds	r1, #4
 80033f4:	f9b1 1000 	ldrsh.w	r1, [r1]
 80033f8:	fb01 f303 	mul.w	r3, r1, r3
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fd fc44 	bl	8000c8c <__aeabi_i2f>
 8003404:	4604      	mov	r4, r0
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800340c:	461a      	mov	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3302      	adds	r3, #2
 8003412:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003416:	fb03 f202 	mul.w	r2, r3, r2
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	3302      	adds	r3, #2
 800341e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003422:	4619      	mov	r1, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f9b3 3000 	ldrsh.w	r3, [r3]
 800342a:	fb03 f301 	mul.w	r3, r3, r1
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	4618      	mov	r0, r3
 8003432:	f7fd fc2b 	bl	8000c8c <__aeabi_i2f>
 8003436:	4603      	mov	r3, r0
 8003438:	4618      	mov	r0, r3
 800343a:	f000 f951 	bl	80036e0 <_Z6squaref>
 800343e:	4605      	mov	r5, r0
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003446:	461a      	mov	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3304      	adds	r3, #4
 800344c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003450:	fb03 f202 	mul.w	r2, r3, r2
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	3304      	adds	r3, #4
 8003458:	f9b3 3000 	ldrsh.w	r3, [r3]
 800345c:	4619      	mov	r1, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003464:	fb03 f301 	mul.w	r3, r3, r1
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd fc0e 	bl	8000c8c <__aeabi_i2f>
 8003470:	4603      	mov	r3, r0
 8003472:	4618      	mov	r0, r3
 8003474:	f000 f934 	bl	80036e0 <_Z6squaref>
 8003478:	4603      	mov	r3, r0
 800347a:	4619      	mov	r1, r3
 800347c:	4628      	mov	r0, r5
 800347e:	f7fd fb51 	bl	8000b24 <__addsf3>
 8003482:	4603      	mov	r3, r0
 8003484:	461d      	mov	r5, r3
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	3302      	adds	r3, #2
 800348a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800348e:	461a      	mov	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3304      	adds	r3, #4
 8003494:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003498:	fb03 f202 	mul.w	r2, r3, r2
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	3304      	adds	r3, #4
 80034a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034a4:	4619      	mov	r1, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3302      	adds	r3, #2
 80034aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034ae:	fb03 f301 	mul.w	r3, r3, r1
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fd fbe9 	bl	8000c8c <__aeabi_i2f>
 80034ba:	4603      	mov	r3, r0
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 f90f 	bl	80036e0 <_Z6squaref>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4619      	mov	r1, r3
 80034c6:	4628      	mov	r0, r5
 80034c8:	f7fd fb2c 	bl	8000b24 <__addsf3>
 80034cc:	4603      	mov	r3, r0
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fe4a 	bl	8002168 <_ZSt4sqrtf>
 80034d4:	4603      	mov	r3, r0
 80034d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd fc2b 	bl	8000d34 <__aeabi_fmul>
 80034de:	4603      	mov	r3, r0
 80034e0:	4619      	mov	r1, r3
 80034e2:	4620      	mov	r0, r4
 80034e4:	f7fd fcda 	bl	8000e9c <__aeabi_fdiv>
 80034e8:	4603      	mov	r3, r0
 80034ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	//A = sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
	//float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/A;
	float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	3304      	adds	r3, #4
 80034f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034f4:	461a      	mov	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3302      	adds	r3, #2
 80034fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034fe:	fb03 f202 	mul.w	r2, r3, r2
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	3302      	adds	r3, #2
 8003506:	f9b3 3000 	ldrsh.w	r3, [r3]
 800350a:	4619      	mov	r1, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3304      	adds	r3, #4
 8003510:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003514:	fb03 f301 	mul.w	r3, r3, r1
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	4618      	mov	r0, r3
 800351c:	f7fd fbb6 	bl	8000c8c <__aeabi_i2f>
 8003520:	4604      	mov	r4, r0
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003528:	461a      	mov	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	3302      	adds	r3, #2
 800352e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003532:	fb03 f202 	mul.w	r2, r3, r2
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	3302      	adds	r3, #2
 800353a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800353e:	4619      	mov	r1, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003546:	fb03 f301 	mul.w	r3, r3, r1
 800354a:	1ad3      	subs	r3, r2, r3
 800354c:	4618      	mov	r0, r3
 800354e:	f7fd fb9d 	bl	8000c8c <__aeabi_i2f>
 8003552:	4603      	mov	r3, r0
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f8c3 	bl	80036e0 <_Z6squaref>
 800355a:	4605      	mov	r5, r0
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003562:	461a      	mov	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3304      	adds	r3, #4
 8003568:	f9b3 3000 	ldrsh.w	r3, [r3]
 800356c:	fb03 f202 	mul.w	r2, r3, r2
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	3304      	adds	r3, #4
 8003574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003578:	4619      	mov	r1, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003580:	fb03 f301 	mul.w	r3, r3, r1
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	4618      	mov	r0, r3
 8003588:	f7fd fb80 	bl	8000c8c <__aeabi_i2f>
 800358c:	4603      	mov	r3, r0
 800358e:	4618      	mov	r0, r3
 8003590:	f000 f8a6 	bl	80036e0 <_Z6squaref>
 8003594:	4603      	mov	r3, r0
 8003596:	4619      	mov	r1, r3
 8003598:	4628      	mov	r0, r5
 800359a:	f7fd fac3 	bl	8000b24 <__addsf3>
 800359e:	4603      	mov	r3, r0
 80035a0:	461d      	mov	r5, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	3302      	adds	r3, #2
 80035a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035aa:	461a      	mov	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3304      	adds	r3, #4
 80035b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035b4:	fb03 f202 	mul.w	r2, r3, r2
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	3304      	adds	r3, #4
 80035bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035c0:	4619      	mov	r1, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	3302      	adds	r3, #2
 80035c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035ca:	fb03 f301 	mul.w	r3, r3, r1
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fd fb5b 	bl	8000c8c <__aeabi_i2f>
 80035d6:	4603      	mov	r3, r0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 f881 	bl	80036e0 <_Z6squaref>
 80035de:	4603      	mov	r3, r0
 80035e0:	4619      	mov	r1, r3
 80035e2:	4628      	mov	r0, r5
 80035e4:	f7fd fa9e 	bl	8000b24 <__addsf3>
 80035e8:	4603      	mov	r3, r0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fe fdbc 	bl	8002168 <_ZSt4sqrtf>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4619      	mov	r1, r3
 80035f4:	4620      	mov	r0, r4
 80035f6:	f7fd fc51 	bl	8000e9c <__aeabi_fdiv>
 80035fa:	4603      	mov	r3, r0
 80035fc:	62bb      	str	r3, [r7, #40]	; 0x28


	float DCM31 = -acc[0]/acctop;
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003604:	425b      	negs	r3, r3
 8003606:	4618      	mov	r0, r3
 8003608:	f7fd fb40 	bl	8000c8c <__aeabi_i2f>
 800360c:	4603      	mov	r3, r0
 800360e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003610:	4618      	mov	r0, r3
 8003612:	f7fd fc43 	bl	8000e9c <__aeabi_fdiv>
 8003616:	4603      	mov	r3, r0
 8003618:	627b      	str	r3, [r7, #36]	; 0x24
	float DCM32 = -acc[1]/acctop;
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	3302      	adds	r3, #2
 800361e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003622:	425b      	negs	r3, r3
 8003624:	4618      	mov	r0, r3
 8003626:	f7fd fb31 	bl	8000c8c <__aeabi_i2f>
 800362a:	4603      	mov	r3, r0
 800362c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800362e:	4618      	mov	r0, r3
 8003630:	f7fd fc34 	bl	8000e9c <__aeabi_fdiv>
 8003634:	4603      	mov	r3, r0
 8003636:	e001      	b.n	800363c <_Z9DCM2EulerPsS_+0x32c>
 8003638:	42654ca3 	.word	0x42654ca3
 800363c:	623b      	str	r3, [r7, #32]
	float DCM33 = -acc[2]/acctop;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	3304      	adds	r3, #4
 8003642:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003646:	425b      	negs	r3, r3
 8003648:	4618      	mov	r0, r3
 800364a:	f7fd fb1f 	bl	8000c8c <__aeabi_i2f>
 800364e:	4603      	mov	r3, r0
 8003650:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003652:	4618      	mov	r0, r3
 8003654:	f7fd fc22 	bl	8000e9c <__aeabi_fdiv>
 8003658:	4603      	mov	r3, r0
 800365a:	61fb      	str	r3, [r7, #28]
	//euler_angles.pitch = rad2deg*atan2(-DCM31,x);
	float pitch = asin(-DCM31);
 800365c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003662:	4618      	mov	r0, r3
 8003664:	f7fe fd5a 	bl	800211c <_ZSt4asinf>
 8003668:	61b8      	str	r0, [r7, #24]
	float cp = cos(pitch);
 800366a:	69b8      	ldr	r0, [r7, #24]
 800366c:	f7fe fbc8 	bl	8001e00 <_ZSt3cosf>
 8003670:	6178      	str	r0, [r7, #20]

	euler_angles.pitch = rad2deg*pitch;
 8003672:	69b9      	ldr	r1, [r7, #24]
 8003674:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003676:	f7fd fb5d 	bl	8000d34 <__aeabi_fmul>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	605a      	str	r2, [r3, #4]
	//pitch = asin(pitch);
	euler_angles.roll = rad2deg*atan(DCM32/DCM33);
 8003682:	69f9      	ldr	r1, [r7, #28]
 8003684:	6a38      	ldr	r0, [r7, #32]
 8003686:	f7fd fc09 	bl	8000e9c <__aeabi_fdiv>
 800368a:	4603      	mov	r3, r0
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe fd51 	bl	8002134 <_ZSt4atanf>
 8003692:	4603      	mov	r3, r0
 8003694:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003696:	4618      	mov	r0, r3
 8003698:	f7fd fb4c 	bl	8000d34 <__aeabi_fmul>
 800369c:	4603      	mov	r3, r0
 800369e:	461a      	mov	r2, r3
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	601a      	str	r2, [r3, #0]
	float yaw = rad2deg*atan2(DCM21/cp,DCM11/cp);
 80036a4:	6979      	ldr	r1, [r7, #20]
 80036a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036a8:	f7fd fbf8 	bl	8000e9c <__aeabi_fdiv>
 80036ac:	4603      	mov	r3, r0
 80036ae:	461c      	mov	r4, r3
 80036b0:	6979      	ldr	r1, [r7, #20]
 80036b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036b4:	f7fd fbf2 	bl	8000e9c <__aeabi_fdiv>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4619      	mov	r1, r3
 80036bc:	4620      	mov	r0, r4
 80036be:	f7fe fd45 	bl	800214c <_ZSt5atan2ff>
 80036c2:	4603      	mov	r3, r0
 80036c4:	4619      	mov	r1, r3
 80036c6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80036c8:	f7fd fb34 	bl	8000d34 <__aeabi_fmul>
 80036cc:	4603      	mov	r3, r0
 80036ce:	613b      	str	r3, [r7, #16]
	//-euler_angles.yaw  = rad2deg*atan2(DCM21,DCM11);



	euler_angles.yaw = yaw;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	609a      	str	r2, [r3, #8]

	return euler_angles;
 80036d6:	bf00      	nop

}
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	3738      	adds	r7, #56	; 0x38
 80036dc:	46bd      	mov	sp, r7
 80036de:	bdb0      	pop	{r4, r5, r7, pc}

080036e0 <_Z6squaref>:

float square(float x) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	float y = x*x;
 80036e8:	6879      	ldr	r1, [r7, #4]
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7fd fb22 	bl	8000d34 <__aeabi_fmul>
 80036f0:	4603      	mov	r3, r0
 80036f2:	60fb      	str	r3, [r7, #12]
	return y;
 80036f4:	68fb      	ldr	r3, [r7, #12]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
	...

08003700 <_Z6PWMYazv>:

void PWMYaz() {
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
*/

#ifdef UAV1


		  if(armed) {
 8003704:	4b35      	ldr	r3, [pc, #212]	; (80037dc <_Z6PWMYazv+0xdc>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d04f      	beq.n	80037ac <_Z6PWMYazv+0xac>

			  if(in_failsafe) {
 800370c:	4b34      	ldr	r3, [pc, #208]	; (80037e0 <_Z6PWMYazv+0xe0>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d014      	beq.n	800373e <_Z6PWMYazv+0x3e>
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1300);
 8003714:	4b33      	ldr	r3, [pc, #204]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f240 5214 	movw	r2, #1300	; 0x514
 800371c:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1300);
 800371e:	4b31      	ldr	r3, [pc, #196]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f240 5214 	movw	r2, #1300	; 0x514
 8003726:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1300);
 8003728:	4b2e      	ldr	r3, [pc, #184]	; (80037e4 <_Z6PWMYazv+0xe4>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f240 5214 	movw	r2, #1300	; 0x514
 8003730:	63da      	str	r2, [r3, #60]	; 0x3c
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1300);
 8003732:	4b2c      	ldr	r3, [pc, #176]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f240 5214 	movw	r2, #1300	; 0x514
 800373a:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
#endif

}
 800373c:	e04a      	b.n	80037d4 <_Z6PWMYazv+0xd4>
				  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 800373e:	4b2a      	ldr	r3, [pc, #168]	; (80037e8 <_Z6PWMYazv+0xe8>)
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f240 52db 	movw	r2, #1499	; 0x5db
 8003746:	4293      	cmp	r3, r2
 8003748:	dc1b      	bgt.n	8003782 <_Z6PWMYazv+0x82>
 800374a:	4b27      	ldr	r3, [pc, #156]	; (80037e8 <_Z6PWMYazv+0xe8>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f240 424c 	movw	r2, #1100	; 0x44c
 8003752:	4293      	cmp	r3, r2
 8003754:	dd15      	ble.n	8003782 <_Z6PWMYazv+0x82>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8003756:	4b25      	ldr	r3, [pc, #148]	; (80037ec <_Z6PWMYazv+0xec>)
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	4b22      	ldr	r3, [pc, #136]	; (80037e4 <_Z6PWMYazv+0xe4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8003760:	4b22      	ldr	r3, [pc, #136]	; (80037ec <_Z6PWMYazv+0xec>)
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	4b1f      	ldr	r3, [pc, #124]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 800376a:	4b20      	ldr	r3, [pc, #128]	; (80037ec <_Z6PWMYazv+0xec>)
 800376c:	689a      	ldr	r2, [r3, #8]
 800376e:	4b1d      	ldr	r3, [pc, #116]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 8003774:	4b1d      	ldr	r3, [pc, #116]	; (80037ec <_Z6PWMYazv+0xec>)
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	4b1a      	ldr	r3, [pc, #104]	; (80037e4 <_Z6PWMYazv+0xe4>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	641a      	str	r2, [r3, #64]	; 0x40
 800377e:	bf00      	nop
}
 8003780:	e028      	b.n	80037d4 <_Z6PWMYazv+0xd4>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8003782:	4b18      	ldr	r3, [pc, #96]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800378a:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 800378c:	4b15      	ldr	r3, [pc, #84]	; (80037e4 <_Z6PWMYazv+0xe4>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003794:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8003796:	4b13      	ldr	r3, [pc, #76]	; (80037e4 <_Z6PWMYazv+0xe4>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800379e:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80037a0:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <_Z6PWMYazv+0xe4>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037a8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80037aa:	e013      	b.n	80037d4 <_Z6PWMYazv+0xd4>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80037ac:	4b0d      	ldr	r3, [pc, #52]	; (80037e4 <_Z6PWMYazv+0xe4>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037b4:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80037b6:	4b0b      	ldr	r3, [pc, #44]	; (80037e4 <_Z6PWMYazv+0xe4>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037be:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80037c0:	4b08      	ldr	r3, [pc, #32]	; (80037e4 <_Z6PWMYazv+0xe4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037c8:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80037ca:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <_Z6PWMYazv+0xe4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80037d4:	bf00      	nop
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr
 80037dc:	20001749 	.word	0x20001749
 80037e0:	200017ee 	.word	0x200017ee
 80037e4:	20001a60 	.word	0x20001a60
 80037e8:	200016e0 	.word	0x200016e0
 80037ec:	200016b0 	.word	0x200016b0

080037f0 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 80037fa:	f04f 0300 	mov.w	r3, #0
 80037fe:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8003800:	2300      	movs	r3, #0
 8003802:	60bb      	str	r3, [r7, #8]
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800380a:	da12      	bge.n	8003832 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 800380c:	79fb      	ldrb	r3, [r7, #7]
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff fcc2 	bl	8003198 <_Z7GyroOkuh>
 8003814:	4603      	mov	r3, r0
 8003816:	4618      	mov	r0, r3
 8003818:	f7fd fa38 	bl	8000c8c <__aeabi_i2f>
 800381c:	4603      	mov	r3, r0
 800381e:	4619      	mov	r1, r3
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7fd f97f 	bl	8000b24 <__addsf3>
 8003826:	4603      	mov	r3, r0
 8003828:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	3301      	adds	r3, #1
 800382e:	60bb      	str	r3, [r7, #8]
 8003830:	e7e8      	b.n	8003804 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8003832:	4905      	ldr	r1, [pc, #20]	; (8003848 <_Z7GyroErrh+0x58>)
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f7fd fb31 	bl	8000e9c <__aeabi_fdiv>
 800383a:	4603      	mov	r3, r0
 800383c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800383e:	68fb      	ldr	r3, [r7, #12]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	44fa0000 	.word	0x44fa0000

0800384c <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8003856:	f04f 0300 	mov.w	r3, #0
 800385a:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800385c:	2300      	movs	r3, #0
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003866:	da12      	bge.n	800388e <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 8003868:	79fb      	ldrb	r3, [r7, #7]
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff fd1a 	bl	80032a4 <_Z6AccOkuh>
 8003870:	4603      	mov	r3, r0
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fa0a 	bl	8000c8c <__aeabi_i2f>
 8003878:	4603      	mov	r3, r0
 800387a:	4619      	mov	r1, r3
 800387c:	68f8      	ldr	r0, [r7, #12]
 800387e:	f7fd f951 	bl	8000b24 <__addsf3>
 8003882:	4603      	mov	r3, r0
 8003884:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	3301      	adds	r3, #1
 800388a:	60bb      	str	r3, [r7, #8]
 800388c:	e7e8      	b.n	8003860 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 800388e:	4905      	ldr	r1, [pc, #20]	; (80038a4 <_Z6AccErrh+0x58>)
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f7fd fb03 	bl	8000e9c <__aeabi_fdiv>
 8003896:	4603      	mov	r3, r0
 8003898:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800389a:	68fb      	ldr	r3, [r7, #12]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	44fa0000 	.word	0x44fa0000

080038a8 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80038ac:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <_Z11MotorBaslatv+0x38>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038b4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80038b6:	4b0a      	ldr	r3, [pc, #40]	; (80038e0 <_Z11MotorBaslatv+0x38>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038be:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80038c0:	4b07      	ldr	r3, [pc, #28]	; (80038e0 <_Z11MotorBaslatv+0x38>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038c8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80038ca:	4b05      	ldr	r3, [pc, #20]	; (80038e0 <_Z11MotorBaslatv+0x38>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 80038d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038d8:	f002 fca0 	bl	800621c <HAL_Delay>
}
 80038dc:	bf00      	nop
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20001a60 	.word	0x20001a60
 80038e4:	00000000 	.word	0x00000000

080038e8 <HAL_TIM_PeriodElapsedCallback>:
		home = true;
}
*/

//Ana Kontrolc dngs
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 80038e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038ec:	b0b1      	sub	sp, #196	; 0xc4
 80038ee:	af0c      	add	r7, sp, #48	; 0x30
 80038f0:	6378      	str	r0, [r7, #52]	; 0x34

	if(htim == &htim2) {
 80038f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038f4:	4a54      	ldr	r2, [pc, #336]	; (8003a48 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	f040 8551 	bne.w	800439e <HAL_TIM_PeriodElapsedCallback+0xab6>
		//1.25 ms || 800 Hz
		Check_Arm();
 80038fc:	f7ff f988 	bl	8002c10 <_Z9Check_Armv>
		Check_Disarm();
 8003900:	f7ff fa02 	bl	8002d08 <_Z12Check_Disarmv>

		set_ucounter(SONAR_CLOCK_RATE);
 8003904:	2014      	movs	r0, #20
 8003906:	f7fe fb6d 	bl	8001fe4 <set_ucounter>
		set_b_counter(12);
 800390a:	200c      	movs	r0, #12
 800390c:	f7fe f896 	bl	8001a3c <set_b_counter>

		controller_counter++;
 8003910:	4b4e      	ldr	r3, [pc, #312]	; (8003a4c <HAL_TIM_PeriodElapsedCallback+0x164>)
 8003912:	881b      	ldrh	r3, [r3, #0]
 8003914:	3301      	adds	r3, #1
 8003916:	b29a      	uxth	r2, r3
 8003918:	4b4c      	ldr	r3, [pc, #304]	; (8003a4c <HAL_TIM_PeriodElapsedCallback+0x164>)
 800391a:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 800391c:	4b4c      	ldr	r3, [pc, #304]	; (8003a50 <HAL_TIM_PeriodElapsedCallback+0x168>)
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	3301      	adds	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	4b4a      	ldr	r3, [pc, #296]	; (8003a50 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8003926:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 8003928:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800392a:	881b      	ldrh	r3, [r3, #0]
 800392c:	3301      	adds	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	4b48      	ldr	r3, [pc, #288]	; (8003a54 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003932:	801a      	strh	r2, [r3, #0]

#ifdef UAV1


		if(mag_counter == MAG_CLOCK_RATE) {
 8003934:	4b47      	ldr	r3, [pc, #284]	; (8003a54 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	2b04      	cmp	r3, #4
 800393a:	d14e      	bne.n	80039da <HAL_TIM_PeriodElapsedCallback+0xf2>
			mag_counter = 0;
 800393c:	4b45      	ldr	r3, [pc, #276]	; (8003a54 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800393e:	2200      	movs	r2, #0
 8003940:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 8003942:	4a45      	ldr	r2, [pc, #276]	; (8003a58 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8003944:	4945      	ldr	r1, [pc, #276]	; (8003a5c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003946:	4846      	ldr	r0, [pc, #280]	; (8003a60 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8003948:	f7fd fc80 	bl	800124c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 800394c:	4b44      	ldr	r3, [pc, #272]	; (8003a60 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800394e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003952:	4a42      	ldr	r2, [pc, #264]	; (8003a5c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8003954:	f9b2 1000 	ldrsh.w	r1, [r2]
 8003958:	4a3f      	ldr	r2, [pc, #252]	; (8003a58 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800395a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe ff82 	bl	8002868 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 8003964:	4b3f      	ldr	r3, [pc, #252]	; (8003a64 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003966:	f9b3 3000 	ldrsh.w	r3, [r3]
 800396a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
			mag[1] = MAG_Y_CALIB;
 800396e:	4b3e      	ldr	r3, [pc, #248]	; (8003a68 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003970:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003974:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			mag[2] = MAG_Z_CALIB;
 8003978:	4b3c      	ldr	r3, [pc, #240]	; (8003a6c <HAL_TIM_PeriodElapsedCallback+0x184>)
 800397a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800397e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

			int16_t acc[3];
			acc[0] = accX;
 8003982:	4b3b      	ldr	r3, [pc, #236]	; (8003a70 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f7fd fbb0 	bl	80010ec <__aeabi_f2iz>
 800398c:	4603      	mov	r3, r0
 800398e:	b21b      	sxth	r3, r3
 8003990:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			acc[1] = accY;
 8003994:	4b37      	ldr	r3, [pc, #220]	; (8003a74 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fd fba7 	bl	80010ec <__aeabi_f2iz>
 800399e:	4603      	mov	r3, r0
 80039a0:	b21b      	sxth	r3, r3
 80039a2:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			acc[2] = accZ;
 80039a6:	4b34      	ldr	r3, [pc, #208]	; (8003a78 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fd fb9e 	bl	80010ec <__aeabi_f2iz>
 80039b0:	4603      	mov	r3, r0
 80039b2:	b21b      	sxth	r3, r3
 80039b4:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
			euler_angles = DCM2Euler(acc, mag);
 80039b8:	4c30      	ldr	r4, [pc, #192]	; (8003a7c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80039ba:	f107 0320 	add.w	r3, r7, #32
 80039be:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 80039c2:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7ff fca2 	bl	8003310 <_Z9DCM2EulerPsS_>
 80039cc:	4623      	mov	r3, r4
 80039ce:	f107 0220 	add.w	r2, r7, #32
 80039d2:	6810      	ldr	r0, [r2, #0]
 80039d4:	6851      	ldr	r1, [r2, #4]
 80039d6:	6892      	ldr	r2, [r2, #8]
 80039d8:	c307      	stmia	r3!, {r0, r1, r2}


		}

		if(camera_counter == 40) {
 80039da:	4b1d      	ldr	r3, [pc, #116]	; (8003a50 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	2b28      	cmp	r3, #40	; 0x28
 80039e0:	d125      	bne.n	8003a2e <HAL_TIM_PeriodElapsedCallback+0x146>
			  camera_counter = 0;
 80039e2:	4b1b      	ldr	r3, [pc, #108]	; (8003a50 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 80039e8:	4b25      	ldr	r3, [pc, #148]	; (8003a80 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80039ea:	4a26      	ldr	r2, [pc, #152]	; (8003a84 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80039ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80039ee:	c303      	stmia	r3!, {r0, r1}
 80039f0:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 80039f2:	4b24      	ldr	r3, [pc, #144]	; (8003a84 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80039f4:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 80039f8:	b21b      	sxth	r3, r3
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7fd f946 	bl	8000c8c <__aeabi_i2f>
 8003a00:	4603      	mov	r3, r0
 8003a02:	4921      	ldr	r1, [pc, #132]	; (8003a88 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fd fa49 	bl	8000e9c <__aeabi_fdiv>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b1f      	ldr	r3, [pc, #124]	; (8003a8c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003a10:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

			  if(!cam_data.detected) {
 8003a14:	4b1b      	ldr	r3, [pc, #108]	; (8003a84 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d104      	bne.n	8003a26 <HAL_TIM_PeriodElapsedCallback+0x13e>
				  EKF.Qc = 9e9;
 8003a1c:	4b1b      	ldr	r3, [pc, #108]	; (8003a8c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003a1e:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8003a20:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
 8003a24:	e003      	b.n	8003a2e <HAL_TIM_PeriodElapsedCallback+0x146>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 8003a26:	4b19      	ldr	r3, [pc, #100]	; (8003a8c <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8003a28:	4a1a      	ldr	r2, [pc, #104]	; (8003a94 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8003a2a:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
			  }
		}

		if(get_ucounter() == 1) {
 8003a2e:	f7fe faf3 	bl	8002018 <get_ucounter>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	bf0c      	ite	eq
 8003a38:	2301      	moveq	r3, #1
 8003a3a:	2300      	movne	r3, #0
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d02a      	beq.n	8003a98 <HAL_TIM_PeriodElapsedCallback+0x1b0>
			request_range();
 8003a42:	f7fe fa95 	bl	8001f70 <request_range>
 8003a46:	e0ee      	b.n	8003c26 <HAL_TIM_PeriodElapsedCallback+0x33e>
 8003a48:	20001aa8 	.word	0x20001aa8
 8003a4c:	20001764 	.word	0x20001764
 8003a50:	20001766 	.word	0x20001766
 8003a54:	20001768 	.word	0x20001768
 8003a58:	200017e4 	.word	0x200017e4
 8003a5c:	200017e2 	.word	0x200017e2
 8003a60:	200017e0 	.word	0x200017e0
 8003a64:	200017e6 	.word	0x200017e6
 8003a68:	200017e8 	.word	0x200017e8
 8003a6c:	200017ea 	.word	0x200017ea
 8003a70:	200008d8 	.word	0x200008d8
 8003a74:	200008dc 	.word	0x200008dc
 8003a78:	200008e0 	.word	0x200008e0
 8003a7c:	200017d4 	.word	0x200017d4
 8003a80:	200017c8 	.word	0x200017c8
 8003a84:	200017bc 	.word	0x200017bc
 8003a88:	42c80000 	.word	0x42c80000
 8003a8c:	20000c98 	.word	0x20000c98
 8003a90:	50061c46 	.word	0x50061c46
 8003a94:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 8003a98:	f7fe fabe 	bl	8002018 <get_ucounter>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b14      	cmp	r3, #20
 8003aa0:	bf0c      	ite	eq
 8003aa2:	2301      	moveq	r3, #1
 8003aa4:	2300      	movne	r3, #0
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 80bc 	beq.w	8003c26 <HAL_TIM_PeriodElapsedCallback+0x33e>

		  sonar_range = getRange();
 8003aae:	f7fe fa79 	bl	8001fa4 <getRange>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4b72      	ldr	r3, [pc, #456]	; (8003c80 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8003ab8:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8003aba:	4b72      	ldr	r3, [pc, #456]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a72      	ldr	r2, [pc, #456]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003ac0:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 8003ac2:	4b72      	ldr	r3, [pc, #456]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a72      	ldr	r2, [pc, #456]	; (8003c90 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003ac8:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8003aca:	4b72      	ldr	r3, [pc, #456]	; (8003c94 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4972      	ldr	r1, [pc, #456]	; (8003c98 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7fd f92f 	bl	8000d34 <__aeabi_fmul>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7fe fb13 	bl	8002104 <_ZSt3absf>
 8003ade:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8003ae2:	4b6c      	ldr	r3, [pc, #432]	; (8003c94 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	496c      	ldr	r1, [pc, #432]	; (8003c98 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7fd f923 	bl	8000d34 <__aeabi_fmul>
 8003aee:	4603      	mov	r3, r0
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fe fb07 	bl	8002104 <_ZSt3absf>
 8003af6:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 8003afa:	4b61      	ldr	r3, [pc, #388]	; (8003c80 <HAL_TIM_PeriodElapsedCallback+0x398>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd f8c0 	bl	8000c84 <__aeabi_ui2f>
 8003b04:	4603      	mov	r3, r0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fc fc86 	bl	8000418 <__aeabi_f2d>
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	4b62      	ldr	r3, [pc, #392]	; (8003c9c <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8003b12:	f7fc fe03 	bl	800071c <__aeabi_ddiv>
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	4614      	mov	r4, r2
 8003b1c:	461d      	mov	r5, r3
 8003b1e:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8003b22:	f7fe f96d 	bl	8001e00 <_ZSt3cosf>
 8003b26:	4603      	mov	r3, r0
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fc fc75 	bl	8000418 <__aeabi_f2d>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4620      	mov	r0, r4
 8003b34:	4629      	mov	r1, r5
 8003b36:	f7fc fcc7 	bl	80004c8 <__aeabi_dmul>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4614      	mov	r4, r2
 8003b40:	461d      	mov	r5, r3
 8003b42:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8003b46:	f7fe f95b 	bl	8001e00 <_ZSt3cosf>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fc fc63 	bl	8000418 <__aeabi_f2d>
 8003b52:	4602      	mov	r2, r0
 8003b54:	460b      	mov	r3, r1
 8003b56:	4620      	mov	r0, r4
 8003b58:	4629      	mov	r1, r5
 8003b5a:	f7fc fcb5 	bl	80004c8 <__aeabi_dmul>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4610      	mov	r0, r2
 8003b64:	4619      	mov	r1, r3
 8003b66:	f7fc ff87 	bl	8000a78 <__aeabi_d2f>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	4a45      	ldr	r2, [pc, #276]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003b6e:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 8003b70:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8003b74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 8003b78:	4b42      	ldr	r3, [pc, #264]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a42      	ldr	r2, [pc, #264]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003b7e:	6812      	ldr	r2, [r2, #0]
 8003b80:	4611      	mov	r1, r2
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc ffcc 	bl	8000b20 <__aeabi_fsub>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7fd f984 	bl	8000e9c <__aeabi_fdiv>
 8003b94:	4603      	mov	r3, r0
 8003b96:	461a      	mov	r2, r3
 8003b98:	4b3c      	ldr	r3, [pc, #240]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003b9a:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 8003b9c:	4b3b      	ldr	r3, [pc, #236]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f7fe faaf 	bl	8002104 <_ZSt3absf>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2201      	movs	r2, #1
 8003baa:	4614      	mov	r4, r2
 8003bac:	493c      	ldr	r1, [pc, #240]	; (8003ca0 <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fd fa7c 	bl	80010ac <__aeabi_fcmpgt>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <HAL_TIM_PeriodElapsedCallback+0x2d6>
 8003bba:	2300      	movs	r3, #0
 8003bbc:	461c      	mov	r4, r3
 8003bbe:	b2e3      	uxtb	r3, r4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d007      	beq.n	8003bd4 <HAL_TIM_PeriodElapsedCallback+0x2ec>
			  sonar_alt = sonar_alt_;
 8003bc4:	4b30      	ldr	r3, [pc, #192]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a2e      	ldr	r2, [pc, #184]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003bca:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8003bcc:	4b30      	ldr	r3, [pc, #192]	; (8003c90 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2e      	ldr	r2, [pc, #184]	; (8003c8c <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003bd2:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8003bd4:	4b2b      	ldr	r3, [pc, #172]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4932      	ldr	r1, [pc, #200]	; (8003ca4 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd fa66 	bl	80010ac <__aeabi_fcmpgt>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10c      	bne.n	8003c00 <HAL_TIM_PeriodElapsedCallback+0x318>
 8003be6:	4b27      	ldr	r3, [pc, #156]	; (8003c84 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fc fc14 	bl	8000418 <__aeabi_f2d>
 8003bf0:	a321      	add	r3, pc, #132	; (adr r3, 8003c78 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf6:	f7fc fed9 	bl	80009ac <__aeabi_dcmplt>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d008      	beq.n	8003c12 <HAL_TIM_PeriodElapsedCallback+0x32a>
			  EKF.Qs = 9e9;
 8003c00:	4b29      	ldr	r3, [pc, #164]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003c02:	4a2a      	ldr	r2, [pc, #168]	; (8003cac <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8003c04:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
			  EKF.salt = 50;
 8003c08:	4b27      	ldr	r3, [pc, #156]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003c0a:	4a29      	ldr	r2, [pc, #164]	; (8003cb0 <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 8003c0c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
 8003c10:	e009      	b.n	8003c26 <HAL_TIM_PeriodElapsedCallback+0x33e>
		  }

		  else {
			  EKF.Qs = 0.25;
 8003c12:	4b25      	ldr	r3, [pc, #148]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003c14:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8003c18:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
			  EKF.salt = 1;
 8003c1c:	4b22      	ldr	r3, [pc, #136]	; (8003ca8 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8003c1e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003c22:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
		  }


		}

		if(get_b_counter() == 1) {
 8003c26:	f7fd feff 	bl	8001a28 <get_b_counter>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	bf0c      	ite	eq
 8003c30:	2301      	moveq	r3, #1
 8003c32:	2300      	movne	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d002      	beq.n	8003c40 <HAL_TIM_PeriodElapsedCallback+0x358>
			write_ut();
 8003c3a:	f7fd fcf3 	bl	8001624 <write_ut>
 8003c3e:	e069      	b.n	8003d14 <HAL_TIM_PeriodElapsedCallback+0x42c>
		}

		else if(get_b_counter() == 5) { //5 ms
 8003c40:	f7fd fef2 	bl	8001a28 <get_b_counter>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b05      	cmp	r3, #5
 8003c48:	bf0c      	ite	eq
 8003c4a:	2301      	moveq	r3, #1
 8003c4c:	2300      	movne	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d031      	beq.n	8003cb8 <HAL_TIM_PeriodElapsedCallback+0x3d0>
			bmp.uncomp.temp = read_ut ();
 8003c54:	f7fd fcfe 	bl	8001654 <read_ut>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7fd f816 	bl	8000c8c <__aeabi_i2f>
 8003c60:	4603      	mov	r3, r0
 8003c62:	4a14      	ldr	r2, [pc, #80]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8003c64:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 8003c66:	4813      	ldr	r0, [pc, #76]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8003c68:	f7fd fd0e 	bl	8001688 <get_temp>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	4a11      	ldr	r2, [pc, #68]	; (8003cb4 <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8003c70:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 8003c72:	f7fd fd61 	bl	8001738 <write_up>
 8003c76:	e04d      	b.n	8003d14 <HAL_TIM_PeriodElapsedCallback+0x42c>
 8003c78:	33333333 	.word	0x33333333
 8003c7c:	3fd33333 	.word	0x3fd33333
 8003c80:	20001760 	.word	0x20001760
 8003c84:	20001750 	.word	0x20001750
 8003c88:	20001754 	.word	0x20001754
 8003c8c:	20001758 	.word	0x20001758
 8003c90:	2000175c 	.word	0x2000175c
 8003c94:	2000092c 	.word	0x2000092c
 8003c98:	3c8e8a72 	.word	0x3c8e8a72
 8003c9c:	40590000 	.word	0x40590000
 8003ca0:	40e00000 	.word	0x40e00000
 8003ca4:	40c00000 	.word	0x40c00000
 8003ca8:	20000c98 	.word	0x20000c98
 8003cac:	50061c46 	.word	0x50061c46
 8003cb0:	42480000 	.word	0x42480000
 8003cb4:	2000176c 	.word	0x2000176c
		}

		else if(get_b_counter() == 12) { //
 8003cb8:	f7fd feb6 	bl	8001a28 <get_b_counter>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b0c      	cmp	r3, #12
 8003cc0:	bf0c      	ite	eq
 8003cc2:	2301      	moveq	r3, #1
 8003cc4:	2300      	movne	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d023      	beq.n	8003d14 <HAL_TIM_PeriodElapsedCallback+0x42c>
			bmp.uncomp.press = read_up (bmp.oss);
 8003ccc:	4ba3      	ldr	r3, [pc, #652]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003cce:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003cd0:	f7fd fd52 	bl	8001778 <read_up>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4aa1      	ldr	r2, [pc, #644]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003cd8:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 8003cda:	4ea0      	ldr	r6, [pc, #640]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003cdc:	466d      	mov	r5, sp
 8003cde:	f106 0410 	add.w	r4, r6, #16
 8003ce2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cea:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003cee:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003cf2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003cf6:	f7fd fd6d 	bl	80017d4 <get_pressure>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	4a97      	ldr	r2, [pc, #604]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003cfe:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8003d00:	4896      	ldr	r0, [pc, #600]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003d02:	f7fd fe35 	bl	8001970 <get_altitude>
 8003d06:	4603      	mov	r3, r0
 8003d08:	4a94      	ldr	r2, [pc, #592]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003d0a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 8003d0c:	4b93      	ldr	r3, [pc, #588]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d10:	4a93      	ldr	r2, [pc, #588]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003d12:	6013      	str	r3, [r2, #0]


		}
#endif

		if(controller_counter == CONTROLLER_RATE) { //5 ms || 200 Hz
 8003d14:	4b93      	ldr	r3, [pc, #588]	; (8003f64 <HAL_TIM_PeriodElapsedCallback+0x67c>)
 8003d16:	881b      	ldrh	r3, [r3, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	f040 8340 	bne.w	800439e <HAL_TIM_PeriodElapsedCallback+0xab6>
			_controller_timer = controller_timer;
 8003d1e:	4b92      	ldr	r3, [pc, #584]	; (8003f68 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a92      	ldr	r2, [pc, #584]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003d24:	6013      	str	r3, [r2, #0]
			controller_timer = HAL_GetTick();
 8003d26:	f002 fa6f 	bl	8006208 <HAL_GetTick>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	4b8e      	ldr	r3, [pc, #568]	; (8003f68 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003d30:	601a      	str	r2, [r3, #0]
			controller_timer_dif = controller_timer-_controller_timer;
 8003d32:	4b8d      	ldr	r3, [pc, #564]	; (8003f68 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	4b8d      	ldr	r3, [pc, #564]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	4a8c      	ldr	r2, [pc, #560]	; (8003f70 <HAL_TIM_PeriodElapsedCallback+0x688>)
 8003d3e:	6013      	str	r3, [r2, #0]
			controller_counter = 0;
 8003d40:	4b88      	ldr	r3, [pc, #544]	; (8003f64 <HAL_TIM_PeriodElapsedCallback+0x67c>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	801a      	strh	r2, [r3, #0]


#ifdef UAV1

		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 8003d46:	201d      	movs	r0, #29
 8003d48:	f7ff fa26 	bl	8003198 <_Z7GyroOkuh>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7fc ff9c 	bl	8000c8c <__aeabi_i2f>
 8003d54:	4602      	mov	r2, r0
 8003d56:	4b87      	ldr	r3, [pc, #540]	; (8003f74 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	f7fc fedf 	bl	8000b20 <__aeabi_fsub>
 8003d62:	4603      	mov	r3, r0
 8003d64:	4984      	ldr	r1, [pc, #528]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fd f898 	bl	8000e9c <__aeabi_fdiv>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4b82      	ldr	r3, [pc, #520]	; (8003f7c <HAL_TIM_PeriodElapsedCallback+0x694>)
 8003d72:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8003d74:	201f      	movs	r0, #31
 8003d76:	f7ff fa0f 	bl	8003198 <_Z7GyroOkuh>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7fc ff85 	bl	8000c8c <__aeabi_i2f>
 8003d82:	4602      	mov	r2, r0
 8003d84:	4b7e      	ldr	r3, [pc, #504]	; (8003f80 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4619      	mov	r1, r3
 8003d8a:	4610      	mov	r0, r2
 8003d8c:	f7fc fec8 	bl	8000b20 <__aeabi_fsub>
 8003d90:	4603      	mov	r3, r0
 8003d92:	4979      	ldr	r1, [pc, #484]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fd f881 	bl	8000e9c <__aeabi_fdiv>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	4b79      	ldr	r3, [pc, #484]	; (8003f84 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8003da0:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8003da2:	2021      	movs	r0, #33	; 0x21
 8003da4:	f7ff f9f8 	bl	8003198 <_Z7GyroOkuh>
 8003da8:	4603      	mov	r3, r0
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fc ff6e 	bl	8000c8c <__aeabi_i2f>
 8003db0:	4602      	mov	r2, r0
 8003db2:	4b75      	ldr	r3, [pc, #468]	; (8003f88 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4619      	mov	r1, r3
 8003db8:	4610      	mov	r0, r2
 8003dba:	f7fc feb1 	bl	8000b20 <__aeabi_fsub>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	496d      	ldr	r1, [pc, #436]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x690>)
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fd f86a 	bl	8000e9c <__aeabi_fdiv>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	4b6f      	ldr	r3, [pc, #444]	; (8003f8c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8003dce:	601a      	str	r2, [r3, #0]
		  //gyroX_a_x = (GyroOku(GYRO_X_ADDR)-gyro_e_x)/14.375;
		  //gyroX_a += gyroX_a_x * st;

#ifdef BMO_DEBUG
		  v = bno055_getVectorEuler();
 8003dd0:	4c6f      	ldr	r4, [pc, #444]	; (8003f90 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003dd2:	463b      	mov	r3, r7
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fd ffd8 	bl	8001d8a <bno055_getVectorEuler>
 8003dda:	4625      	mov	r5, r4
 8003ddc:	463c      	mov	r4, r7
 8003dde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003de0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003de2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003de6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		  bno_dat.x = v.y+3;
 8003dea:	4b69      	ldr	r3, [pc, #420]	; (8003f90 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003dec:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	4b67      	ldr	r3, [pc, #412]	; (8003f94 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8003df6:	f7fc f9b1 	bl	800015c <__adddf3>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	4966      	ldr	r1, [pc, #408]	; (8003f98 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8003e00:	e9c1 2302 	strd	r2, r3, [r1, #8]
		  bno_dat.y = v.z-10;
 8003e04:	4b62      	ldr	r3, [pc, #392]	; (8003f90 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003e06:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8003e0a:	f04f 0200 	mov.w	r2, #0
 8003e0e:	4b63      	ldr	r3, [pc, #396]	; (8003f9c <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 8003e10:	f7fc f9a2 	bl	8000158 <__aeabi_dsub>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	495f      	ldr	r1, [pc, #380]	; (8003f98 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8003e1a:	e9c1 2304 	strd	r2, r3, [r1, #16]
		  bno_dat.z = v.x;
 8003e1e:	4b5c      	ldr	r3, [pc, #368]	; (8003f90 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003e20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003e24:	495c      	ldr	r1, [pc, #368]	; (8003f98 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 8003e26:	e9c1 2306 	strd	r2, r3, [r1, #24]

		  bno055_vector_t gv = bno055_getVectorGyroscope();
 8003e2a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fd ff9e 	bl	8001d70 <bno055_getVectorGyroscope>
		  bno_gyro.x = -gv.y;
 8003e34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e38:	4692      	mov	sl, r2
 8003e3a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8003e3e:	4b58      	ldr	r3, [pc, #352]	; (8003fa0 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003e40:	e9c3 ab02 	strd	sl, fp, [r3, #8]
		  bno_gyro.y = -gv.x;
 8003e44:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e48:	4690      	mov	r8, r2
 8003e4a:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003e4e:	4b54      	ldr	r3, [pc, #336]	; (8003fa0 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003e50:	e9c3 8904 	strd	r8, r9, [r3, #16]
		  bno_gyro.z =  gv.z;
 8003e54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003e58:	4951      	ldr	r1, [pc, #324]	; (8003fa0 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 8003e5a:	e9c1 2306 	strd	r2, r3, [r1, #24]
#endif

		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8003e5e:	4b47      	ldr	r3, [pc, #284]	; (8003f7c <HAL_TIM_PeriodElapsedCallback+0x694>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a50      	ldr	r2, [pc, #320]	; (8003fa4 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003e64:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		  EKF.gyro[1] = -1*gyroY;
 8003e68:	4b46      	ldr	r3, [pc, #280]	; (8003f84 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e70:	4a4c      	ldr	r2, [pc, #304]	; (8003fa4 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003e72:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
		  EKF.gyro[2] = gyroZ;
 8003e76:	4b45      	ldr	r3, [pc, #276]	; (8003f8c <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a4a      	ldr	r2, [pc, #296]	; (8003fa4 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 8003e7c:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c


		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8003e80:	2032      	movs	r0, #50	; 0x32
 8003e82:	f7ff fa0f 	bl	80032a4 <_Z6AccOkuh>
 8003e86:	4603      	mov	r3, r0
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fc feff 	bl	8000c8c <__aeabi_i2f>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	4a45      	ldr	r2, [pc, #276]	; (8003fa8 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003e92:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8003e94:	2034      	movs	r0, #52	; 0x34
 8003e96:	f7ff fa05 	bl	80032a4 <_Z6AccOkuh>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7fc fef5 	bl	8000c8c <__aeabi_i2f>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	4a41      	ldr	r2, [pc, #260]	; (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8003ea6:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8003ea8:	2036      	movs	r0, #54	; 0x36
 8003eaa:	f7ff f9fb 	bl	80032a4 <_Z6AccOkuh>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fc feeb 	bl	8000c8c <__aeabi_i2f>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	4a3d      	ldr	r2, [pc, #244]	; (8003fb0 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8003eba:	6013      	str	r3, [r2, #0]
//		  accX = (1+Sx) * accX + bx;
//		  accY = (1+Sy) * accY + by;
//		  accZ = (1+Sz) * accZ + bz;


		  float g = 9.81;
 8003ebc:	4b3d      	ldr	r3, [pc, #244]	; (8003fb4 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8003ebe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		  //m/s^2
		  accXc = (float)accX* ACC_SCALE*g;
 8003ec2:	4b39      	ldr	r3, [pc, #228]	; (8003fa8 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	493c      	ldr	r1, [pc, #240]	; (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7fc ff33 	bl	8000d34 <__aeabi_fmul>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7fc ff2d 	bl	8000d34 <__aeabi_fmul>
 8003eda:	4603      	mov	r3, r0
 8003edc:	461a      	mov	r2, r3
 8003ede:	4b37      	ldr	r3, [pc, #220]	; (8003fbc <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8003ee0:	601a      	str	r2, [r3, #0]
		  accYc = (float)accY* ACC_SCALE*g;
 8003ee2:	4b32      	ldr	r3, [pc, #200]	; (8003fac <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4934      	ldr	r1, [pc, #208]	; (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7fc ff23 	bl	8000d34 <__aeabi_fmul>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7fc ff1d 	bl	8000d34 <__aeabi_fmul>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	4b30      	ldr	r3, [pc, #192]	; (8003fc0 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8003f00:	601a      	str	r2, [r3, #0]
		  accZc = (float)accZ* ACC_SCALE*g;
 8003f02:	4b2b      	ldr	r3, [pc, #172]	; (8003fb0 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	492c      	ldr	r1, [pc, #176]	; (8003fb8 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fc ff13 	bl	8000d34 <__aeabi_fmul>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fc ff0d 	bl	8000d34 <__aeabi_fmul>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b29      	ldr	r3, [pc, #164]	; (8003fc4 <HAL_TIM_PeriodElapsedCallback+0x6dc>)
 8003f20:	601a      	str	r2, [r3, #0]

		  accXc = Sx * (accXc - bx);
 8003f22:	4b26      	ldr	r3, [pc, #152]	; (8003fbc <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4928      	ldr	r1, [pc, #160]	; (8003fc8 <HAL_TIM_PeriodElapsedCallback+0x6e0>)
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fc fdfb 	bl	8000b24 <__addsf3>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	4926      	ldr	r1, [pc, #152]	; (8003fcc <HAL_TIM_PeriodElapsedCallback+0x6e4>)
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fc fefe 	bl	8000d34 <__aeabi_fmul>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	4b1f      	ldr	r3, [pc, #124]	; (8003fbc <HAL_TIM_PeriodElapsedCallback+0x6d4>)
 8003f3e:	601a      	str	r2, [r3, #0]
		  accYc = Sy * (accYc - by);
 8003f40:	4b1f      	ldr	r3, [pc, #124]	; (8003fc0 <HAL_TIM_PeriodElapsedCallback+0x6d8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4922      	ldr	r1, [pc, #136]	; (8003fd0 <HAL_TIM_PeriodElapsedCallback+0x6e8>)
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fc fdea 	bl	8000b20 <__aeabi_fsub>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4921      	ldr	r1, [pc, #132]	; (8003fd4 <HAL_TIM_PeriodElapsedCallback+0x6ec>)
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fc feef 	bl	8000d34 <__aeabi_fmul>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	e03d      	b.n	8003fd8 <HAL_TIM_PeriodElapsedCallback+0x6f0>
 8003f5c:	2000176c 	.word	0x2000176c
 8003f60:	2000174c 	.word	0x2000174c
 8003f64:	20001764 	.word	0x20001764
 8003f68:	200017b0 	.word	0x200017b0
 8003f6c:	200017b4 	.word	0x200017b4
 8003f70:	200017b8 	.word	0x200017b8
 8003f74:	200008f0 	.word	0x200008f0
 8003f78:	41660000 	.word	0x41660000
 8003f7c:	200008cc 	.word	0x200008cc
 8003f80:	200008f4 	.word	0x200008f4
 8003f84:	200008d0 	.word	0x200008d0
 8003f88:	200008f8 	.word	0x200008f8
 8003f8c:	200008d4 	.word	0x200008d4
 8003f90:	200017f8 	.word	0x200017f8
 8003f94:	40080000 	.word	0x40080000
 8003f98:	20001818 	.word	0x20001818
 8003f9c:	40240000 	.word	0x40240000
 8003fa0:	20001838 	.word	0x20001838
 8003fa4:	20000c98 	.word	0x20000c98
 8003fa8:	200008d8 	.word	0x200008d8
 8003fac:	200008dc 	.word	0x200008dc
 8003fb0:	200008e0 	.word	0x200008e0
 8003fb4:	411cf5c3 	.word	0x411cf5c3
 8003fb8:	3bff9724 	.word	0x3bff9724
 8003fbc:	200008e4 	.word	0x200008e4
 8003fc0:	200008e8 	.word	0x200008e8
 8003fc4:	200008ec 	.word	0x200008ec
 8003fc8:	3eb33333 	.word	0x3eb33333
 8003fcc:	3f81b717 	.word	0x3f81b717
 8003fd0:	3dcccccd 	.word	0x3dcccccd
 8003fd4:	3f842c3d 	.word	0x3f842c3d
 8003fd8:	4b6f      	ldr	r3, [pc, #444]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8003fda:	601a      	str	r2, [r3, #0]
		  accZc = Sz * (accZc - bz);
 8003fdc:	4b6f      	ldr	r3, [pc, #444]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	496f      	ldr	r1, [pc, #444]	; (80041a0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fc fd9c 	bl	8000b20 <__aeabi_fsub>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	496e      	ldr	r1, [pc, #440]	; (80041a4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fc fea1 	bl	8000d34 <__aeabi_fmul>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4b69      	ldr	r3, [pc, #420]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 8003ff8:	601a      	str	r2, [r3, #0]

		  accXc = EKF.accx_lpf.Run(accXc);
 8003ffa:	4b6b      	ldr	r3, [pc, #428]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4619      	mov	r1, r3
 8004000:	486a      	ldr	r0, [pc, #424]	; (80041ac <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8004002:	f009 fe0c 	bl	800dc1e <_ZN3lpf3RunEf>
 8004006:	4603      	mov	r3, r0
 8004008:	4a67      	ldr	r2, [pc, #412]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800400a:	6013      	str	r3, [r2, #0]
		  accYc = EKF.accy_lpf.Run(accYc);
 800400c:	4b62      	ldr	r3, [pc, #392]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4619      	mov	r1, r3
 8004012:	4867      	ldr	r0, [pc, #412]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8004014:	f009 fe03 	bl	800dc1e <_ZN3lpf3RunEf>
 8004018:	4603      	mov	r3, r0
 800401a:	4a5f      	ldr	r2, [pc, #380]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 800401c:	6013      	str	r3, [r2, #0]
		  accZc = EKF.accz_lpf.Run(accZc);
 800401e:	4b5f      	ldr	r3, [pc, #380]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4619      	mov	r1, r3
 8004024:	4863      	ldr	r0, [pc, #396]	; (80041b4 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 8004026:	f009 fdfa 	bl	800dc1e <_ZN3lpf3RunEf>
 800402a:	4603      	mov	r3, r0
 800402c:	4a5b      	ldr	r2, [pc, #364]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 800402e:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accXc;// - AccXh;
 8004030:	4b5d      	ldr	r3, [pc, #372]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a60      	ldr	r2, [pc, #384]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004036:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
		  EKF.acc[1] = accYc;// - AccYh;
 800403a:	4b57      	ldr	r3, [pc, #348]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a5e      	ldr	r2, [pc, #376]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004040:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
		  EKF.acc[2] = accZc;// - AccZh;
 8004044:	4b55      	ldr	r3, [pc, #340]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a5b      	ldr	r2, [pc, #364]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 800404a:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
		  //Check if healty acc

		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as


		  float roll_r  = deg2rad*EKF.state.angles[0];
 800404e:	4b5a      	ldr	r3, [pc, #360]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004050:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8004054:	4959      	ldr	r1, [pc, #356]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8004056:	4618      	mov	r0, r3
 8004058:	f7fc fe6c 	bl	8000d34 <__aeabi_fmul>
 800405c:	4603      	mov	r3, r0
 800405e:	67fb      	str	r3, [r7, #124]	; 0x7c
		  float pitch_r = deg2rad*EKF.state.angles[1];
 8004060:	4b55      	ldr	r3, [pc, #340]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004062:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 8004066:	4955      	ldr	r1, [pc, #340]	; (80041bc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc fe63 	bl	8000d34 <__aeabi_fmul>
 800406e:	4603      	mov	r3, r0
 8004070:	67bb      	str	r3, [r7, #120]	; 0x78
//		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
//		  EKF.accYm = accYm;
//		  EKF.acc_pos_x = accXm;
//		  EKF.acc_pos_y = -accYm;

		  EKF.sonar_alt = sonar_alt;
 8004072:	4b53      	ldr	r3, [pc, #332]	; (80041c0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a50      	ldr	r2, [pc, #320]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004078:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280
		  EKF.baro_alt = baro_alt;
 800407c:	4b51      	ldr	r3, [pc, #324]	; (80041c4 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a4d      	ldr	r2, [pc, #308]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004082:	f8c2 3284 	str.w	r3, [r2, #644]	; 0x284

//		  yaw_comp_prev = yaw_comp;
//		  yaw_comp = comp_filter(yaw_comp_prev, gyroZ, -1*euler_angles.yaw, EKF.armed);
//		  if(EKF.armed)
//			  yaw_unwrapped = unwrap_yaw2(yaw_comp, yaw_comp_prev);
		  EKF.yaw_acc  = -1*euler_angles.yaw;
 8004086:	4b50      	ldr	r3, [pc, #320]	; (80041c8 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800408e:	4a4a      	ldr	r2, [pc, #296]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004090:	f8c2 31e4 	str.w	r3, [r2, #484]	; 0x1e4
		  float acctop=sqrt(accXc*accXc+accYc*accYc+accZc*accZc);		//Toplam ivme
 8004094:	4b44      	ldr	r3, [pc, #272]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a43      	ldr	r2, [pc, #268]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800409a:	6812      	ldr	r2, [r2, #0]
 800409c:	4611      	mov	r1, r2
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fc fe48 	bl	8000d34 <__aeabi_fmul>
 80040a4:	4603      	mov	r3, r0
 80040a6:	461c      	mov	r4, r3
 80040a8:	4b3b      	ldr	r3, [pc, #236]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a3a      	ldr	r2, [pc, #232]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc fe3e 	bl	8000d34 <__aeabi_fmul>
 80040b8:	4603      	mov	r3, r0
 80040ba:	4619      	mov	r1, r3
 80040bc:	4620      	mov	r0, r4
 80040be:	f7fc fd31 	bl	8000b24 <__addsf3>
 80040c2:	4603      	mov	r3, r0
 80040c4:	461c      	mov	r4, r3
 80040c6:	4b35      	ldr	r3, [pc, #212]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a34      	ldr	r2, [pc, #208]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x8b4>)
 80040cc:	6812      	ldr	r2, [r2, #0]
 80040ce:	4611      	mov	r1, r2
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc fe2f 	bl	8000d34 <__aeabi_fmul>
 80040d6:	4603      	mov	r3, r0
 80040d8:	4619      	mov	r1, r3
 80040da:	4620      	mov	r0, r4
 80040dc:	f7fc fd22 	bl	8000b24 <__addsf3>
 80040e0:	4603      	mov	r3, r0
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe f840 	bl	8002168 <_ZSt4sqrtf>
 80040e8:	6778      	str	r0, [r7, #116]	; 0x74
		  if(acctop < (1+EKF.kalman_acc_thres) * g && acctop > (1-EKF.kalman_acc_thres) * g) {
 80040ea:	4b33      	ldr	r3, [pc, #204]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 80040ec:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80040f0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fc fd15 	bl	8000b24 <__addsf3>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8004100:	4618      	mov	r0, r3
 8004102:	f7fc fe17 	bl	8000d34 <__aeabi_fmul>
 8004106:	4603      	mov	r3, r0
 8004108:	4619      	mov	r1, r3
 800410a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800410c:	f7fc ffb0 	bl	8001070 <__aeabi_fcmplt>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d05a      	beq.n	80041cc <HAL_TIM_PeriodElapsedCallback+0x8e4>
 8004116:	4b28      	ldr	r3, [pc, #160]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004118:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800411c:	4619      	mov	r1, r3
 800411e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004122:	f7fc fcfd 	bl	8000b20 <__aeabi_fsub>
 8004126:	4603      	mov	r3, r0
 8004128:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800412c:	4618      	mov	r0, r3
 800412e:	f7fc fe01 	bl	8000d34 <__aeabi_fmul>
 8004132:	4603      	mov	r3, r0
 8004134:	4619      	mov	r1, r3
 8004136:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004138:	f7fc ffb8 	bl	80010ac <__aeabi_fcmpgt>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d044      	beq.n	80041cc <HAL_TIM_PeriodElapsedCallback+0x8e4>
			  if(abs(accXc) < g && abs(accYc) < g) {
 8004142:	4b19      	ldr	r3, [pc, #100]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4618      	mov	r0, r3
 8004148:	f7fd ffdc 	bl	8002104 <_ZSt3absf>
 800414c:	4603      	mov	r3, r0
 800414e:	4619      	mov	r1, r3
 8004150:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8004154:	f7fc ffaa 	bl	80010ac <__aeabi_fcmpgt>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00f      	beq.n	800417e <HAL_TIM_PeriodElapsedCallback+0x896>
 800415e:	4b0e      	ldr	r3, [pc, #56]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4618      	mov	r0, r3
 8004164:	f7fd ffce 	bl	8002104 <_ZSt3absf>
 8004168:	4603      	mov	r3, r0
 800416a:	4619      	mov	r1, r3
 800416c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8004170:	f7fc ff9c 	bl	80010ac <__aeabi_fcmpgt>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_TIM_PeriodElapsedCallback+0x896>
 800417a:	2301      	movs	r3, #1
 800417c:	e000      	b.n	8004180 <HAL_TIM_PeriodElapsedCallback+0x898>
 800417e:	2300      	movs	r3, #0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_TIM_PeriodElapsedCallback+0x8a6>
				  EKF.ekf_update = true;
 8004184:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
			  if(abs(accXc) < g && abs(accYc) < g) {
 800418c:	e022      	b.n	80041d4 <HAL_TIM_PeriodElapsedCallback+0x8ec>
			  }

			  else {
				  EKF.ekf_update = false;
 800418e:	4b0a      	ldr	r3, [pc, #40]	; (80041b8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8004190:	2200      	movs	r2, #0
 8004192:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
			  if(abs(accXc) < g && abs(accYc) < g) {
 8004196:	e01d      	b.n	80041d4 <HAL_TIM_PeriodElapsedCallback+0x8ec>
 8004198:	200008e8 	.word	0x200008e8
 800419c:	200008ec 	.word	0x200008ec
 80041a0:	3f666666 	.word	0x3f666666
 80041a4:	3f887c85 	.word	0x3f887c85
 80041a8:	200008e4 	.word	0x200008e4
 80041ac:	20000fe8 	.word	0x20000fe8
 80041b0:	20001010 	.word	0x20001010
 80041b4:	20001038 	.word	0x20001038
 80041b8:	20000c98 	.word	0x20000c98
 80041bc:	3c8e8a72 	.word	0x3c8e8a72
 80041c0:	20001750 	.word	0x20001750
 80041c4:	2000174c 	.word	0x2000174c
 80041c8:	200017d4 	.word	0x200017d4
			  }
		  }

		  else {
			  EKF.ekf_update = false;
 80041cc:	4b76      	ldr	r3, [pc, #472]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2199 	strb.w	r2, [r3, #409]	; 0x199
		  }

		  EKF.Run();
 80041d4:	4874      	ldr	r0, [pc, #464]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041d6:	f009 f813 	bl	800d200 <_ZN15Kalman_Filtresi3RunEv>


		  state.angles[0]  	  = EKF.state.angles[0];
 80041da:	4b73      	ldr	r3, [pc, #460]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041dc:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80041e0:	4a72      	ldr	r2, [pc, #456]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80041e2:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 80041e4:	4b70      	ldr	r3, [pc, #448]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041e6:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80041ea:	4a70      	ldr	r2, [pc, #448]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80041ec:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 80041ee:	4b6e      	ldr	r3, [pc, #440]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041f0:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
 80041f4:	4a6d      	ldr	r2, [pc, #436]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80041f6:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 80041f8:	4b6b      	ldr	r3, [pc, #428]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80041fa:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 80041fe:	4a6b      	ldr	r2, [pc, #428]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8004200:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8004202:	4b69      	ldr	r3, [pc, #420]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8004204:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8004208:	4a68      	ldr	r2, [pc, #416]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800420a:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 800420c:	4b66      	ldr	r3, [pc, #408]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 800420e:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8004212:	4a66      	ldr	r2, [pc, #408]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8004214:	6153      	str	r3, [r2, #20]
//
//		  state.rates[0] = bno_gyro.x;
//		  state.rates[1] = bno_gyro.y;
//		  state.rates[2] = bno_gyro.z;

		   checkMode(ch[MOD_CH-1]);
 8004216:	4b66      	ldr	r3, [pc, #408]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	4618      	mov	r0, r3
 800421c:	f7fe fc28 	bl	8002a70 <_Z9checkModei>

		   controller.z_vel = EKF.vz;
 8004220:	4b61      	ldr	r3, [pc, #388]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8004222:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8004226:	4a63      	ldr	r2, [pc, #396]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004228:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
		   controller.z = EKF.alt_gnd;
 800422c:	4b5e      	ldr	r3, [pc, #376]	; (80043a8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 800422e:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 8004232:	4a60      	ldr	r2, [pc, #384]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004234:	f8c2 31ac 	str.w	r3, [r2, #428]	; 0x1ac
//		   controller.x     = EKF.x;
//
//		   controller.vy	 = EKF.vy;
//		   controller.y     = EKF.y;

		  controller.state = state;
 8004238:	4b5e      	ldr	r3, [pc, #376]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 800423a:	4a5c      	ldr	r2, [pc, #368]	; (80043ac <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800423c:	f503 74ae 	add.w	r4, r3, #348	; 0x15c
 8004240:	4615      	mov	r5, r2
 8004242:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004244:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004246:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004248:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800424a:	682b      	ldr	r3, [r5, #0]
 800424c:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 800424e:	4b59      	ldr	r3, [pc, #356]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004250:	4a59      	ldr	r2, [pc, #356]	; (80043b8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 8004252:	f503 74c0 	add.w	r4, r3, #384	; 0x180
 8004256:	4615      	mov	r5, r2
 8004258:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800425a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800425c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800425e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004260:	682b      	ldr	r3, [r5, #0]
 8004262:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 8004264:	4b52      	ldr	r3, [pc, #328]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	4618      	mov	r0, r3
 800426a:	f7fc fd0f 	bl	8000c8c <__aeabi_i2f>
 800426e:	4603      	mov	r3, r0
 8004270:	4a50      	ldr	r2, [pc, #320]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004272:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		  controller.ch2 = ch[1];
 8004276:	4b4e      	ldr	r3, [pc, #312]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	4618      	mov	r0, r3
 800427c:	f7fc fd06 	bl	8000c8c <__aeabi_i2f>
 8004280:	4603      	mov	r3, r0
 8004282:	4a4c      	ldr	r2, [pc, #304]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004284:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0
		  controller.ch1 = ch[0];
 8004288:	4b49      	ldr	r3, [pc, #292]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4618      	mov	r0, r3
 800428e:	f7fc fcfd 	bl	8000c8c <__aeabi_i2f>
 8004292:	4603      	mov	r3, r0
 8004294:	4a47      	ldr	r2, [pc, #284]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004296:	f8c2 31d0 	str.w	r3, [r2, #464]	; 0x1d0
		  controller.Run();
 800429a:	4846      	ldr	r0, [pc, #280]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 800429c:	f007 fdf4 	bl	800be88 <_ZN10Controller3RunEv>



		  controller_output[0] = controller.controller_output_pwm[0];
 80042a0:	4b44      	ldr	r3, [pc, #272]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042a2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80042a6:	4a45      	ldr	r2, [pc, #276]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80042a8:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 80042aa:	4b42      	ldr	r3, [pc, #264]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042ac:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80042b0:	4a42      	ldr	r2, [pc, #264]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80042b2:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 80042b4:	4b3f      	ldr	r3, [pc, #252]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042b6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80042ba:	4a40      	ldr	r2, [pc, #256]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80042bc:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 80042be:	4b3d      	ldr	r3, [pc, #244]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042c0:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80042c4:	4a3d      	ldr	r2, [pc, #244]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80042c6:	60d3      	str	r3, [r2, #12]
#endif
		#ifdef UAV1

		  if(armed) {
 80042c8:	4b3d      	ldr	r3, [pc, #244]	; (80043c0 <HAL_TIM_PeriodElapsedCallback+0xad8>)
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d031      	beq.n	8004334 <HAL_TIM_PeriodElapsedCallback+0xa4c>



			  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 80042d0:	4b37      	ldr	r3, [pc, #220]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	f240 52db 	movw	r2, #1499	; 0x5db
 80042d8:	4293      	cmp	r3, r2
 80042da:	dc1a      	bgt.n	8004312 <HAL_TIM_PeriodElapsedCallback+0xa2a>
 80042dc:	4b34      	ldr	r3, [pc, #208]	; (80043b0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f240 424c 	movw	r2, #1100	; 0x44c
 80042e4:	4293      	cmp	r3, r2
 80042e6:	dd14      	ble.n	8004312 <HAL_TIM_PeriodElapsedCallback+0xa2a>

				  controller_output_2[0] = controller.controller_output_pwm2[0];
 80042e8:	4b32      	ldr	r3, [pc, #200]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042ea:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 80042ee:	4a35      	ldr	r2, [pc, #212]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 80042f0:	6013      	str	r3, [r2, #0]
				  controller_output_2[1] = controller.controller_output_pwm2[1];
 80042f2:	4b30      	ldr	r3, [pc, #192]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042f4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 80042f8:	4a32      	ldr	r2, [pc, #200]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 80042fa:	6053      	str	r3, [r2, #4]
				  controller_output_2[2] = controller.controller_output_pwm2[2];
 80042fc:	4b2d      	ldr	r3, [pc, #180]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 80042fe:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8004302:	4a30      	ldr	r2, [pc, #192]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8004304:	6093      	str	r3, [r2, #8]
				  controller_output_2[3] = controller.controller_output_pwm2[3];
 8004306:	4b2b      	ldr	r3, [pc, #172]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004308:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800430c:	4a2d      	ldr	r2, [pc, #180]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 800430e:	60d3      	str	r3, [r2, #12]
 8004310:	e020      	b.n	8004354 <HAL_TIM_PeriodElapsedCallback+0xa6c>

			  }

			  else {
				  controller_output_2[0] = 1000;
 8004312:	4b2c      	ldr	r3, [pc, #176]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8004314:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004318:	601a      	str	r2, [r3, #0]
				  controller_output_2[1] = 1000;
 800431a:	4b2a      	ldr	r3, [pc, #168]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 800431c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004320:	605a      	str	r2, [r3, #4]
				  controller_output_2[2] = 1000;
 8004322:	4b28      	ldr	r3, [pc, #160]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8004324:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004328:	609a      	str	r2, [r3, #8]
				  controller_output_2[3] = 1000;
 800432a:	4b26      	ldr	r3, [pc, #152]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 800432c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004330:	60da      	str	r2, [r3, #12]
 8004332:	e00f      	b.n	8004354 <HAL_TIM_PeriodElapsedCallback+0xa6c>
			  }

		  }

		  else {
			  controller_output_2[0] = 1000;
 8004334:	4b23      	ldr	r3, [pc, #140]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8004336:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800433a:	601a      	str	r2, [r3, #0]
			  controller_output_2[1] = 1000;
 800433c:	4b21      	ldr	r3, [pc, #132]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 800433e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004342:	605a      	str	r2, [r3, #4]
			  controller_output_2[2] = 1000;
 8004344:	4b1f      	ldr	r3, [pc, #124]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 8004346:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800434a:	609a      	str	r2, [r3, #8]
			  controller_output_2[3] = 1000;
 800434c:	4b1d      	ldr	r3, [pc, #116]	; (80043c4 <HAL_TIM_PeriodElapsedCallback+0xadc>)
 800434e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004352:	60da      	str	r2, [r3, #12]
		  }
		#endif

		  state_des.rates[0] = controller.roll_rate_des;
 8004354:	4b17      	ldr	r3, [pc, #92]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004356:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800435a:	4a17      	ldr	r2, [pc, #92]	; (80043b8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 800435c:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 800435e:	4b15      	ldr	r3, [pc, #84]	; (80043b4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8004360:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8004364:	4a14      	ldr	r2, [pc, #80]	; (80043b8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 8004366:	6113      	str	r3, [r2, #16]


		  TelemPack();
 8004368:	f7fe fd20 	bl	8002dac <_Z9TelemPackv>
		  CheckFailsafe();
 800436c:	f7fe fbf2 	bl	8002b54 <_Z13CheckFailsafev>
		  CheckSwarm();
 8004370:	f7fe fbb0 	bl	8002ad4 <_Z10CheckSwarmv>
		  PWMYaz();
 8004374:	f7ff f9c4 	bl	8003700 <_Z6PWMYazv>

		#ifdef UAV1
		  	  	//Pack motor outputs to nrf24 buffer.
		  	  	char nrf_buf[sizeof(struct pwm)];
		  	  	memcpy(nrf_buf,&telem_pack.pwm2,sizeof(struct pwm));
 8004378:	4a13      	ldr	r2, [pc, #76]	; (80043c8 <HAL_TIM_PeriodElapsedCallback+0xae0>)
 800437a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800437e:	f202 1205 	addw	r2, r2, #261	; 0x105
 8004382:	6810      	ldr	r0, [r2, #0]
 8004384:	6851      	ldr	r1, [r2, #4]
 8004386:	c303      	stmia	r3!, {r0, r1}
				NRF24_write(nrf_buf, sizeof(struct pwm));
 8004388:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800438c:	2108      	movs	r1, #8
 800438e:	4618      	mov	r0, r3
 8004390:	f000 fb4a 	bl	8004a28 <NRF24_write>
				HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8004394:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004398:	480c      	ldr	r0, [pc, #48]	; (80043cc <HAL_TIM_PeriodElapsedCallback+0xae4>)
 800439a:	f002 fc71 	bl	8006c80 <HAL_GPIO_TogglePin>
		  //SwitchMag();

		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		}
		}
	}
 800439e:	bf00      	nop
 80043a0:	3794      	adds	r7, #148	; 0x94
 80043a2:	46bd      	mov	sp, r7
 80043a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a8:	20000c98 	.word	0x20000c98
 80043ac:	2000092c 	.word	0x2000092c
 80043b0:	200016e0 	.word	0x200016e0
 80043b4:	20001060 	.word	0x20001060
 80043b8:	20000908 	.word	0x20000908
 80043bc:	200016b0 	.word	0x200016b0
 80043c0:	20001749 	.word	0x20001749
 80043c4:	200016c0 	.word	0x200016c0
 80043c8:	20000950 	.word	0x20000950
 80043cc:	40011000 	.word	0x40011000

080043d0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a55      	ldr	r2, [pc, #340]	; (8004530 <HAL_TIM_IC_CaptureCallback+0x160>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	f040 80a2 	bne.w	8004526 <HAL_TIM_IC_CaptureCallback+0x156>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	7f1b      	ldrb	r3, [r3, #28]
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	f040 809d 	bne.w	8004526 <HAL_TIM_IC_CaptureCallback+0x156>
	{
				IC_Val1 = IC_Val2;
 80043ec:	4b51      	ldr	r3, [pc, #324]	; (8004534 <HAL_TIM_IC_CaptureCallback+0x164>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a51      	ldr	r2, [pc, #324]	; (8004538 <HAL_TIM_IC_CaptureCallback+0x168>)
 80043f2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80043f4:	2108      	movs	r1, #8
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f006 f902 	bl	800a600 <HAL_TIM_ReadCapturedValue>
 80043fc:	4603      	mov	r3, r0
 80043fe:	461a      	mov	r2, r3
 8004400:	4b4c      	ldr	r3, [pc, #304]	; (8004534 <HAL_TIM_IC_CaptureCallback+0x164>)
 8004402:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8004404:	4b4b      	ldr	r3, [pc, #300]	; (8004534 <HAL_TIM_IC_CaptureCallback+0x164>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4b4b      	ldr	r3, [pc, #300]	; (8004538 <HAL_TIM_IC_CaptureCallback+0x168>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	4a4b      	ldr	r2, [pc, #300]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004410:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8004412:	4b4a      	ldr	r3, [pc, #296]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	0fdb      	lsrs	r3, r3, #31
 8004418:	b2db      	uxtb	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d006      	beq.n	800442c <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 800441e:	4b47      	ldr	r3, [pc, #284]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8004426:	33ff      	adds	r3, #255	; 0xff
 8004428:	4a44      	ldr	r2, [pc, #272]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800442a:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 800 && Diff <= 2000) {
 800442c:	4b43      	ldr	r3, [pc, #268]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8004434:	db06      	blt.n	8004444 <HAL_TIM_IC_CaptureCallback+0x74>
 8004436:	4b41      	ldr	r3, [pc, #260]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800443e:	dc01      	bgt.n	8004444 <HAL_TIM_IC_CaptureCallback+0x74>
 8004440:	2301      	movs	r3, #1
 8004442:	e000      	b.n	8004446 <HAL_TIM_IC_CaptureCallback+0x76>
 8004444:	2300      	movs	r3, #0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d01c      	beq.n	8004484 <HAL_TIM_IC_CaptureCallback+0xb4>
					#ifdef UAV1
						ch_[i] = ch[i];
 800444a:	4b3d      	ldr	r3, [pc, #244]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	b21b      	sxth	r3, r3
 8004450:	461a      	mov	r2, r3
 8004452:	4b3b      	ldr	r3, [pc, #236]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004454:	881b      	ldrh	r3, [r3, #0]
 8004456:	b21b      	sxth	r3, r3
 8004458:	4619      	mov	r1, r3
 800445a:	4b3a      	ldr	r3, [pc, #232]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 800445c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004460:	4a39      	ldr	r2, [pc, #228]	; (8004548 <HAL_TIM_IC_CaptureCallback+0x178>)
 8004462:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8004466:	4b36      	ldr	r3, [pc, #216]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004468:	881b      	ldrh	r3, [r3, #0]
 800446a:	b21b      	sxth	r3, r3
 800446c:	4619      	mov	r1, r3
 800446e:	4b33      	ldr	r3, [pc, #204]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a34      	ldr	r2, [pc, #208]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 8004474:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8004478:	4b34      	ldr	r3, [pc, #208]	; (800454c <HAL_TIM_IC_CaptureCallback+0x17c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	3301      	adds	r3, #1
 800447e:	4a33      	ldr	r2, [pc, #204]	; (800454c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	e015      	b.n	80044b0 <HAL_TIM_IC_CaptureCallback+0xe0>
						ch_count++;
					#endif

					}

					else if(Diff > CH0) {
 8004484:	4b2d      	ldr	r3, [pc, #180]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f241 3288 	movw	r2, #5000	; 0x1388
 800448c:	4293      	cmp	r3, r2
 800448e:	bfcc      	ite	gt
 8004490:	2301      	movgt	r3, #1
 8004492:	2300      	movle	r3, #0
 8004494:	b2db      	uxtb	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800449a:	4b29      	ldr	r3, [pc, #164]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 800449c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044a0:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 80044a2:	4b26      	ldr	r3, [pc, #152]	; (800453c <HAL_TIM_IC_CaptureCallback+0x16c>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a27      	ldr	r2, [pc, #156]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 80044a8:	6293      	str	r3, [r2, #40]	; 0x28
						sync = 1;
 80044aa:	4b29      	ldr	r3, [pc, #164]	; (8004550 <HAL_TIM_IC_CaptureCallback+0x180>)
 80044ac:	2201      	movs	r2, #1
 80044ae:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pwm2ang(ch[0]);
 80044b0:	4b24      	ldr	r3, [pc, #144]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fe fe90 	bl	80031dc <_Z7pwm2angt>
 80044bc:	4603      	mov	r3, r0
 80044be:	4a25      	ldr	r2, [pc, #148]	; (8004554 <HAL_TIM_IC_CaptureCallback+0x184>)
 80044c0:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pwm2ang(ch[1]);
 80044c2:	4b20      	ldr	r3, [pc, #128]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fe fe87 	bl	80031dc <_Z7pwm2angt>
 80044ce:	4603      	mov	r3, r0
 80044d0:	4a20      	ldr	r2, [pc, #128]	; (8004554 <HAL_TIM_IC_CaptureCallback+0x184>)
 80044d2:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 80044d4:	4b1f      	ldr	r3, [pc, #124]	; (8004554 <HAL_TIM_IC_CaptureCallback+0x184>)
 80044d6:	f04f 0200 	mov.w	r2, #0
 80044da:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pwm2rate(ch[3]);
 80044dc:	4b19      	ldr	r3, [pc, #100]	; (8004544 <HAL_TIM_IC_CaptureCallback+0x174>)
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fe feb6 	bl	8003254 <_Z8pwm2ratet>
 80044e8:	4603      	mov	r3, r0
 80044ea:	4a1a      	ldr	r2, [pc, #104]	; (8004554 <HAL_TIM_IC_CaptureCallback+0x184>)
 80044ec:	6153      	str	r3, [r2, #20]

				i++;
 80044ee:	4b14      	ldr	r3, [pc, #80]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	b21b      	sxth	r3, r3
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	3301      	adds	r3, #1
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	b21a      	sxth	r2, r3
 80044fc:	4b10      	ldr	r3, [pc, #64]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 80044fe:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004502:	881b      	ldrh	r3, [r3, #0]
 8004504:	b21b      	sxth	r3, r3
 8004506:	4619      	mov	r1, r3
 8004508:	4b13      	ldr	r3, [pc, #76]	; (8004558 <HAL_TIM_IC_CaptureCallback+0x188>)
 800450a:	fb83 2301 	smull	r2, r3, r3, r1
 800450e:	105a      	asrs	r2, r3, #1
 8004510:	17cb      	asrs	r3, r1, #31
 8004512:	1ad2      	subs	r2, r2, r3
 8004514:	4613      	mov	r3, r2
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	4413      	add	r3, r2
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	4413      	add	r3, r2
 800451e:	1aca      	subs	r2, r1, r3
 8004520:	b212      	sxth	r2, r2
 8004522:	4b07      	ldr	r3, [pc, #28]	; (8004540 <HAL_TIM_IC_CaptureCallback+0x170>)
 8004524:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	20001a18 	.word	0x20001a18
 8004534:	200016d0 	.word	0x200016d0
 8004538:	200016d4 	.word	0x200016d4
 800453c:	200016d8 	.word	0x200016d8
 8004540:	200016dc 	.word	0x200016dc
 8004544:	200016e0 	.word	0x200016e0
 8004548:	2000170c 	.word	0x2000170c
 800454c:	200017ac 	.word	0x200017ac
 8004550:	20001738 	.word	0x20001738
 8004554:	20000908 	.word	0x20000908
 8004558:	2e8ba2e9 	.word	0x2e8ba2e9

0800455c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004560:	b672      	cpsid	i
}
 8004562:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004564:	e7fe      	b.n	8004564 <Error_Handler+0x8>
	...

08004568 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d10a      	bne.n	800458e <_Z41__static_initialization_and_destruction_0ii+0x26>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800457e:	4293      	cmp	r3, r2
 8004580:	d105      	bne.n	800458e <_Z41__static_initialization_and_destruction_0ii+0x26>
Kalman_Filtresi EKF;
 8004582:	480c      	ldr	r0, [pc, #48]	; (80045b4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8004584:	f008 fa3c 	bl	800ca00 <_ZN15Kalman_FiltresiC1Ev>
Controller controller;
 8004588:	480b      	ldr	r0, [pc, #44]	; (80045b8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800458a:	f007 fb85 	bl	800bc98 <_ZN10ControllerC1Ev>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10a      	bne.n	80045aa <_Z41__static_initialization_and_destruction_0ii+0x42>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800459a:	4293      	cmp	r3, r2
 800459c:	d105      	bne.n	80045aa <_Z41__static_initialization_and_destruction_0ii+0x42>
 800459e:	4806      	ldr	r0, [pc, #24]	; (80045b8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80045a0:	f008 f9f2 	bl	800c988 <_ZN10ControllerD1Ev>
Kalman_Filtresi EKF;
 80045a4:	4803      	ldr	r0, [pc, #12]	; (80045b4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80045a6:	f008 fee0 	bl	800d36a <_ZN15Kalman_FiltresiD1Ev>
}
 80045aa:	bf00      	nop
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	20000c98 	.word	0x20000c98
 80045b8:	20001060 	.word	0x20001060

080045bc <_GLOBAL__sub_I__bno055_i2c_port>:
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
 80045c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80045c4:	2001      	movs	r0, #1
 80045c6:	f7ff ffcf 	bl	8004568 <_Z41__static_initialization_and_destruction_0ii>
 80045ca:	bd80      	pop	{r7, pc}

080045cc <_GLOBAL__sub_D__bno055_i2c_port>:
 80045cc:	b580      	push	{r7, lr}
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80045d4:	2000      	movs	r0, #0
 80045d6:	f7ff ffc7 	bl	8004568 <_Z41__static_initialization_and_destruction_0ii>
 80045da:	bd80      	pop	{r7, pc}

080045dc <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 80045e8:	4b0a      	ldr	r3, [pc, #40]	; (8004614 <NRF24_DelayMicroSeconds+0x38>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a0a      	ldr	r2, [pc, #40]	; (8004618 <NRF24_DelayMicroSeconds+0x3c>)
 80045ee:	fba2 2303 	umull	r2, r3, r2, r3
 80045f2:	0c9a      	lsrs	r2, r3, #18
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	fb02 f303 	mul.w	r3, r2, r3
 80045fa:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80045fc:	bf00      	nop
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	1e5a      	subs	r2, r3, #1
 8004602:	60fa      	str	r2, [r7, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1fa      	bne.n	80045fe <NRF24_DelayMicroSeconds+0x22>
}
 8004608:	bf00      	nop
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	20000018 	.word	0x20000018
 8004618:	165e9f81 	.word	0x165e9f81

0800461c <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d008      	beq.n	800463c <NRF24_csn+0x20>
 800462a:	4b0a      	ldr	r3, [pc, #40]	; (8004654 <NRF24_csn+0x38>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a0a      	ldr	r2, [pc, #40]	; (8004658 <NRF24_csn+0x3c>)
 8004630:	8811      	ldrh	r1, [r2, #0]
 8004632:	2201      	movs	r2, #1
 8004634:	4618      	mov	r0, r3
 8004636:	f002 fb0b 	bl	8006c50 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 800463a:	e007      	b.n	800464c <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 800463c:	4b05      	ldr	r3, [pc, #20]	; (8004654 <NRF24_csn+0x38>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a05      	ldr	r2, [pc, #20]	; (8004658 <NRF24_csn+0x3c>)
 8004642:	8811      	ldrh	r1, [r2, #0]
 8004644:	2200      	movs	r2, #0
 8004646:	4618      	mov	r0, r3
 8004648:	f002 fb02 	bl	8006c50 <HAL_GPIO_WritePin>
}
 800464c:	bf00      	nop
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	2000186c 	.word	0x2000186c
 8004658:	20001870 	.word	0x20001870

0800465c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d008      	beq.n	800467c <NRF24_ce+0x20>
 800466a:	4b0a      	ldr	r3, [pc, #40]	; (8004694 <NRF24_ce+0x38>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a0a      	ldr	r2, [pc, #40]	; (8004698 <NRF24_ce+0x3c>)
 8004670:	8811      	ldrh	r1, [r2, #0]
 8004672:	2201      	movs	r2, #1
 8004674:	4618      	mov	r0, r3
 8004676:	f002 faeb 	bl	8006c50 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 800467a:	e007      	b.n	800468c <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 800467c:	4b05      	ldr	r3, [pc, #20]	; (8004694 <NRF24_ce+0x38>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a05      	ldr	r2, [pc, #20]	; (8004698 <NRF24_ce+0x3c>)
 8004682:	8811      	ldrh	r1, [r2, #0]
 8004684:	2200      	movs	r2, #0
 8004686:	4618      	mov	r0, r3
 8004688:	f002 fae2 	bl	8006c50 <HAL_GPIO_WritePin>
}
 800468c:	bf00      	nop
 800468e:	3708      	adds	r7, #8
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	2000186c 	.word	0x2000186c
 8004698:	20001872 	.word	0x20001872

0800469c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	4603      	mov	r3, r0
 80046a4:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 80046a6:	2000      	movs	r0, #0
 80046a8:	f7ff ffb8 	bl	800461c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80046b6:	f107 010c 	add.w	r1, r7, #12
 80046ba:	2364      	movs	r3, #100	; 0x64
 80046bc:	2201      	movs	r2, #1
 80046be:	480a      	ldr	r0, [pc, #40]	; (80046e8 <NRF24_read_register+0x4c>)
 80046c0:	f004 fc5c 	bl	8008f7c <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 80046c4:	f107 030c 	add.w	r3, r7, #12
 80046c8:	1c59      	adds	r1, r3, #1
 80046ca:	2364      	movs	r3, #100	; 0x64
 80046cc:	2201      	movs	r2, #1
 80046ce:	4806      	ldr	r0, [pc, #24]	; (80046e8 <NRF24_read_register+0x4c>)
 80046d0:	f004 fd90 	bl	80091f4 <HAL_SPI_Receive>
	retData = spiBuf[1];
 80046d4:	7b7b      	ldrb	r3, [r7, #13]
 80046d6:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 80046d8:	2001      	movs	r0, #1
 80046da:	f7ff ff9f 	bl	800461c <NRF24_csn>
	return retData;
 80046de:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	20001874 	.word	0x20001874

080046ec <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	4603      	mov	r3, r0
 80046f4:	6039      	str	r1, [r7, #0]
 80046f6:	71fb      	strb	r3, [r7, #7]
 80046f8:	4613      	mov	r3, r2
 80046fa:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80046fc:	2000      	movs	r0, #0
 80046fe:	f7ff ff8d 	bl	800461c <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8004702:	79fb      	ldrb	r3, [r7, #7]
 8004704:	f003 031f 	and.w	r3, r3, #31
 8004708:	b2db      	uxtb	r3, r3
 800470a:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800470c:	f107 010c 	add.w	r1, r7, #12
 8004710:	2364      	movs	r3, #100	; 0x64
 8004712:	2201      	movs	r2, #1
 8004714:	4808      	ldr	r0, [pc, #32]	; (8004738 <NRF24_read_registerN+0x4c>)
 8004716:	f004 fc31 	bl	8008f7c <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 800471a:	79bb      	ldrb	r3, [r7, #6]
 800471c:	b29a      	uxth	r2, r3
 800471e:	2364      	movs	r3, #100	; 0x64
 8004720:	6839      	ldr	r1, [r7, #0]
 8004722:	4805      	ldr	r0, [pc, #20]	; (8004738 <NRF24_read_registerN+0x4c>)
 8004724:	f004 fd66 	bl	80091f4 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8004728:	2001      	movs	r0, #1
 800472a:	f7ff ff77 	bl	800461c <NRF24_csn>
}
 800472e:	bf00      	nop
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20001874 	.word	0x20001874

0800473c <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	4603      	mov	r3, r0
 8004744:	460a      	mov	r2, r1
 8004746:	71fb      	strb	r3, [r7, #7]
 8004748:	4613      	mov	r3, r2
 800474a:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800474c:	2000      	movs	r0, #0
 800474e:	f7ff ff65 	bl	800461c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	f043 0320 	orr.w	r3, r3, #32
 8004758:	b2db      	uxtb	r3, r3
 800475a:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 800475c:	79bb      	ldrb	r3, [r7, #6]
 800475e:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8004760:	f107 010c 	add.w	r1, r7, #12
 8004764:	2364      	movs	r3, #100	; 0x64
 8004766:	2202      	movs	r2, #2
 8004768:	4804      	ldr	r0, [pc, #16]	; (800477c <NRF24_write_register+0x40>)
 800476a:	f004 fc07 	bl	8008f7c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800476e:	2001      	movs	r0, #1
 8004770:	f7ff ff54 	bl	800461c <NRF24_csn>
}
 8004774:	bf00      	nop
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	20001874 	.word	0x20001874

08004780 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	4603      	mov	r3, r0
 8004788:	6039      	str	r1, [r7, #0]
 800478a:	71fb      	strb	r3, [r7, #7]
 800478c:	4613      	mov	r3, r2
 800478e:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8004790:	2000      	movs	r0, #0
 8004792:	f7ff ff43 	bl	800461c <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8004796:	79fb      	ldrb	r3, [r7, #7]
 8004798:	f043 0320 	orr.w	r3, r3, #32
 800479c:	b2db      	uxtb	r3, r3
 800479e:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80047a0:	f107 010c 	add.w	r1, r7, #12
 80047a4:	2364      	movs	r3, #100	; 0x64
 80047a6:	2201      	movs	r2, #1
 80047a8:	4808      	ldr	r0, [pc, #32]	; (80047cc <NRF24_write_registerN+0x4c>)
 80047aa:	f004 fbe7 	bl	8008f7c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 80047ae:	79bb      	ldrb	r3, [r7, #6]
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	2364      	movs	r3, #100	; 0x64
 80047b4:	6839      	ldr	r1, [r7, #0]
 80047b6:	4805      	ldr	r0, [pc, #20]	; (80047cc <NRF24_write_registerN+0x4c>)
 80047b8:	f004 fbe0 	bl	8008f7c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80047bc:	2001      	movs	r0, #1
 80047be:	f7ff ff2d 	bl	800461c <NRF24_csn>
}
 80047c2:	bf00      	nop
 80047c4:	3710      	adds	r7, #16
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	20001874 	.word	0x20001874

080047d0 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 80047dc:	2000      	movs	r0, #0
 80047de:	f7ff ff1d 	bl	800461c <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 80047e2:	23a0      	movs	r3, #160	; 0xa0
 80047e4:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 80047e6:	f107 010f 	add.w	r1, r7, #15
 80047ea:	2364      	movs	r3, #100	; 0x64
 80047ec:	2201      	movs	r2, #1
 80047ee:	4808      	ldr	r0, [pc, #32]	; (8004810 <NRF24_write_payload+0x40>)
 80047f0:	f004 fbc4 	bl	8008f7c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 80047f4:	78fb      	ldrb	r3, [r7, #3]
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	2364      	movs	r3, #100	; 0x64
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4804      	ldr	r0, [pc, #16]	; (8004810 <NRF24_write_payload+0x40>)
 80047fe:	f004 fbbd 	bl	8008f7c <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8004802:	2001      	movs	r0, #1
 8004804:	f7ff ff0a 	bl	800461c <NRF24_csn>
}
 8004808:	bf00      	nop
 800480a:	3710      	adds	r7, #16
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}
 8004810:	20001874 	.word	0x20001874

08004814 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8004818:	21ff      	movs	r1, #255	; 0xff
 800481a:	20e1      	movs	r0, #225	; 0xe1
 800481c:	f7ff ff8e 	bl	800473c <NRF24_write_register>
}
 8004820:	bf00      	nop
 8004822:	bd80      	pop	{r7, pc}

08004824 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8004828:	21ff      	movs	r1, #255	; 0xff
 800482a:	20e2      	movs	r0, #226	; 0xe2
 800482c:	f7ff ff86 	bl	800473c <NRF24_write_register>
}
 8004830:	bf00      	nop
 8004832:	bd80      	pop	{r7, pc}

08004834 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 800483a:	2007      	movs	r0, #7
 800483c:	f7ff ff2e 	bl	800469c <NRF24_read_register>
 8004840:	4603      	mov	r3, r0
 8004842:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8004844:	79fb      	ldrb	r3, [r7, #7]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}
	...

08004850 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8004850:	b082      	sub	sp, #8
 8004852:	b580      	push	{r7, lr}
 8004854:	b084      	sub	sp, #16
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	460b      	mov	r3, r1
 800485e:	807b      	strh	r3, [r7, #2]
 8004860:	4613      	mov	r3, r2
 8004862:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8004864:	4b66      	ldr	r3, [pc, #408]	; (8004a00 <NRF24_begin+0x1b0>)
 8004866:	4618      	mov	r0, r3
 8004868:	f107 031c 	add.w	r3, r7, #28
 800486c:	2258      	movs	r2, #88	; 0x58
 800486e:	4619      	mov	r1, r3
 8004870:	f00b fb64 	bl	800ff3c <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8004874:	4a63      	ldr	r2, [pc, #396]	; (8004a04 <NRF24_begin+0x1b4>)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 800487a:	4a63      	ldr	r2, [pc, #396]	; (8004a08 <NRF24_begin+0x1b8>)
 800487c:	887b      	ldrh	r3, [r7, #2]
 800487e:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8004880:	4a62      	ldr	r2, [pc, #392]	; (8004a0c <NRF24_begin+0x1bc>)
 8004882:	883b      	ldrh	r3, [r7, #0]
 8004884:	8013      	strh	r3, [r2, #0]

	//Put pins to idle state
	NRF24_csn(1);
 8004886:	2001      	movs	r0, #1
 8004888:	f7ff fec8 	bl	800461c <NRF24_csn>
	NRF24_ce(0);
 800488c:	2000      	movs	r0, #0
 800488e:	f7ff fee5 	bl	800465c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8004892:	2005      	movs	r0, #5
 8004894:	f001 fcc2 	bl	800621c <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8004898:	2108      	movs	r1, #8
 800489a:	2000      	movs	r0, #0
 800489c:	f7ff ff4e 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80048a0:	213f      	movs	r1, #63	; 0x3f
 80048a2:	2001      	movs	r0, #1
 80048a4:	f7ff ff4a 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80048a8:	2103      	movs	r1, #3
 80048aa:	2002      	movs	r0, #2
 80048ac:	f7ff ff46 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80048b0:	2103      	movs	r1, #3
 80048b2:	2003      	movs	r0, #3
 80048b4:	f7ff ff42 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80048b8:	2103      	movs	r1, #3
 80048ba:	2004      	movs	r0, #4
 80048bc:	f7ff ff3e 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80048c0:	2102      	movs	r1, #2
 80048c2:	2005      	movs	r0, #5
 80048c4:	f7ff ff3a 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 80048c8:	210f      	movs	r1, #15
 80048ca:	2006      	movs	r0, #6
 80048cc:	f7ff ff36 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 80048d0:	210e      	movs	r1, #14
 80048d2:	2007      	movs	r0, #7
 80048d4:	f7ff ff32 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 80048d8:	2100      	movs	r1, #0
 80048da:	2008      	movs	r0, #8
 80048dc:	f7ff ff2e 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 80048e0:	2100      	movs	r1, #0
 80048e2:	2009      	movs	r0, #9
 80048e4:	f7ff ff2a 	bl	800473c <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 80048e8:	23e7      	movs	r3, #231	; 0xe7
 80048ea:	733b      	strb	r3, [r7, #12]
 80048ec:	23e7      	movs	r3, #231	; 0xe7
 80048ee:	72fb      	strb	r3, [r7, #11]
 80048f0:	23e7      	movs	r3, #231	; 0xe7
 80048f2:	72bb      	strb	r3, [r7, #10]
 80048f4:	23e7      	movs	r3, #231	; 0xe7
 80048f6:	727b      	strb	r3, [r7, #9]
 80048f8:	23e7      	movs	r3, #231	; 0xe7
 80048fa:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80048fc:	f107 0308 	add.w	r3, r7, #8
 8004900:	2205      	movs	r2, #5
 8004902:	4619      	mov	r1, r3
 8004904:	200a      	movs	r0, #10
 8004906:	f7ff ff3b 	bl	8004780 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2;
 800490a:	23c2      	movs	r3, #194	; 0xc2
 800490c:	733b      	strb	r3, [r7, #12]
 800490e:	23c2      	movs	r3, #194	; 0xc2
 8004910:	72fb      	strb	r3, [r7, #11]
 8004912:	23c2      	movs	r3, #194	; 0xc2
 8004914:	72bb      	strb	r3, [r7, #10]
 8004916:	23c2      	movs	r3, #194	; 0xc2
 8004918:	727b      	strb	r3, [r7, #9]
 800491a:	23c2      	movs	r3, #194	; 0xc2
 800491c:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 800491e:	f107 0308 	add.w	r3, r7, #8
 8004922:	2205      	movs	r2, #5
 8004924:	4619      	mov	r1, r3
 8004926:	200b      	movs	r0, #11
 8004928:	f7ff ff2a 	bl	8004780 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 800492c:	21c3      	movs	r1, #195	; 0xc3
 800492e:	200c      	movs	r0, #12
 8004930:	f7ff ff04 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8004934:	21c4      	movs	r1, #196	; 0xc4
 8004936:	200d      	movs	r0, #13
 8004938:	f7ff ff00 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 800493c:	21c5      	movs	r1, #197	; 0xc5
 800493e:	200e      	movs	r0, #14
 8004940:	f7ff fefc 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8004944:	21c6      	movs	r1, #198	; 0xc6
 8004946:	200f      	movs	r0, #15
 8004948:	f7ff fef8 	bl	800473c <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7;
 800494c:	23e7      	movs	r3, #231	; 0xe7
 800494e:	733b      	strb	r3, [r7, #12]
 8004950:	23e7      	movs	r3, #231	; 0xe7
 8004952:	72fb      	strb	r3, [r7, #11]
 8004954:	23e7      	movs	r3, #231	; 0xe7
 8004956:	72bb      	strb	r3, [r7, #10]
 8004958:	23e7      	movs	r3, #231	; 0xe7
 800495a:	727b      	strb	r3, [r7, #9]
 800495c:	23e7      	movs	r3, #231	; 0xe7
 800495e:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8004960:	f107 0308 	add.w	r3, r7, #8
 8004964:	2205      	movs	r2, #5
 8004966:	4619      	mov	r1, r3
 8004968:	2010      	movs	r0, #16
 800496a:	f7ff ff09 	bl	8004780 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800496e:	2100      	movs	r1, #0
 8004970:	2011      	movs	r0, #17
 8004972:	f7ff fee3 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8004976:	2100      	movs	r1, #0
 8004978:	2012      	movs	r0, #18
 800497a:	f7ff fedf 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800497e:	2100      	movs	r1, #0
 8004980:	2013      	movs	r0, #19
 8004982:	f7ff fedb 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8004986:	2100      	movs	r1, #0
 8004988:	2014      	movs	r0, #20
 800498a:	f7ff fed7 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800498e:	2100      	movs	r1, #0
 8004990:	2015      	movs	r0, #21
 8004992:	f7ff fed3 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8004996:	2100      	movs	r1, #0
 8004998:	2016      	movs	r0, #22
 800499a:	f7ff fecf 	bl	800473c <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 800499e:	f000 fa87 	bl	8004eb0 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80049a2:	2100      	movs	r1, #0
 80049a4:	201c      	movs	r0, #28
 80049a6:	f7ff fec9 	bl	800473c <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80049aa:	2100      	movs	r1, #0
 80049ac:	201d      	movs	r0, #29
 80049ae:	f7ff fec5 	bl	800473c <NRF24_write_register>
	printRadioSettings();
 80049b2:	f000 fa97 	bl	8004ee4 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 80049b6:	210f      	movs	r1, #15
 80049b8:	200f      	movs	r0, #15
 80049ba:	f000 f8ad 	bl	8004b18 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 80049be:	2003      	movs	r0, #3
 80049c0:	f000 f925 	bl	8004c0e <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 80049c4:	2001      	movs	r0, #1
 80049c6:	f000 f95b 	bl	8004c80 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 80049ca:	2002      	movs	r0, #2
 80049cc:	f000 f99e 	bl	8004d0c <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 80049d0:	f000 f8f0 	bl	8004bb4 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 80049d4:	2020      	movs	r0, #32
 80049d6:	f000 f8cf 	bl	8004b78 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 80049da:	f000 fa60 	bl	8004e9e <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 80049de:	204c      	movs	r0, #76	; 0x4c
 80049e0:	f000 f8b5 	bl	8004b4e <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80049e4:	f7ff ff16 	bl	8004814 <NRF24_flush_tx>
	NRF24_flush_rx();
 80049e8:	f7ff ff1c 	bl	8004824 <NRF24_flush_rx>

	NRF24_powerDown();
 80049ec:	f000 f9b6 	bl	8004d5c <NRF24_powerDown>

}
 80049f0:	bf00      	nop
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049fa:	b002      	add	sp, #8
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	20001874 	.word	0x20001874
 8004a04:	2000186c 	.word	0x2000186c
 8004a08:	20001870 	.word	0x20001870
 8004a0c:	20001872 	.word	0x20001872

08004a10 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8004a14:	2000      	movs	r0, #0
 8004a16:	f7ff fe21 	bl	800465c <NRF24_ce>
	NRF24_flush_tx();
 8004a1a:	f7ff fefb 	bl	8004814 <NRF24_flush_tx>
	NRF24_flush_rx();
 8004a1e:	f7ff ff01 	bl	8004824 <NRF24_flush_rx>
}
 8004a22:	bf00      	nop
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	460b      	mov	r3, r1
 8004a32:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8004a34:	f000 fa33 	bl	8004e9e <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	4619      	mov	r1, r3
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 f9cc 	bl	8004dda <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8004a42:	f001 fbe1 	bl	8006208 <HAL_GetTick>
 8004a46:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8004a48:	230a      	movs	r3, #10
 8004a4a:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8004a4c:	f107 030d 	add.w	r3, r7, #13
 8004a50:	2201      	movs	r2, #1
 8004a52:	4619      	mov	r1, r3
 8004a54:	2008      	movs	r0, #8
 8004a56:	f7ff fe49 	bl	80046ec <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8004a5a:	f7ff feeb 	bl	8004834 <NRF24_get_status>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8004a62:	7bfb      	ldrb	r3, [r7, #15]
 8004a64:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d107      	bne.n	8004a7c <NRF24_write+0x54>
 8004a6c:	f001 fbcc 	bl	8006208 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	693a      	ldr	r2, [r7, #16]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d8e7      	bhi.n	8004a4c <NRF24_write+0x24>

//	printConfigReg();
//	printStatusReg();

	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8004a7c:	f107 010b 	add.w	r1, r7, #11
 8004a80:	f107 030c 	add.w	r3, r7, #12
 8004a84:	4a0c      	ldr	r2, [pc, #48]	; (8004ab8 <NRF24_write+0x90>)
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 f9d6 	bl	8004e38 <NRF24_whatHappened>
	retStatus = tx_ok;
 8004a8c:	7b3b      	ldrb	r3, [r7, #12]
 8004a8e:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8004a90:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <NRF24_write+0x90>)
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8004a98:	f000 f884 	bl	8004ba4 <NRF24_getDynamicPayloadSize>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	4b06      	ldr	r3, [pc, #24]	; (8004abc <NRF24_write+0x94>)
 8004aa2:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 8004aa4:	f000 f80c 	bl	8004ac0 <NRF24_available>
	NRF24_flush_tx();
 8004aa8:	f7ff feb4 	bl	8004814 <NRF24_flush_tx>
	return retStatus;
 8004aac:	7bbb      	ldrb	r3, [r7, #14]
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3718      	adds	r7, #24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	20001864 	.word	0x20001864
 8004abc:	20001865 	.word	0x20001865

08004ac0 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8004ac4:	2000      	movs	r0, #0
 8004ac6:	f000 f958 	bl	8004d7a <NRF24_availablePipe>
 8004aca:	4603      	mov	r3, r0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8004ada:	463b      	mov	r3, r7
 8004adc:	2205      	movs	r2, #5
 8004ade:	4619      	mov	r1, r3
 8004ae0:	200a      	movs	r0, #10
 8004ae2:	f7ff fe4d 	bl	8004780 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8004ae6:	463b      	mov	r3, r7
 8004ae8:	2205      	movs	r2, #5
 8004aea:	4619      	mov	r1, r3
 8004aec:	2010      	movs	r0, #16
 8004aee:	f7ff fe47 	bl	8004780 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 8004af2:	2320      	movs	r3, #32
 8004af4:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <NRF24_openWritingPipe+0x44>)
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	7bfa      	ldrb	r2, [r7, #15]
 8004afc:	4293      	cmp	r3, r2
 8004afe:	bf28      	it	cs
 8004b00:	4613      	movcs	r3, r2
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	4619      	mov	r1, r3
 8004b06:	2011      	movs	r0, #17
 8004b08:	f7ff fe18 	bl	800473c <NRF24_write_register>
}
 8004b0c:	bf00      	nop
 8004b0e:	3710      	adds	r7, #16
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	20001866 	.word	0x20001866

08004b18 <NRF24_setRetries>:
	}

}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	460a      	mov	r2, r1
 8004b22:	71fb      	strb	r3, [r7, #7]
 8004b24:	4613      	mov	r3, r2
 8004b26:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8004b28:	79fb      	ldrb	r3, [r7, #7]
 8004b2a:	011b      	lsls	r3, r3, #4
 8004b2c:	b25a      	sxtb	r2, r3
 8004b2e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	b25b      	sxtb	r3, r3
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	b25b      	sxtb	r3, r3
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	4619      	mov	r1, r3
 8004b40:	2004      	movs	r0, #4
 8004b42:	f7ff fdfb 	bl	800473c <NRF24_write_register>
}
 8004b46:	bf00      	nop
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}

08004b4e <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8004b4e:	b580      	push	{r7, lr}
 8004b50:	b084      	sub	sp, #16
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	4603      	mov	r3, r0
 8004b56:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8004b58:	237f      	movs	r3, #127	; 0x7f
 8004b5a:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8004b5c:	7bfa      	ldrb	r2, [r7, #15]
 8004b5e:	79fb      	ldrb	r3, [r7, #7]
 8004b60:	4293      	cmp	r3, r2
 8004b62:	bf28      	it	cs
 8004b64:	4613      	movcs	r3, r2
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	4619      	mov	r1, r3
 8004b6a:	2005      	movs	r0, #5
 8004b6c:	f7ff fde6 	bl	800473c <NRF24_write_register>
}
 8004b70:	bf00      	nop
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	4603      	mov	r3, r0
 8004b80:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8004b82:	2320      	movs	r3, #32
 8004b84:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8004b86:	7bfa      	ldrb	r2, [r7, #15]
 8004b88:	79fb      	ldrb	r3, [r7, #7]
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	bf28      	it	cs
 8004b8e:	4613      	movcs	r3, r2
 8004b90:	b2da      	uxtb	r2, r3
 8004b92:	4b03      	ldr	r3, [pc, #12]	; (8004ba0 <NRF24_setPayloadSize+0x28>)
 8004b94:	701a      	strb	r2, [r3, #0]
}
 8004b96:	bf00      	nop
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	20001866 	.word	0x20001866

08004ba4 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8004ba8:	2060      	movs	r0, #96	; 0x60
 8004baa:	f7ff fd77 	bl	800469c <NRF24_read_register>
 8004bae:	4603      	mov	r3, r0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	bd80      	pop	{r7, pc}

08004bb4 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;

}
void NRF24_disableDynamicPayloads(void)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8004bb8:	201d      	movs	r0, #29
 8004bba:	f7ff fd6f 	bl	800469c <NRF24_read_register>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	f023 0304 	bic.w	r3, r3, #4
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	201d      	movs	r0, #29
 8004bca:	f7ff fdb7 	bl	800473c <NRF24_write_register>
	//Disable for all pipes
	NRF24_write_register(REG_DYNPD,0);
 8004bce:	2100      	movs	r1, #0
 8004bd0:	201c      	movs	r0, #28
 8004bd2:	f7ff fdb3 	bl	800473c <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8004bd6:	4b02      	ldr	r3, [pc, #8]	; (8004be0 <NRF24_disableDynamicPayloads+0x2c>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	701a      	strb	r2, [r3, #0]
}
 8004bdc:	bf00      	nop
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	20001867 	.word	0x20001867

08004be4 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	4603      	mov	r3, r0
 8004bec:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d004      	beq.n	8004bfe <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8004bf4:	213f      	movs	r1, #63	; 0x3f
 8004bf6:	2001      	movs	r0, #1
 8004bf8:	f7ff fda0 	bl	800473c <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8004bfc:	e003      	b.n	8004c06 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8004bfe:	2100      	movs	r1, #0
 8004c00:	2001      	movs	r0, #1
 8004c02:	f7ff fd9b 	bl	800473c <NRF24_write_register>
}
 8004c06:	bf00      	nop
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b084      	sub	sp, #16
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	4603      	mov	r3, r0
 8004c16:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8004c18:	2006      	movs	r0, #6
 8004c1a:	f7ff fd3f 	bl	800469c <NRF24_read_register>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	f023 0306 	bic.w	r3, r3, #6
 8004c28:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8004c2a:	79fb      	ldrb	r3, [r7, #7]
 8004c2c:	2b03      	cmp	r3, #3
 8004c2e:	d104      	bne.n	8004c3a <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	f043 0306 	orr.w	r3, r3, #6
 8004c36:	73fb      	strb	r3, [r7, #15]
 8004c38:	e019      	b.n	8004c6e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d104      	bne.n	8004c4a <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8004c40:	7bfb      	ldrb	r3, [r7, #15]
 8004c42:	f043 0304 	orr.w	r3, r3, #4
 8004c46:	73fb      	strb	r3, [r7, #15]
 8004c48:	e011      	b.n	8004c6e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 8004c4a:	79fb      	ldrb	r3, [r7, #7]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d104      	bne.n	8004c5a <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 8004c50:	7bfb      	ldrb	r3, [r7, #15]
 8004c52:	f043 0302 	orr.w	r3, r3, #2
 8004c56:	73fb      	strb	r3, [r7, #15]
 8004c58:	e009      	b.n	8004c6e <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 8004c5a:	79fb      	ldrb	r3, [r7, #7]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d006      	beq.n	8004c6e <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d103      	bne.n	8004c6e <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	f043 0306 	orr.w	r3, r3, #6
 8004c6c:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
 8004c70:	4619      	mov	r1, r3
 8004c72:	2006      	movs	r0, #6
 8004c74:	f7ff fd62 	bl	800473c <NRF24_write_register>
}
 8004c78:	bf00      	nop
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	4603      	mov	r3, r0
 8004c88:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8004c8e:	2006      	movs	r0, #6
 8004c90:	f7ff fd04 	bl	800469c <NRF24_read_register>
 8004c94:	4603      	mov	r3, r0
 8004c96:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8004c98:	4b1b      	ldr	r3, [pc, #108]	; (8004d08 <NRF24_setDataRate+0x88>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8004c9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ca0:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8004ca4:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8004ca6:	79fb      	ldrb	r3, [r7, #7]
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d107      	bne.n	8004cbc <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8004cac:	4b16      	ldr	r3, [pc, #88]	; (8004d08 <NRF24_setDataRate+0x88>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8004cb2:	7bbb      	ldrb	r3, [r7, #14]
 8004cb4:	f043 0320 	orr.w	r3, r3, #32
 8004cb8:	73bb      	strb	r3, [r7, #14]
 8004cba:	e00d      	b.n	8004cd8 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8004cbc:	79fb      	ldrb	r3, [r7, #7]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d107      	bne.n	8004cd2 <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 8004cc2:	4b11      	ldr	r3, [pc, #68]	; (8004d08 <NRF24_setDataRate+0x88>)
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8004cc8:	7bbb      	ldrb	r3, [r7, #14]
 8004cca:	f043 0308 	orr.w	r3, r3, #8
 8004cce:	73bb      	strb	r3, [r7, #14]
 8004cd0:	e002      	b.n	8004cd8 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8004cd2:	4b0d      	ldr	r3, [pc, #52]	; (8004d08 <NRF24_setDataRate+0x88>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8004cd8:	7bbb      	ldrb	r3, [r7, #14]
 8004cda:	4619      	mov	r1, r3
 8004cdc:	2006      	movs	r0, #6
 8004cde:	f7ff fd2d 	bl	800473c <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8004ce2:	2006      	movs	r0, #6
 8004ce4:	f7ff fcda 	bl	800469c <NRF24_read_register>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	461a      	mov	r2, r3
 8004cec:	7bbb      	ldrb	r3, [r7, #14]
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d102      	bne.n	8004cf8 <NRF24_setDataRate+0x78>
  {
    result = true;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	73fb      	strb	r3, [r7, #15]
 8004cf6:	e002      	b.n	8004cfe <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8004cf8:	4b03      	ldr	r3, [pc, #12]	; (8004d08 <NRF24_setDataRate+0x88>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8004cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	20001868 	.word	0x20001868

08004d0c <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8004d16:	2000      	movs	r0, #0
 8004d18:	f7ff fcc0 	bl	800469c <NRF24_read_register>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	f023 030c 	bic.w	r3, r3, #12
 8004d22:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00f      	beq.n	8004d4a <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above.
  }
  else if ( length == RF24_CRC_8 )
 8004d2a:	79fb      	ldrb	r3, [r7, #7]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d104      	bne.n	8004d3a <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
 8004d32:	f043 0308 	orr.w	r3, r3, #8
 8004d36:	73fb      	strb	r3, [r7, #15]
 8004d38:	e007      	b.n	8004d4a <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8004d3a:	7bfb      	ldrb	r3, [r7, #15]
 8004d3c:	f043 0308 	orr.w	r3, r3, #8
 8004d40:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 8004d42:	7bfb      	ldrb	r3, [r7, #15]
 8004d44:	f043 0304 	orr.w	r3, r3, #4
 8004d48:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 8004d4a:	7bfb      	ldrb	r3, [r7, #15]
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	2000      	movs	r0, #0
 8004d50:	f7ff fcf4 	bl	800473c <NRF24_write_register>
}
 8004d54:	bf00      	nop
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8004d60:	2000      	movs	r0, #0
 8004d62:	f7ff fc9b 	bl	800469c <NRF24_read_register>
 8004d66:	4603      	mov	r3, r0
 8004d68:	f023 0302 	bic.w	r3, r3, #2
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	4619      	mov	r1, r3
 8004d70:	2000      	movs	r0, #0
 8004d72:	f7ff fce3 	bl	800473c <NRF24_write_register>
}
 8004d76:	bf00      	nop
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b084      	sub	sp, #16
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8004d82:	f7ff fd57 	bl	8004834 <NRF24_get_status>
 8004d86:	4603      	mov	r3, r0
 8004d88:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
 8004d8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	bf14      	ite	ne
 8004d94:	2301      	movne	r3, #1
 8004d96:	2300      	moveq	r3, #0
 8004d98:	73bb      	strb	r3, [r7, #14]

  if (result)
 8004d9a:	7bbb      	ldrb	r3, [r7, #14]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d017      	beq.n	8004dd0 <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d007      	beq.n	8004db6 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8004da6:	7bfb      	ldrb	r3, [r7, #15]
 8004da8:	085b      	lsrs	r3, r3, #1
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8004db6:	2140      	movs	r1, #64	; 0x40
 8004db8:	2007      	movs	r0, #7
 8004dba:	f7ff fcbf 	bl	800473c <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8004dbe:	7bfb      	ldrb	r3, [r7, #15]
 8004dc0:	f003 0320 	and.w	r3, r3, #32
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8004dc8:	2120      	movs	r1, #32
 8004dca:	2007      	movs	r0, #7
 8004dcc:	f7ff fcb6 	bl	800473c <NRF24_write_register>
    }
  }
  return result;
 8004dd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	460b      	mov	r3, r1
 8004de4:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8004de6:	2000      	movs	r0, #0
 8004de8:	f7ff fc38 	bl	800465c <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8004dec:	2000      	movs	r0, #0
 8004dee:	f7ff fc55 	bl	800469c <NRF24_read_register>
 8004df2:	4603      	mov	r3, r0
 8004df4:	f043 0302 	orr.w	r3, r3, #2
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	f023 0301 	bic.w	r3, r3, #1
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	4619      	mov	r1, r3
 8004e02:	2000      	movs	r0, #0
 8004e04:	f7ff fc9a 	bl	800473c <NRF24_write_register>
  NRF24_ce(1);
 8004e08:	2001      	movs	r0, #1
 8004e0a:	f7ff fc27 	bl	800465c <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8004e0e:	2096      	movs	r0, #150	; 0x96
 8004e10:	f7ff fbe4 	bl	80045dc <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	4619      	mov	r1, r3
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff fcd9 	bl	80047d0 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8004e1e:	2001      	movs	r0, #1
 8004e20:	f7ff fc1c 	bl	800465c <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8004e24:	200f      	movs	r0, #15
 8004e26:	f7ff fbd9 	bl	80045dc <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8004e2a:	2000      	movs	r0, #0
 8004e2c:	f7ff fc16 	bl	800465c <NRF24_ce>
}
 8004e30:	bf00      	nop
 8004e32:	3708      	adds	r7, #8
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}

08004e38 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b086      	sub	sp, #24
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8004e44:	f7ff fcf6 	bl	8004834 <NRF24_get_status>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8004e52:	2170      	movs	r1, #112	; 0x70
 8004e54:	2007      	movs	r0, #7
 8004e56:	f7ff fc71 	bl	800473c <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8004e5a:	7dfb      	ldrb	r3, [r7, #23]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	bf14      	ite	ne
 8004e64:	2301      	movne	r3, #1
 8004e66:	2300      	moveq	r3, #0
 8004e68:	b2da      	uxtb	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8004e6e:	7dfb      	ldrb	r3, [r7, #23]
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	bf14      	ite	ne
 8004e78:	2301      	movne	r3, #1
 8004e7a:	2300      	moveq	r3, #0
 8004e7c:	b2da      	uxtb	r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8004e82:	7dfb      	ldrb	r3, [r7, #23]
 8004e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	bf14      	ite	ne
 8004e8c:	2301      	movne	r3, #1
 8004e8e:	2300      	moveq	r3, #0
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	701a      	strb	r2, [r3, #0]
}
 8004e96:	bf00      	nop
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8004ea2:	2170      	movs	r1, #112	; 0x70
 8004ea4:	2007      	movs	r0, #7
 8004ea6:	f7ff fc49 	bl	800473c <NRF24_write_register>
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8004eb6:	2000      	movs	r0, #0
 8004eb8:	f7ff fbb0 	bl	800461c <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8004ebc:	2350      	movs	r3, #80	; 0x50
 8004ebe:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8004ec0:	2373      	movs	r3, #115	; 0x73
 8004ec2:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8004ec4:	1d39      	adds	r1, r7, #4
 8004ec6:	2364      	movs	r3, #100	; 0x64
 8004ec8:	2202      	movs	r2, #2
 8004eca:	4805      	ldr	r0, [pc, #20]	; (8004ee0 <NRF24_ACTIVATE_cmd+0x30>)
 8004ecc:	f004 f856 	bl	8008f7c <HAL_SPI_Transmit>
	NRF24_csn(1);
 8004ed0:	2001      	movs	r0, #1
 8004ed2:	f7ff fba3 	bl	800461c <NRF24_csn>
}
 8004ed6:	bf00      	nop
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	20001874 	.word	0x20001874

08004ee4 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8004ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ee6:	b0a1      	sub	sp, #132	; 0x84
 8004ee8:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8004eea:	f107 0308 	add.w	r3, r7, #8
 8004eee:	4996      	ldr	r1, [pc, #600]	; (8005148 <printRadioSettings+0x264>)
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f00b f97d 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8004ef6:	2000      	movs	r0, #0
 8004ef8:	f7ff fbd0 	bl	800469c <NRF24_read_register>
 8004efc:	4603      	mov	r3, r0
 8004efe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8004f02:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f06:	f003 0308 	and.w	r3, r3, #8
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d013      	beq.n	8004f36 <printRadioSettings+0x52>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8004f0e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d006      	beq.n	8004f28 <printRadioSettings+0x44>
 8004f1a:	f107 0308 	add.w	r3, r7, #8
 8004f1e:	498b      	ldr	r1, [pc, #556]	; (800514c <printRadioSettings+0x268>)
 8004f20:	4618      	mov	r0, r3
 8004f22:	f00b f965 	bl	80101f0 <siprintf>
 8004f26:	e00c      	b.n	8004f42 <printRadioSettings+0x5e>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8004f28:	f107 0308 	add.w	r3, r7, #8
 8004f2c:	4988      	ldr	r1, [pc, #544]	; (8005150 <printRadioSettings+0x26c>)
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f00b f95e 	bl	80101f0 <siprintf>
 8004f34:	e005      	b.n	8004f42 <printRadioSettings+0x5e>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8004f36:	f107 0308 	add.w	r3, r7, #8
 8004f3a:	4986      	ldr	r1, [pc, #536]	; (8005154 <printRadioSettings+0x270>)
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f00b f957 	bl	80101f0 <siprintf>
	}
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8004f42:	2001      	movs	r0, #1
 8004f44:	f7ff fbaa 	bl	800469c <NRF24_read_register>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004f4e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f52:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	bfcc      	ite	gt
 8004f5a:	2301      	movgt	r3, #1
 8004f5c:	2300      	movle	r3, #0
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004f62:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f66:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	bfcc      	ite	gt
 8004f6e:	2301      	movgt	r3, #1
 8004f70:	2300      	movle	r3, #0
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004f76:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f7a:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	bfcc      	ite	gt
 8004f82:	2301      	movgt	r3, #1
 8004f84:	2300      	movle	r3, #0
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004f8a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004f8e:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bfcc      	ite	gt
 8004f96:	2301      	movgt	r3, #1
 8004f98:	2300      	movle	r3, #0
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004f9e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004fa2:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	bfcc      	ite	gt
 8004faa:	2301      	movgt	r3, #1
 8004fac:	2300      	movle	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004fb2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004fb6:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	bfcc      	ite	gt
 8004fbe:	2301      	movgt	r3, #1
 8004fc0:	2300      	movle	r3, #0
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	f107 0008 	add.w	r0, r7, #8
 8004fc8:	9303      	str	r3, [sp, #12]
 8004fca:	9402      	str	r4, [sp, #8]
 8004fcc:	9101      	str	r1, [sp, #4]
 8004fce:	9200      	str	r2, [sp, #0]
 8004fd0:	4633      	mov	r3, r6
 8004fd2:	462a      	mov	r2, r5
 8004fd4:	4960      	ldr	r1, [pc, #384]	; (8005158 <printRadioSettings+0x274>)
 8004fd6:	f00b f90b 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8004fda:	2002      	movs	r0, #2
 8004fdc:	f7ff fb5e 	bl	800469c <NRF24_read_register>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004fe6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004fea:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	bfcc      	ite	gt
 8004ff2:	2301      	movgt	r3, #1
 8004ff4:	2300      	movle	r3, #0
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004ffa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004ffe:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8005002:	2b00      	cmp	r3, #0
 8005004:	bfcc      	ite	gt
 8005006:	2301      	movgt	r3, #1
 8005008:	2300      	movle	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800500e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005012:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfcc      	ite	gt
 800501a:	2301      	movgt	r3, #1
 800501c:	2300      	movle	r3, #0
 800501e:	b2db      	uxtb	r3, r3
 8005020:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8005022:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005026:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800502a:	2b00      	cmp	r3, #0
 800502c:	bfcc      	ite	gt
 800502e:	2301      	movgt	r3, #1
 8005030:	2300      	movle	r3, #0
 8005032:	b2db      	uxtb	r3, r3
 8005034:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8005036:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800503a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800503e:	2b00      	cmp	r3, #0
 8005040:	bfcc      	ite	gt
 8005042:	2301      	movgt	r3, #1
 8005044:	2300      	movle	r3, #0
 8005046:	b2db      	uxtb	r3, r3
 8005048:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800504a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800504e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8005052:	2b00      	cmp	r3, #0
 8005054:	bfcc      	ite	gt
 8005056:	2301      	movgt	r3, #1
 8005058:	2300      	movle	r3, #0
 800505a:	b2db      	uxtb	r3, r3
 800505c:	f107 0008 	add.w	r0, r7, #8
 8005060:	9303      	str	r3, [sp, #12]
 8005062:	9402      	str	r4, [sp, #8]
 8005064:	9101      	str	r1, [sp, #4]
 8005066:	9200      	str	r2, [sp, #0]
 8005068:	4633      	mov	r3, r6
 800506a:	462a      	mov	r2, r5
 800506c:	493b      	ldr	r1, [pc, #236]	; (800515c <printRadioSettings+0x278>)
 800506e:	f00b f8bf 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8005072:	2003      	movs	r0, #3
 8005074:	f7ff fb12 	bl	800469c <NRF24_read_register>
 8005078:	4603      	mov	r3, r0
 800507a:	f003 0303 	and.w	r3, r3, #3
 800507e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8005082:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005086:	3302      	adds	r3, #2
 8005088:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 800508c:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8005090:	f107 0308 	add.w	r3, r7, #8
 8005094:	4932      	ldr	r1, [pc, #200]	; (8005160 <printRadioSettings+0x27c>)
 8005096:	4618      	mov	r0, r3
 8005098:	f00b f8aa 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 800509c:	2005      	movs	r0, #5
 800509e:	f7ff fafd 	bl	800469c <NRF24_read_register>
 80050a2:	4603      	mov	r3, r0
 80050a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 80050a8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80050ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80050b0:	f107 0308 	add.w	r3, r7, #8
 80050b4:	492b      	ldr	r1, [pc, #172]	; (8005164 <printRadioSettings+0x280>)
 80050b6:	4618      	mov	r0, r3
 80050b8:	f00b f89a 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80050bc:	2006      	movs	r0, #6
 80050be:	f7ff faed 	bl	800469c <NRF24_read_register>
 80050c2:	4603      	mov	r3, r0
 80050c4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 80050c8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80050cc:	f003 0308 	and.w	r3, r3, #8
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d006      	beq.n	80050e2 <printRadioSettings+0x1fe>
 80050d4:	f107 0308 	add.w	r3, r7, #8
 80050d8:	4923      	ldr	r1, [pc, #140]	; (8005168 <printRadioSettings+0x284>)
 80050da:	4618      	mov	r0, r3
 80050dc:	f00b f888 	bl	80101f0 <siprintf>
 80050e0:	e005      	b.n	80050ee <printRadioSettings+0x20a>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 80050e2:	f107 0308 	add.w	r3, r7, #8
 80050e6:	4921      	ldr	r1, [pc, #132]	; (800516c <printRadioSettings+0x288>)
 80050e8:	4618      	mov	r0, r3
 80050ea:	f00b f881 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	reg8Val &= (3 << 1);
 80050ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80050f2:	f003 0306 	and.w	r3, r3, #6
 80050f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 80050fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80050fe:	085b      	lsrs	r3, r3, #1
 8005100:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8005104:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005108:	2b00      	cmp	r3, #0
 800510a:	d106      	bne.n	800511a <printRadioSettings+0x236>
 800510c:	f107 0308 	add.w	r3, r7, #8
 8005110:	4917      	ldr	r1, [pc, #92]	; (8005170 <printRadioSettings+0x28c>)
 8005112:	4618      	mov	r0, r3
 8005114:	f00b f86c 	bl	80101f0 <siprintf>
 8005118:	e03a      	b.n	8005190 <printRadioSettings+0x2ac>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 800511a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800511e:	2b01      	cmp	r3, #1
 8005120:	d106      	bne.n	8005130 <printRadioSettings+0x24c>
 8005122:	f107 0308 	add.w	r3, r7, #8
 8005126:	4913      	ldr	r1, [pc, #76]	; (8005174 <printRadioSettings+0x290>)
 8005128:	4618      	mov	r0, r3
 800512a:	f00b f861 	bl	80101f0 <siprintf>
 800512e:	e02f      	b.n	8005190 <printRadioSettings+0x2ac>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8005130:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005134:	2b02      	cmp	r3, #2
 8005136:	d121      	bne.n	800517c <printRadioSettings+0x298>
 8005138:	f107 0308 	add.w	r3, r7, #8
 800513c:	490e      	ldr	r1, [pc, #56]	; (8005178 <printRadioSettings+0x294>)
 800513e:	4618      	mov	r0, r3
 8005140:	f00b f856 	bl	80101f0 <siprintf>
 8005144:	e024      	b.n	8005190 <printRadioSettings+0x2ac>
 8005146:	bf00      	nop
 8005148:	08011554 	.word	0x08011554
 800514c:	08011588 	.word	0x08011588
 8005150:	080115a4 	.word	0x080115a4
 8005154:	080115c0 	.word	0x080115c0
 8005158:	080115d4 	.word	0x080115d4
 800515c:	08011618 	.word	0x08011618
 8005160:	08011664 	.word	0x08011664
 8005164:	08011680 	.word	0x08011680
 8005168:	08011694 	.word	0x08011694
 800516c:	080116ac 	.word	0x080116ac
 8005170:	080116c4 	.word	0x080116c4
 8005174:	080116d8 	.word	0x080116d8
 8005178:	080116ec 	.word	0x080116ec
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 800517c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005180:	2b03      	cmp	r3, #3
 8005182:	d105      	bne.n	8005190 <printRadioSettings+0x2ac>
 8005184:	f107 0308 	add.w	r3, r7, #8
 8005188:	49b1      	ldr	r1, [pc, #708]	; (8005450 <printRadioSettings+0x56c>)
 800518a:	4618      	mov	r0, r3
 800518c:	f00b f830 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8005190:	463b      	mov	r3, r7
 8005192:	2205      	movs	r2, #5
 8005194:	4619      	mov	r1, r3
 8005196:	200a      	movs	r0, #10
 8005198:	f7ff faa8 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800519c:	793b      	ldrb	r3, [r7, #4]
 800519e:	461c      	mov	r4, r3
 80051a0:	78fb      	ldrb	r3, [r7, #3]
 80051a2:	461d      	mov	r5, r3
 80051a4:	78bb      	ldrb	r3, [r7, #2]
 80051a6:	787a      	ldrb	r2, [r7, #1]
 80051a8:	7839      	ldrb	r1, [r7, #0]
 80051aa:	f107 0008 	add.w	r0, r7, #8
 80051ae:	9102      	str	r1, [sp, #8]
 80051b0:	9201      	str	r2, [sp, #4]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	462b      	mov	r3, r5
 80051b6:	4622      	mov	r2, r4
 80051b8:	49a6      	ldr	r1, [pc, #664]	; (8005454 <printRadioSettings+0x570>)
 80051ba:	f00b f819 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 80051be:	463b      	mov	r3, r7
 80051c0:	2205      	movs	r2, #5
 80051c2:	4619      	mov	r1, r3
 80051c4:	200b      	movs	r0, #11
 80051c6:	f7ff fa91 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80051ca:	793b      	ldrb	r3, [r7, #4]
 80051cc:	461c      	mov	r4, r3
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	461d      	mov	r5, r3
 80051d2:	78bb      	ldrb	r3, [r7, #2]
 80051d4:	787a      	ldrb	r2, [r7, #1]
 80051d6:	7839      	ldrb	r1, [r7, #0]
 80051d8:	f107 0008 	add.w	r0, r7, #8
 80051dc:	9102      	str	r1, [sp, #8]
 80051de:	9201      	str	r2, [sp, #4]
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	462b      	mov	r3, r5
 80051e4:	4622      	mov	r2, r4
 80051e6:	499c      	ldr	r1, [pc, #624]	; (8005458 <printRadioSettings+0x574>)
 80051e8:	f00b f802 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80051ec:	463b      	mov	r3, r7
 80051ee:	2201      	movs	r2, #1
 80051f0:	4619      	mov	r1, r3
 80051f2:	200c      	movs	r0, #12
 80051f4:	f7ff fa7a 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80051f8:	783b      	ldrb	r3, [r7, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	f107 0308 	add.w	r3, r7, #8
 8005200:	4996      	ldr	r1, [pc, #600]	; (800545c <printRadioSettings+0x578>)
 8005202:	4618      	mov	r0, r3
 8005204:	f00a fff4 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8005208:	463b      	mov	r3, r7
 800520a:	2201      	movs	r2, #1
 800520c:	4619      	mov	r1, r3
 800520e:	200d      	movs	r0, #13
 8005210:	f7ff fa6c 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8005214:	783b      	ldrb	r3, [r7, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	f107 0308 	add.w	r3, r7, #8
 800521c:	4990      	ldr	r1, [pc, #576]	; (8005460 <printRadioSettings+0x57c>)
 800521e:	4618      	mov	r0, r3
 8005220:	f00a ffe6 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8005224:	463b      	mov	r3, r7
 8005226:	2201      	movs	r2, #1
 8005228:	4619      	mov	r1, r3
 800522a:	200e      	movs	r0, #14
 800522c:	f7ff fa5e 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8005230:	783b      	ldrb	r3, [r7, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	f107 0308 	add.w	r3, r7, #8
 8005238:	498a      	ldr	r1, [pc, #552]	; (8005464 <printRadioSettings+0x580>)
 800523a:	4618      	mov	r0, r3
 800523c:	f00a ffd8 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8005240:	463b      	mov	r3, r7
 8005242:	2201      	movs	r2, #1
 8005244:	4619      	mov	r1, r3
 8005246:	200f      	movs	r0, #15
 8005248:	f7ff fa50 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800524c:	783b      	ldrb	r3, [r7, #0]
 800524e:	461a      	mov	r2, r3
 8005250:	f107 0308 	add.w	r3, r7, #8
 8005254:	4984      	ldr	r1, [pc, #528]	; (8005468 <printRadioSettings+0x584>)
 8005256:	4618      	mov	r0, r3
 8005258:	f00a ffca 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 800525c:	463b      	mov	r3, r7
 800525e:	2205      	movs	r2, #5
 8005260:	4619      	mov	r1, r3
 8005262:	2010      	movs	r0, #16
 8005264:	f7ff fa42 	bl	80046ec <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8005268:	793b      	ldrb	r3, [r7, #4]
 800526a:	461c      	mov	r4, r3
 800526c:	78fb      	ldrb	r3, [r7, #3]
 800526e:	461d      	mov	r5, r3
 8005270:	78bb      	ldrb	r3, [r7, #2]
 8005272:	787a      	ldrb	r2, [r7, #1]
 8005274:	7839      	ldrb	r1, [r7, #0]
 8005276:	f107 0008 	add.w	r0, r7, #8
 800527a:	9102      	str	r1, [sp, #8]
 800527c:	9201      	str	r2, [sp, #4]
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	462b      	mov	r3, r5
 8005282:	4622      	mov	r2, r4
 8005284:	4979      	ldr	r1, [pc, #484]	; (800546c <printRadioSettings+0x588>)
 8005286:	f00a ffb3 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 800528a:	2011      	movs	r0, #17
 800528c:	f7ff fa06 	bl	800469c <NRF24_read_register>
 8005290:	4603      	mov	r3, r0
 8005292:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8005296:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800529a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800529e:	f107 0308 	add.w	r3, r7, #8
 80052a2:	4973      	ldr	r1, [pc, #460]	; (8005470 <printRadioSettings+0x58c>)
 80052a4:	4618      	mov	r0, r3
 80052a6:	f00a ffa3 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	reg8Val = NRF24_read_register(0x11+1);
 80052aa:	2012      	movs	r0, #18
 80052ac:	f7ff f9f6 	bl	800469c <NRF24_read_register>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80052b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80052ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052be:	f107 0308 	add.w	r3, r7, #8
 80052c2:	496c      	ldr	r1, [pc, #432]	; (8005474 <printRadioSettings+0x590>)
 80052c4:	4618      	mov	r0, r3
 80052c6:	f00a ff93 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	reg8Val = NRF24_read_register(0x11+2);
 80052ca:	2013      	movs	r0, #19
 80052cc:	f7ff f9e6 	bl	800469c <NRF24_read_register>
 80052d0:	4603      	mov	r3, r0
 80052d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80052d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80052da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052de:	f107 0308 	add.w	r3, r7, #8
 80052e2:	4965      	ldr	r1, [pc, #404]	; (8005478 <printRadioSettings+0x594>)
 80052e4:	4618      	mov	r0, r3
 80052e6:	f00a ff83 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	reg8Val = NRF24_read_register(0x11+3);
 80052ea:	2014      	movs	r0, #20
 80052ec:	f7ff f9d6 	bl	800469c <NRF24_read_register>
 80052f0:	4603      	mov	r3, r0
 80052f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80052f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80052fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052fe:	f107 0308 	add.w	r3, r7, #8
 8005302:	495e      	ldr	r1, [pc, #376]	; (800547c <printRadioSettings+0x598>)
 8005304:	4618      	mov	r0, r3
 8005306:	f00a ff73 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	reg8Val = NRF24_read_register(0x11+4);
 800530a:	2015      	movs	r0, #21
 800530c:	f7ff f9c6 	bl	800469c <NRF24_read_register>
 8005310:	4603      	mov	r3, r0
 8005312:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8005316:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800531a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800531e:	f107 0308 	add.w	r3, r7, #8
 8005322:	4957      	ldr	r1, [pc, #348]	; (8005480 <printRadioSettings+0x59c>)
 8005324:	4618      	mov	r0, r3
 8005326:	f00a ff63 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	reg8Val = NRF24_read_register(0x11+5);
 800532a:	2016      	movs	r0, #22
 800532c:	f7ff f9b6 	bl	800469c <NRF24_read_register>
 8005330:	4603      	mov	r3, r0
 8005332:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8005336:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800533a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800533e:	f107 0308 	add.w	r3, r7, #8
 8005342:	4950      	ldr	r1, [pc, #320]	; (8005484 <printRadioSettings+0x5a0>)
 8005344:	4618      	mov	r0, r3
 8005346:	f00a ff53 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 800534a:	201c      	movs	r0, #28
 800534c:	f7ff f9a6 	bl	800469c <NRF24_read_register>
 8005350:	4603      	mov	r3, r0
 8005352:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8005356:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800535a:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800535e:	2b00      	cmp	r3, #0
 8005360:	bfcc      	ite	gt
 8005362:	2301      	movgt	r3, #1
 8005364:	2300      	movle	r3, #0
 8005366:	b2db      	uxtb	r3, r3
 8005368:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800536a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800536e:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8005372:	2b00      	cmp	r3, #0
 8005374:	bfcc      	ite	gt
 8005376:	2301      	movgt	r3, #1
 8005378:	2300      	movle	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800537e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005382:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8005386:	2b00      	cmp	r3, #0
 8005388:	bfcc      	ite	gt
 800538a:	2301      	movgt	r3, #1
 800538c:	2300      	movle	r3, #0
 800538e:	b2db      	uxtb	r3, r3
 8005390:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8005392:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005396:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800539a:	2b00      	cmp	r3, #0
 800539c:	bfcc      	ite	gt
 800539e:	2301      	movgt	r3, #1
 80053a0:	2300      	movle	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80053a6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80053aa:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	bfcc      	ite	gt
 80053b2:	2301      	movgt	r3, #1
 80053b4:	2300      	movle	r3, #0
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80053ba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80053be:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	bfcc      	ite	gt
 80053c6:	2301      	movgt	r3, #1
 80053c8:	2300      	movle	r3, #0
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	f107 0008 	add.w	r0, r7, #8
 80053d0:	9303      	str	r3, [sp, #12]
 80053d2:	9402      	str	r4, [sp, #8]
 80053d4:	9101      	str	r1, [sp, #4]
 80053d6:	9200      	str	r2, [sp, #0]
 80053d8:	4633      	mov	r3, r6
 80053da:	462a      	mov	r2, r5
 80053dc:	492a      	ldr	r1, [pc, #168]	; (8005488 <printRadioSettings+0x5a4>)
 80053de:	f00a ff07 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 80053e2:	201d      	movs	r0, #29
 80053e4:	f7ff f95a 	bl	800469c <NRF24_read_register>
 80053e8:	4603      	mov	r3, r0
 80053ea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 80053ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80053f2:	f003 0304 	and.w	r3, r3, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d006      	beq.n	8005408 <printRadioSettings+0x524>
 80053fa:	f107 0308 	add.w	r3, r7, #8
 80053fe:	4923      	ldr	r1, [pc, #140]	; (800548c <printRadioSettings+0x5a8>)
 8005400:	4618      	mov	r0, r3
 8005402:	f00a fef5 	bl	80101f0 <siprintf>
 8005406:	e005      	b.n	8005414 <printRadioSettings+0x530>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8005408:	f107 0308 	add.w	r3, r7, #8
 800540c:	4920      	ldr	r1, [pc, #128]	; (8005490 <printRadioSettings+0x5ac>)
 800540e:	4618      	mov	r0, r3
 8005410:	f00a feee 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8005414:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	d006      	beq.n	800542e <printRadioSettings+0x54a>
 8005420:	f107 0308 	add.w	r3, r7, #8
 8005424:	491b      	ldr	r1, [pc, #108]	; (8005494 <printRadioSettings+0x5b0>)
 8005426:	4618      	mov	r0, r3
 8005428:	f00a fee2 	bl	80101f0 <siprintf>
 800542c:	e005      	b.n	800543a <printRadioSettings+0x556>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 800542e:	f107 0308 	add.w	r3, r7, #8
 8005432:	4919      	ldr	r1, [pc, #100]	; (8005498 <printRadioSettings+0x5b4>)
 8005434:	4618      	mov	r0, r3
 8005436:	f00a fedb 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 800543a:	f107 0308 	add.w	r3, r7, #8
 800543e:	4917      	ldr	r1, [pc, #92]	; (800549c <printRadioSettings+0x5b8>)
 8005440:	4618      	mov	r0, r3
 8005442:	f00a fed5 	bl	80101f0 <siprintf>
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}
 8005446:	bf00      	nop
 8005448:	3774      	adds	r7, #116	; 0x74
 800544a:	46bd      	mov	sp, r7
 800544c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800544e:	bf00      	nop
 8005450:	08011700 	.word	0x08011700
 8005454:	08011714 	.word	0x08011714
 8005458:	08011744 	.word	0x08011744
 800545c:	08011774 	.word	0x08011774
 8005460:	0801179c 	.word	0x0801179c
 8005464:	080117c4 	.word	0x080117c4
 8005468:	080117ec 	.word	0x080117ec
 800546c:	08011814 	.word	0x08011814
 8005470:	08011840 	.word	0x08011840
 8005474:	0801185c 	.word	0x0801185c
 8005478:	08011878 	.word	0x08011878
 800547c:	08011894 	.word	0x08011894
 8005480:	080118b0 	.word	0x080118b0
 8005484:	080118cc 	.word	0x080118cc
 8005488:	080118e8 	.word	0x080118e8
 800548c:	08011934 	.word	0x08011934
 8005490:	0801194c 	.word	0x0801194c
 8005494:	08011964 	.word	0x08011964
 8005498:	08011980 	.word	0x08011980
 800549c:	08011554 	.word	0x08011554

080054a0 <nrf24_DebugUART_Init>:
	//HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 80054a0:	b084      	sub	sp, #16
 80054a2:	b4b0      	push	{r4, r5, r7}
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	f107 040c 	add.w	r4, r7, #12
 80054aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 80054ae:	4b09      	ldr	r3, [pc, #36]	; (80054d4 <nrf24_DebugUART_Init+0x34>)
 80054b0:	461d      	mov	r5, r3
 80054b2:	f107 040c 	add.w	r4, r7, #12
 80054b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80054c6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80054ca:	bf00      	nop
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bcb0      	pop	{r4, r5, r7}
 80054d0:	b004      	add	sp, #16
 80054d2:	4770      	bx	lr
 80054d4:	200018cc 	.word	0x200018cc

080054d8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80054dc:	4b17      	ldr	r3, [pc, #92]	; (800553c <MX_SPI1_Init+0x64>)
 80054de:	4a18      	ldr	r2, [pc, #96]	; (8005540 <MX_SPI1_Init+0x68>)
 80054e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80054e2:	4b16      	ldr	r3, [pc, #88]	; (800553c <MX_SPI1_Init+0x64>)
 80054e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80054e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80054ea:	4b14      	ldr	r3, [pc, #80]	; (800553c <MX_SPI1_Init+0x64>)
 80054ec:	2200      	movs	r2, #0
 80054ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80054f0:	4b12      	ldr	r3, [pc, #72]	; (800553c <MX_SPI1_Init+0x64>)
 80054f2:	2200      	movs	r2, #0
 80054f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80054f6:	4b11      	ldr	r3, [pc, #68]	; (800553c <MX_SPI1_Init+0x64>)
 80054f8:	2200      	movs	r2, #0
 80054fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80054fc:	4b0f      	ldr	r3, [pc, #60]	; (800553c <MX_SPI1_Init+0x64>)
 80054fe:	2200      	movs	r2, #0
 8005500:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005502:	4b0e      	ldr	r3, [pc, #56]	; (800553c <MX_SPI1_Init+0x64>)
 8005504:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005508:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800550a:	4b0c      	ldr	r3, [pc, #48]	; (800553c <MX_SPI1_Init+0x64>)
 800550c:	2220      	movs	r2, #32
 800550e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005510:	4b0a      	ldr	r3, [pc, #40]	; (800553c <MX_SPI1_Init+0x64>)
 8005512:	2200      	movs	r2, #0
 8005514:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005516:	4b09      	ldr	r3, [pc, #36]	; (800553c <MX_SPI1_Init+0x64>)
 8005518:	2200      	movs	r2, #0
 800551a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800551c:	4b07      	ldr	r3, [pc, #28]	; (800553c <MX_SPI1_Init+0x64>)
 800551e:	2200      	movs	r2, #0
 8005520:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005522:	4b06      	ldr	r3, [pc, #24]	; (800553c <MX_SPI1_Init+0x64>)
 8005524:	220a      	movs	r2, #10
 8005526:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005528:	4804      	ldr	r0, [pc, #16]	; (800553c <MX_SPI1_Init+0x64>)
 800552a:	f003 fca3 	bl	8008e74 <HAL_SPI_Init>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	d001      	beq.n	8005538 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8005534:	f7ff f812 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005538:	bf00      	nop
 800553a:	bd80      	pop	{r7, pc}
 800553c:	20001978 	.word	0x20001978
 8005540:	40013000 	.word	0x40013000

08005544 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800554c:	f107 0310 	add.w	r3, r7, #16
 8005550:	2200      	movs	r2, #0
 8005552:	601a      	str	r2, [r3, #0]
 8005554:	605a      	str	r2, [r3, #4]
 8005556:	609a      	str	r2, [r3, #8]
 8005558:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a1b      	ldr	r2, [pc, #108]	; (80055cc <HAL_SPI_MspInit+0x88>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d12f      	bne.n	80055c4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005564:	4b1a      	ldr	r3, [pc, #104]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	4a19      	ldr	r2, [pc, #100]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 800556a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800556e:	6193      	str	r3, [r2, #24]
 8005570:	4b17      	ldr	r3, [pc, #92]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005578:	60fb      	str	r3, [r7, #12]
 800557a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800557c:	4b14      	ldr	r3, [pc, #80]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	4a13      	ldr	r2, [pc, #76]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 8005582:	f043 0304 	orr.w	r3, r3, #4
 8005586:	6193      	str	r3, [r2, #24]
 8005588:	4b11      	ldr	r3, [pc, #68]	; (80055d0 <HAL_SPI_MspInit+0x8c>)
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f003 0304 	and.w	r3, r3, #4
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005594:	23a0      	movs	r3, #160	; 0xa0
 8005596:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005598:	2302      	movs	r3, #2
 800559a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800559c:	2303      	movs	r3, #3
 800559e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055a0:	f107 0310 	add.w	r3, r7, #16
 80055a4:	4619      	mov	r1, r3
 80055a6:	480b      	ldr	r0, [pc, #44]	; (80055d4 <HAL_SPI_MspInit+0x90>)
 80055a8:	f001 f9ce 	bl	8006948 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80055ac:	2340      	movs	r3, #64	; 0x40
 80055ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055b0:	2300      	movs	r3, #0
 80055b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b4:	2300      	movs	r3, #0
 80055b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055b8:	f107 0310 	add.w	r3, r7, #16
 80055bc:	4619      	mov	r1, r3
 80055be:	4805      	ldr	r0, [pc, #20]	; (80055d4 <HAL_SPI_MspInit+0x90>)
 80055c0:	f001 f9c2 	bl	8006948 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80055c4:	bf00      	nop
 80055c6:	3720      	adds	r7, #32
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40013000 	.word	0x40013000
 80055d0:	40021000 	.word	0x40021000
 80055d4:	40010800 	.word	0x40010800

080055d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80055de:	4b15      	ldr	r3, [pc, #84]	; (8005634 <HAL_MspInit+0x5c>)
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	4a14      	ldr	r2, [pc, #80]	; (8005634 <HAL_MspInit+0x5c>)
 80055e4:	f043 0301 	orr.w	r3, r3, #1
 80055e8:	6193      	str	r3, [r2, #24]
 80055ea:	4b12      	ldr	r3, [pc, #72]	; (8005634 <HAL_MspInit+0x5c>)
 80055ec:	699b      	ldr	r3, [r3, #24]
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	60bb      	str	r3, [r7, #8]
 80055f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80055f6:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <HAL_MspInit+0x5c>)
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	4a0e      	ldr	r2, [pc, #56]	; (8005634 <HAL_MspInit+0x5c>)
 80055fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005600:	61d3      	str	r3, [r2, #28]
 8005602:	4b0c      	ldr	r3, [pc, #48]	; (8005634 <HAL_MspInit+0x5c>)
 8005604:	69db      	ldr	r3, [r3, #28]
 8005606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560a:	607b      	str	r3, [r7, #4]
 800560c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800560e:	4b0a      	ldr	r3, [pc, #40]	; (8005638 <HAL_MspInit+0x60>)
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	60fb      	str	r3, [r7, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005622:	60fb      	str	r3, [r7, #12]
 8005624:	4a04      	ldr	r2, [pc, #16]	; (8005638 <HAL_MspInit+0x60>)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800562a:	bf00      	nop
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	bc80      	pop	{r7}
 8005632:	4770      	bx	lr
 8005634:	40021000 	.word	0x40021000
 8005638:	40010000 	.word	0x40010000

0800563c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005640:	e7fe      	b.n	8005640 <NMI_Handler+0x4>
	...

08005644 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005644:	b480      	push	{r7}
 8005646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8005648:	4b0a      	ldr	r3, [pc, #40]	; (8005674 <HardFault_Handler+0x30>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005650:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8005652:	4b08      	ldr	r3, [pc, #32]	; (8005674 <HardFault_Handler+0x30>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800565a:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 800565c:	4b05      	ldr	r3, [pc, #20]	; (8005674 <HardFault_Handler+0x30>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005664:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8005666:	4b03      	ldr	r3, [pc, #12]	; (8005674 <HardFault_Handler+0x30>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800566e:	641a      	str	r2, [r3, #64]	; 0x40

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005670:	e7fe      	b.n	8005670 <HardFault_Handler+0x2c>
 8005672:	bf00      	nop
 8005674:	20001a60 	.word	0x20001a60

08005678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005678:	b480      	push	{r7}
 800567a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800567c:	e7fe      	b.n	800567c <MemManage_Handler+0x4>

0800567e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800567e:	b480      	push	{r7}
 8005680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005682:	e7fe      	b.n	8005682 <BusFault_Handler+0x4>

08005684 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005684:	b480      	push	{r7}
 8005686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005688:	e7fe      	b.n	8005688 <UsageFault_Handler+0x4>

0800568a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800568a:	b480      	push	{r7}
 800568c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800568e:	bf00      	nop
 8005690:	46bd      	mov	sp, r7
 8005692:	bc80      	pop	{r7}
 8005694:	4770      	bx	lr

08005696 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005696:	b480      	push	{r7}
 8005698:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800569a:	bf00      	nop
 800569c:	46bd      	mov	sp, r7
 800569e:	bc80      	pop	{r7}
 80056a0:	4770      	bx	lr

080056a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80056a2:	b480      	push	{r7}
 80056a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056a6:	bf00      	nop
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr
	...

080056b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  if(timeout >0)  timeout--;
 80056b4:	4b07      	ldr	r3, [pc, #28]	; (80056d4 <SysTick_Handler+0x24>)
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d006      	beq.n	80056cc <SysTick_Handler+0x1c>
 80056be:	4b05      	ldr	r3, [pc, #20]	; (80056d4 <SysTick_Handler+0x24>)
 80056c0:	881b      	ldrh	r3, [r3, #0]
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b29a      	uxth	r2, r3
 80056c8:	4b02      	ldr	r3, [pc, #8]	; (80056d4 <SysTick_Handler+0x24>)
 80056ca:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056cc:	f000 fd8a 	bl	80061e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056d0:	bf00      	nop
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	20001920 	.word	0x20001920

080056d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80056dc:	4802      	ldr	r0, [pc, #8]	; (80056e8 <DMA1_Channel5_IRQHandler+0x10>)
 80056de:	f000 ffff 	bl	80066e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80056e2:	bf00      	nop
 80056e4:	bd80      	pop	{r7, pc}
 80056e6:	bf00      	nop
 80056e8:	20001b30 	.word	0x20001b30

080056ec <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80056f0:	4802      	ldr	r0, [pc, #8]	; (80056fc <DMA1_Channel7_IRQHandler+0x10>)
 80056f2:	f000 fff5 	bl	80066e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80056f6:	bf00      	nop
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20001b74 	.word	0x20001b74

08005700 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005704:	4802      	ldr	r0, [pc, #8]	; (8005710 <TIM2_IRQHandler+0x10>)
 8005706:	f004 fc5d 	bl	8009fc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800570a:	bf00      	nop
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	20001aa8 	.word	0x20001aa8

08005714 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005718:	4802      	ldr	r0, [pc, #8]	; (8005724 <TIM3_IRQHandler+0x10>)
 800571a:	f004 fc53 	bl	8009fc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800571e:	bf00      	nop
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	20001a18 	.word	0x20001a18

08005728 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800572c:	4802      	ldr	r0, [pc, #8]	; (8005738 <USART2_IRQHandler+0x10>)
 800572e:	f005 fec7 	bl	800b4c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005732:	bf00      	nop
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	20001bf8 	.word	0x20001bf8

0800573c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	  Uart_isr (&huart3);
 8005740:	4803      	ldr	r0, [pc, #12]	; (8005750 <USART3_IRQHandler+0x14>)
 8005742:	f7fb fe15 	bl	8001370 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005746:	4802      	ldr	r0, [pc, #8]	; (8005750 <USART3_IRQHandler+0x14>)
 8005748:	f005 feba 	bl	800b4c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800574c:	bf00      	nop
 800574e:	bd80      	pop	{r7, pc}
 8005750:	20001af0 	.word	0x20001af0

08005754 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b086      	sub	sp, #24
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005760:	2300      	movs	r3, #0
 8005762:	617b      	str	r3, [r7, #20]
 8005764:	e00a      	b.n	800577c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005766:	f3af 8000 	nop.w
 800576a:	4601      	mov	r1, r0
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	1c5a      	adds	r2, r3, #1
 8005770:	60ba      	str	r2, [r7, #8]
 8005772:	b2ca      	uxtb	r2, r1
 8005774:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	3301      	adds	r3, #1
 800577a:	617b      	str	r3, [r7, #20]
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	429a      	cmp	r2, r3
 8005782:	dbf0      	blt.n	8005766 <_read+0x12>
	}

return len;
 8005784:	687b      	ldr	r3, [r7, #4]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}

0800578e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800578e:	b580      	push	{r7, lr}
 8005790:	b086      	sub	sp, #24
 8005792:	af00      	add	r7, sp, #0
 8005794:	60f8      	str	r0, [r7, #12]
 8005796:	60b9      	str	r1, [r7, #8]
 8005798:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800579a:	2300      	movs	r3, #0
 800579c:	617b      	str	r3, [r7, #20]
 800579e:	e009      	b.n	80057b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	60ba      	str	r2, [r7, #8]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	3301      	adds	r3, #1
 80057b2:	617b      	str	r3, [r7, #20]
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	dbf1      	blt.n	80057a0 <_write+0x12>
	}
	return len;
 80057bc:	687b      	ldr	r3, [r7, #4]
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3718      	adds	r7, #24
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <_close>:

int _close(int file)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b083      	sub	sp, #12
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
	return -1;
 80057ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	370c      	adds	r7, #12
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bc80      	pop	{r7}
 80057da:	4770      	bx	lr

080057dc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80057ec:	605a      	str	r2, [r3, #4]
	return 0;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <_isatty>:

int _isatty(int file)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b083      	sub	sp, #12
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
	return 1;
 8005802:	2301      	movs	r3, #1
}
 8005804:	4618      	mov	r0, r3
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr

0800580e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800580e:	b480      	push	{r7}
 8005810:	b085      	sub	sp, #20
 8005812:	af00      	add	r7, sp, #0
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	60b9      	str	r1, [r7, #8]
 8005818:	607a      	str	r2, [r7, #4]
	return 0;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3714      	adds	r7, #20
 8005820:	46bd      	mov	sp, r7
 8005822:	bc80      	pop	{r7}
 8005824:	4770      	bx	lr
	...

08005828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005830:	4a14      	ldr	r2, [pc, #80]	; (8005884 <_sbrk+0x5c>)
 8005832:	4b15      	ldr	r3, [pc, #84]	; (8005888 <_sbrk+0x60>)
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800583c:	4b13      	ldr	r3, [pc, #76]	; (800588c <_sbrk+0x64>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d102      	bne.n	800584a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005844:	4b11      	ldr	r3, [pc, #68]	; (800588c <_sbrk+0x64>)
 8005846:	4a12      	ldr	r2, [pc, #72]	; (8005890 <_sbrk+0x68>)
 8005848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800584a:	4b10      	ldr	r3, [pc, #64]	; (800588c <_sbrk+0x64>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4413      	add	r3, r2
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	429a      	cmp	r2, r3
 8005856:	d207      	bcs.n	8005868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005858:	f00a fb46 	bl	800fee8 <__errno>
 800585c:	4603      	mov	r3, r0
 800585e:	220c      	movs	r2, #12
 8005860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005862:	f04f 33ff 	mov.w	r3, #4294967295
 8005866:	e009      	b.n	800587c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005868:	4b08      	ldr	r3, [pc, #32]	; (800588c <_sbrk+0x64>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800586e:	4b07      	ldr	r3, [pc, #28]	; (800588c <_sbrk+0x64>)
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4413      	add	r3, r2
 8005876:	4a05      	ldr	r2, [pc, #20]	; (800588c <_sbrk+0x64>)
 8005878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800587a:	68fb      	ldr	r3, [r7, #12]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	20005000 	.word	0x20005000
 8005888:	00000400 	.word	0x00000400
 800588c:	2000190c 	.word	0x2000190c
 8005890:	20001c50 	.word	0x20001c50

08005894 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005894:	b480      	push	{r7}
 8005896:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005898:	bf00      	nop
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr

080058a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b092      	sub	sp, #72	; 0x48
 80058a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80058a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80058aa:	2200      	movs	r2, #0
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80058b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]
 80058b8:	605a      	str	r2, [r3, #4]
 80058ba:	609a      	str	r2, [r3, #8]
 80058bc:	60da      	str	r2, [r3, #12]
 80058be:	611a      	str	r2, [r3, #16]
 80058c0:	615a      	str	r2, [r3, #20]
 80058c2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80058c4:	1d3b      	adds	r3, r7, #4
 80058c6:	2220      	movs	r2, #32
 80058c8:	2100      	movs	r1, #0
 80058ca:	4618      	mov	r0, r3
 80058cc:	f00a fb44 	bl	800ff58 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80058d0:	4b45      	ldr	r3, [pc, #276]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058d2:	4a46      	ldr	r2, [pc, #280]	; (80059ec <MX_TIM1_Init+0x14c>)
 80058d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80058d6:	4b44      	ldr	r3, [pc, #272]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058d8:	2247      	movs	r2, #71	; 0x47
 80058da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058dc:	4b42      	ldr	r3, [pc, #264]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058de:	2200      	movs	r2, #0
 80058e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 80058e2:	4b41      	ldr	r3, [pc, #260]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058e4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80058e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058ea:	4b3f      	ldr	r3, [pc, #252]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80058f0:	4b3d      	ldr	r3, [pc, #244]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058f6:	4b3c      	ldr	r3, [pc, #240]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80058fc:	483a      	ldr	r0, [pc, #232]	; (80059e8 <MX_TIM1_Init+0x148>)
 80058fe:	f004 f911 	bl	8009b24 <HAL_TIM_PWM_Init>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d001      	beq.n	800590c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8005908:	f7fe fe28 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800590c:	2300      	movs	r3, #0
 800590e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005910:	2300      	movs	r3, #0
 8005912:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005914:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005918:	4619      	mov	r1, r3
 800591a:	4833      	ldr	r0, [pc, #204]	; (80059e8 <MX_TIM1_Init+0x148>)
 800591c:	f005 fb20 	bl	800af60 <HAL_TIMEx_MasterConfigSynchronization>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8005926:	f7fe fe19 	bl	800455c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800592a:	2360      	movs	r3, #96	; 0x60
 800592c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005932:	2300      	movs	r3, #0
 8005934:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005936:	2300      	movs	r3, #0
 8005938:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800593a:	2300      	movs	r3, #0
 800593c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800593e:	2300      	movs	r3, #0
 8005940:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005942:	2300      	movs	r3, #0
 8005944:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005946:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800594a:	2200      	movs	r2, #0
 800594c:	4619      	mov	r1, r3
 800594e:	4826      	ldr	r0, [pc, #152]	; (80059e8 <MX_TIM1_Init+0x148>)
 8005950:	f004 fcd4 	bl	800a2fc <HAL_TIM_PWM_ConfigChannel>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800595a:	f7fe fdff 	bl	800455c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800595e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005962:	2204      	movs	r2, #4
 8005964:	4619      	mov	r1, r3
 8005966:	4820      	ldr	r0, [pc, #128]	; (80059e8 <MX_TIM1_Init+0x148>)
 8005968:	f004 fcc8 	bl	800a2fc <HAL_TIM_PWM_ConfigChannel>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8005972:	f7fe fdf3 	bl	800455c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800597a:	2208      	movs	r2, #8
 800597c:	4619      	mov	r1, r3
 800597e:	481a      	ldr	r0, [pc, #104]	; (80059e8 <MX_TIM1_Init+0x148>)
 8005980:	f004 fcbc 	bl	800a2fc <HAL_TIM_PWM_ConfigChannel>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800598a:	f7fe fde7 	bl	800455c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800598e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005992:	220c      	movs	r2, #12
 8005994:	4619      	mov	r1, r3
 8005996:	4814      	ldr	r0, [pc, #80]	; (80059e8 <MX_TIM1_Init+0x148>)
 8005998:	f004 fcb0 	bl	800a2fc <HAL_TIM_PWM_ConfigChannel>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80059a2:	f7fe fddb 	bl	800455c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80059a6:	2300      	movs	r3, #0
 80059a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80059aa:	2300      	movs	r3, #0
 80059ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80059b2:	2300      	movs	r3, #0
 80059b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80059ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80059c0:	2300      	movs	r3, #0
 80059c2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80059c4:	1d3b      	adds	r3, r7, #4
 80059c6:	4619      	mov	r1, r3
 80059c8:	4807      	ldr	r0, [pc, #28]	; (80059e8 <MX_TIM1_Init+0x148>)
 80059ca:	f005 fb27 	bl	800b01c <HAL_TIMEx_ConfigBreakDeadTime>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80059d4:	f7fe fdc2 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80059d8:	4803      	ldr	r0, [pc, #12]	; (80059e8 <MX_TIM1_Init+0x148>)
 80059da:	f000 f9a5 	bl	8005d28 <HAL_TIM_MspPostInit>

}
 80059de:	bf00      	nop
 80059e0:	3748      	adds	r7, #72	; 0x48
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20001a60 	.word	0x20001a60
 80059ec:	40012c00 	.word	0x40012c00

080059f0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059f6:	f107 0308 	add.w	r3, r7, #8
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]
 80059fe:	605a      	str	r2, [r3, #4]
 8005a00:	609a      	str	r2, [r3, #8]
 8005a02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a04:	463b      	mov	r3, r7
 8005a06:	2200      	movs	r2, #0
 8005a08:	601a      	str	r2, [r3, #0]
 8005a0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005a0c:	4b1d      	ldr	r3, [pc, #116]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005a12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8005a14:	4b1b      	ldr	r3, [pc, #108]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a16:	2247      	movs	r2, #71	; 0x47
 8005a18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a1a:	4b1a      	ldr	r3, [pc, #104]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8005a20:	4b18      	ldr	r3, [pc, #96]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a28:	4b16      	ldr	r3, [pc, #88]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a2e:	4b15      	ldr	r3, [pc, #84]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005a34:	4813      	ldr	r0, [pc, #76]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a36:	f003 ff89 	bl	800994c <HAL_TIM_Base_Init>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8005a40:	f7fe fd8c 	bl	800455c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005a4a:	f107 0308 	add.w	r3, r7, #8
 8005a4e:	4619      	mov	r1, r3
 8005a50:	480c      	ldr	r0, [pc, #48]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a52:	f004 fd11 	bl	800a478 <HAL_TIM_ConfigClockSource>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d001      	beq.n	8005a60 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8005a5c:	f7fe fd7e 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a60:	2300      	movs	r3, #0
 8005a62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a64:	2300      	movs	r3, #0
 8005a66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a68:	463b      	mov	r3, r7
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4805      	ldr	r0, [pc, #20]	; (8005a84 <MX_TIM2_Init+0x94>)
 8005a6e:	f005 fa77 	bl	800af60 <HAL_TIMEx_MasterConfigSynchronization>
 8005a72:	4603      	mov	r3, r0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d001      	beq.n	8005a7c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8005a78:	f7fe fd70 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005a7c:	bf00      	nop
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	20001aa8 	.word	0x20001aa8

08005a88 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b08a      	sub	sp, #40	; 0x28
 8005a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a8e:	f107 0318 	add.w	r3, r7, #24
 8005a92:	2200      	movs	r2, #0
 8005a94:	601a      	str	r2, [r3, #0]
 8005a96:	605a      	str	r2, [r3, #4]
 8005a98:	609a      	str	r2, [r3, #8]
 8005a9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a9c:	f107 0310 	add.w	r3, r7, #16
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005aa6:	463b      	mov	r3, r7
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	605a      	str	r2, [r3, #4]
 8005aae:	609a      	str	r2, [r3, #8]
 8005ab0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005ab2:	4b2b      	ldr	r3, [pc, #172]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ab4:	4a2b      	ldr	r2, [pc, #172]	; (8005b64 <MX_TIM3_Init+0xdc>)
 8005ab6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8005ab8:	4b29      	ldr	r3, [pc, #164]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005aba:	2247      	movs	r2, #71	; 0x47
 8005abc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005abe:	4b28      	ldr	r3, [pc, #160]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005ac4:	4b26      	ldr	r3, [pc, #152]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005aca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005acc:	4b24      	ldr	r3, [pc, #144]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ad2:	4b23      	ldr	r3, [pc, #140]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005ad8:	4821      	ldr	r0, [pc, #132]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005ada:	f003 ff37 	bl	800994c <HAL_TIM_Base_Init>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d001      	beq.n	8005ae8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8005ae4:	f7fe fd3a 	bl	800455c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005aec:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005aee:	f107 0318 	add.w	r3, r7, #24
 8005af2:	4619      	mov	r1, r3
 8005af4:	481a      	ldr	r0, [pc, #104]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005af6:	f004 fcbf 	bl	800a478 <HAL_TIM_ConfigClockSource>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8005b00:	f7fe fd2c 	bl	800455c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8005b04:	4816      	ldr	r0, [pc, #88]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005b06:	f004 f8ff 	bl	8009d08 <HAL_TIM_IC_Init>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8005b10:	f7fe fd24 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b14:	2300      	movs	r3, #0
 8005b16:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b1c:	f107 0310 	add.w	r3, r7, #16
 8005b20:	4619      	mov	r1, r3
 8005b22:	480f      	ldr	r0, [pc, #60]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005b24:	f005 fa1c 	bl	800af60 <HAL_TIMEx_MasterConfigSynchronization>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d001      	beq.n	8005b32 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8005b2e:	f7fe fd15 	bl	800455c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005b32:	2300      	movs	r3, #0
 8005b34:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005b36:	2301      	movs	r3, #1
 8005b38:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8005b42:	463b      	mov	r3, r7
 8005b44:	2208      	movs	r2, #8
 8005b46:	4619      	mov	r1, r3
 8005b48:	4805      	ldr	r0, [pc, #20]	; (8005b60 <MX_TIM3_Init+0xd8>)
 8005b4a:	f004 fb43 	bl	800a1d4 <HAL_TIM_IC_ConfigChannel>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d001      	beq.n	8005b58 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8005b54:	f7fe fd02 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005b58:	bf00      	nop
 8005b5a:	3728      	adds	r7, #40	; 0x28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	20001a18 	.word	0x20001a18
 8005b64:	40000400 	.word	0x40000400

08005b68 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b6e:	f107 0308 	add.w	r3, r7, #8
 8005b72:	2200      	movs	r2, #0
 8005b74:	601a      	str	r2, [r3, #0]
 8005b76:	605a      	str	r2, [r3, #4]
 8005b78:	609a      	str	r2, [r3, #8]
 8005b7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b7c:	463b      	mov	r3, r7
 8005b7e:	2200      	movs	r2, #0
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005b84:	4b1d      	ldr	r3, [pc, #116]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005b86:	4a1e      	ldr	r2, [pc, #120]	; (8005c00 <MX_TIM4_Init+0x98>)
 8005b88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8005b8a:	4b1c      	ldr	r3, [pc, #112]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005b8c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8005b90:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b92:	4b1a      	ldr	r3, [pc, #104]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8005b98:	4b18      	ldr	r3, [pc, #96]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b9e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ba0:	4b16      	ldr	r3, [pc, #88]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ba6:	4b15      	ldr	r3, [pc, #84]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005bac:	4813      	ldr	r0, [pc, #76]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005bae:	f003 fecd 	bl	800994c <HAL_TIM_Base_Init>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8005bb8:	f7fe fcd0 	bl	800455c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005bbc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005bc2:	f107 0308 	add.w	r3, r7, #8
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	480c      	ldr	r0, [pc, #48]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005bca:	f004 fc55 	bl	800a478 <HAL_TIM_ConfigClockSource>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8005bd4:	f7fe fcc2 	bl	800455c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005be0:	463b      	mov	r3, r7
 8005be2:	4619      	mov	r1, r3
 8005be4:	4805      	ldr	r0, [pc, #20]	; (8005bfc <MX_TIM4_Init+0x94>)
 8005be6:	f005 f9bb 	bl	800af60 <HAL_TIMEx_MasterConfigSynchronization>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8005bf0:	f7fe fcb4 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005bf4:	bf00      	nop
 8005bf6:	3718      	adds	r7, #24
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	200019d0 	.word	0x200019d0
 8005c00:	40000800 	.word	0x40000800

08005c04 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a09      	ldr	r2, [pc, #36]	; (8005c38 <HAL_TIM_PWM_MspInit+0x34>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d10b      	bne.n	8005c2e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c16:	4b09      	ldr	r3, [pc, #36]	; (8005c3c <HAL_TIM_PWM_MspInit+0x38>)
 8005c18:	699b      	ldr	r3, [r3, #24]
 8005c1a:	4a08      	ldr	r2, [pc, #32]	; (8005c3c <HAL_TIM_PWM_MspInit+0x38>)
 8005c1c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005c20:	6193      	str	r3, [r2, #24]
 8005c22:	4b06      	ldr	r3, [pc, #24]	; (8005c3c <HAL_TIM_PWM_MspInit+0x38>)
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8005c2e:	bf00      	nop
 8005c30:	3714      	adds	r7, #20
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr
 8005c38:	40012c00 	.word	0x40012c00
 8005c3c:	40021000 	.word	0x40021000

08005c40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08a      	sub	sp, #40	; 0x28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c48:	f107 0318 	add.w	r3, r7, #24
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	605a      	str	r2, [r3, #4]
 8005c52:	609a      	str	r2, [r3, #8]
 8005c54:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5e:	d114      	bne.n	8005c8a <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005c60:	4b2d      	ldr	r3, [pc, #180]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	4a2c      	ldr	r2, [pc, #176]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005c66:	f043 0301 	orr.w	r3, r3, #1
 8005c6a:	61d3      	str	r3, [r2, #28]
 8005c6c:	4b2a      	ldr	r3, [pc, #168]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005c6e:	69db      	ldr	r3, [r3, #28]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	617b      	str	r3, [r7, #20]
 8005c76:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8005c78:	2200      	movs	r2, #0
 8005c7a:	2101      	movs	r1, #1
 8005c7c:	201c      	movs	r0, #28
 8005c7e:	f000 fbc8 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005c82:	201c      	movs	r0, #28
 8005c84:	f000 fbe1 	bl	800644a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005c88:	e042      	b.n	8005d10 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a23      	ldr	r2, [pc, #140]	; (8005d1c <HAL_TIM_Base_MspInit+0xdc>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d12c      	bne.n	8005cee <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c94:	4b20      	ldr	r3, [pc, #128]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005c96:	69db      	ldr	r3, [r3, #28]
 8005c98:	4a1f      	ldr	r2, [pc, #124]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005c9a:	f043 0302 	orr.w	r3, r3, #2
 8005c9e:	61d3      	str	r3, [r2, #28]
 8005ca0:	4b1d      	ldr	r3, [pc, #116]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005ca2:	69db      	ldr	r3, [r3, #28]
 8005ca4:	f003 0302 	and.w	r3, r3, #2
 8005ca8:	613b      	str	r3, [r7, #16]
 8005caa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cac:	4b1a      	ldr	r3, [pc, #104]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005cae:	699b      	ldr	r3, [r3, #24]
 8005cb0:	4a19      	ldr	r2, [pc, #100]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005cb2:	f043 0308 	orr.w	r3, r3, #8
 8005cb6:	6193      	str	r3, [r2, #24]
 8005cb8:	4b17      	ldr	r3, [pc, #92]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	f003 0308 	and.w	r3, r3, #8
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cd0:	f107 0318 	add.w	r3, r7, #24
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	4812      	ldr	r0, [pc, #72]	; (8005d20 <HAL_TIM_Base_MspInit+0xe0>)
 8005cd8:	f000 fe36 	bl	8006948 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2100      	movs	r1, #0
 8005ce0:	201d      	movs	r0, #29
 8005ce2:	f000 fb96 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005ce6:	201d      	movs	r0, #29
 8005ce8:	f000 fbaf 	bl	800644a <HAL_NVIC_EnableIRQ>
}
 8005cec:	e010      	b.n	8005d10 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM4)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a0c      	ldr	r2, [pc, #48]	; (8005d24 <HAL_TIM_Base_MspInit+0xe4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10b      	bne.n	8005d10 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005cf8:	4b07      	ldr	r3, [pc, #28]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005cfa:	69db      	ldr	r3, [r3, #28]
 8005cfc:	4a06      	ldr	r2, [pc, #24]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005cfe:	f043 0304 	orr.w	r3, r3, #4
 8005d02:	61d3      	str	r3, [r2, #28]
 8005d04:	4b04      	ldr	r3, [pc, #16]	; (8005d18 <HAL_TIM_Base_MspInit+0xd8>)
 8005d06:	69db      	ldr	r3, [r3, #28]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	60bb      	str	r3, [r7, #8]
 8005d0e:	68bb      	ldr	r3, [r7, #8]
}
 8005d10:	bf00      	nop
 8005d12:	3728      	adds	r7, #40	; 0x28
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	40021000 	.word	0x40021000
 8005d1c:	40000400 	.word	0x40000400
 8005d20:	40010c00 	.word	0x40010c00
 8005d24:	40000800 	.word	0x40000800

08005d28 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b088      	sub	sp, #32
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d30:	f107 0310 	add.w	r3, r7, #16
 8005d34:	2200      	movs	r2, #0
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	605a      	str	r2, [r3, #4]
 8005d3a:	609a      	str	r2, [r3, #8]
 8005d3c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a1c      	ldr	r2, [pc, #112]	; (8005db4 <HAL_TIM_MspPostInit+0x8c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d131      	bne.n	8005dac <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d48:	4b1b      	ldr	r3, [pc, #108]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	4a1a      	ldr	r2, [pc, #104]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d4e:	f043 0308 	orr.w	r3, r3, #8
 8005d52:	6193      	str	r3, [r2, #24]
 8005d54:	4b18      	ldr	r3, [pc, #96]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d60:	4b15      	ldr	r3, [pc, #84]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d62:	699b      	ldr	r3, [r3, #24]
 8005d64:	4a14      	ldr	r2, [pc, #80]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d66:	f043 0304 	orr.w	r3, r3, #4
 8005d6a:	6193      	str	r3, [r2, #24]
 8005d6c:	4b12      	ldr	r3, [pc, #72]	; (8005db8 <HAL_TIM_MspPostInit+0x90>)
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	60bb      	str	r3, [r7, #8]
 8005d76:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005d78:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005d7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d7e:	2302      	movs	r3, #2
 8005d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d82:	2302      	movs	r3, #2
 8005d84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d86:	f107 0310 	add.w	r3, r7, #16
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	480b      	ldr	r0, [pc, #44]	; (8005dbc <HAL_TIM_MspPostInit+0x94>)
 8005d8e:	f000 fddb 	bl	8006948 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8005d92:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005d96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d98:	2302      	movs	r3, #2
 8005d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da0:	f107 0310 	add.w	r3, r7, #16
 8005da4:	4619      	mov	r1, r3
 8005da6:	4806      	ldr	r0, [pc, #24]	; (8005dc0 <HAL_TIM_MspPostInit+0x98>)
 8005da8:	f000 fdce 	bl	8006948 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005dac:	bf00      	nop
 8005dae:	3720      	adds	r7, #32
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	40012c00 	.word	0x40012c00
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	40010c00 	.word	0x40010c00
 8005dc0:	40010800 	.word	0x40010800

08005dc4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005dc8:	4b11      	ldr	r3, [pc, #68]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dca:	4a12      	ldr	r2, [pc, #72]	; (8005e14 <MX_USART1_UART_Init+0x50>)
 8005dcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8005dce:	4b10      	ldr	r3, [pc, #64]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dd0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8005dd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005dd6:	4b0e      	ldr	r3, [pc, #56]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dd8:	2200      	movs	r2, #0
 8005dda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005ddc:	4b0c      	ldr	r3, [pc, #48]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005de2:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005de4:	2200      	movs	r2, #0
 8005de6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005de8:	4b09      	ldr	r3, [pc, #36]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dea:	220c      	movs	r2, #12
 8005dec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005dee:	4b08      	ldr	r3, [pc, #32]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005df0:	2200      	movs	r2, #0
 8005df2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005df4:	4b06      	ldr	r3, [pc, #24]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005dfa:	4805      	ldr	r0, [pc, #20]	; (8005e10 <MX_USART1_UART_Init+0x4c>)
 8005dfc:	f005 f995 	bl	800b12a <HAL_UART_Init>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d001      	beq.n	8005e0a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8005e06:	f7fe fba9 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005e0a:	bf00      	nop
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	20001bb8 	.word	0x20001bb8
 8005e14:	40013800 	.word	0x40013800

08005e18 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005e1c:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e1e:	4a12      	ldr	r2, [pc, #72]	; (8005e68 <MX_USART2_UART_Init+0x50>)
 8005e20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005e22:	4b10      	ldr	r3, [pc, #64]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e2a:	4b0e      	ldr	r3, [pc, #56]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e30:	4b0c      	ldr	r3, [pc, #48]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e36:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e38:	2200      	movs	r2, #0
 8005e3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e3c:	4b09      	ldr	r3, [pc, #36]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e3e:	220c      	movs	r2, #12
 8005e40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e42:	4b08      	ldr	r3, [pc, #32]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e48:	4b06      	ldr	r3, [pc, #24]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005e4e:	4805      	ldr	r0, [pc, #20]	; (8005e64 <MX_USART2_UART_Init+0x4c>)
 8005e50:	f005 f96b 	bl	800b12a <HAL_UART_Init>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005e5a:	f7fe fb7f 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005e5e:	bf00      	nop
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20001bf8 	.word	0x20001bf8
 8005e68:	40004400 	.word	0x40004400

08005e6c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005e70:	4b11      	ldr	r3, [pc, #68]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e72:	4a12      	ldr	r2, [pc, #72]	; (8005ebc <MX_USART3_UART_Init+0x50>)
 8005e74:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005e76:	4b10      	ldr	r3, [pc, #64]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005e7c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005e7e:	4b0e      	ldr	r3, [pc, #56]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e80:	2200      	movs	r2, #0
 8005e82:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005e84:	4b0c      	ldr	r3, [pc, #48]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e86:	2200      	movs	r2, #0
 8005e88:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005e8a:	4b0b      	ldr	r3, [pc, #44]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005e90:	4b09      	ldr	r3, [pc, #36]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e92:	220c      	movs	r2, #12
 8005e94:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e96:	4b08      	ldr	r3, [pc, #32]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e98:	2200      	movs	r2, #0
 8005e9a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e9c:	4b06      	ldr	r3, [pc, #24]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005ea2:	4805      	ldr	r0, [pc, #20]	; (8005eb8 <MX_USART3_UART_Init+0x4c>)
 8005ea4:	f005 f941 	bl	800b12a <HAL_UART_Init>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8005eae:	f7fe fb55 	bl	800455c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005eb2:	bf00      	nop
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20001af0 	.word	0x20001af0
 8005ebc:	40004800 	.word	0x40004800

08005ec0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b08c      	sub	sp, #48	; 0x30
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec8:	f107 0320 	add.w	r3, r7, #32
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	605a      	str	r2, [r3, #4]
 8005ed2:	609a      	str	r2, [r3, #8]
 8005ed4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a82      	ldr	r2, [pc, #520]	; (80060e4 <HAL_UART_MspInit+0x224>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d159      	bne.n	8005f94 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005ee0:	4b81      	ldr	r3, [pc, #516]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	4a80      	ldr	r2, [pc, #512]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005ee6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005eea:	6193      	str	r3, [r2, #24]
 8005eec:	4b7e      	ldr	r3, [pc, #504]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ef4:	61fb      	str	r3, [r7, #28]
 8005ef6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ef8:	4b7b      	ldr	r3, [pc, #492]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	4a7a      	ldr	r2, [pc, #488]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005efe:	f043 0304 	orr.w	r3, r3, #4
 8005f02:	6193      	str	r3, [r2, #24]
 8005f04:	4b78      	ldr	r3, [pc, #480]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f16:	2302      	movs	r3, #2
 8005f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f1e:	f107 0320 	add.w	r3, r7, #32
 8005f22:	4619      	mov	r1, r3
 8005f24:	4871      	ldr	r0, [pc, #452]	; (80060ec <HAL_UART_MspInit+0x22c>)
 8005f26:	f000 fd0f 	bl	8006948 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005f30:	2300      	movs	r3, #0
 8005f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f34:	2300      	movs	r3, #0
 8005f36:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f38:	f107 0320 	add.w	r3, r7, #32
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	486b      	ldr	r0, [pc, #428]	; (80060ec <HAL_UART_MspInit+0x22c>)
 8005f40:	f000 fd02 	bl	8006948 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005f44:	4b6a      	ldr	r3, [pc, #424]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f46:	4a6b      	ldr	r2, [pc, #428]	; (80060f4 <HAL_UART_MspInit+0x234>)
 8005f48:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f4a:	4b69      	ldr	r3, [pc, #420]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f50:	4b67      	ldr	r3, [pc, #412]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f52:	2200      	movs	r2, #0
 8005f54:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005f56:	4b66      	ldr	r3, [pc, #408]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f58:	2280      	movs	r2, #128	; 0x80
 8005f5a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005f5c:	4b64      	ldr	r3, [pc, #400]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f5e:	2200      	movs	r2, #0
 8005f60:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005f62:	4b63      	ldr	r3, [pc, #396]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f64:	2200      	movs	r2, #0
 8005f66:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005f68:	4b61      	ldr	r3, [pc, #388]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005f6e:	4b60      	ldr	r3, [pc, #384]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005f76:	485e      	ldr	r0, [pc, #376]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f78:	f000 fa82 	bl	8006480 <HAL_DMA_Init>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d001      	beq.n	8005f86 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8005f82:	f7fe faeb 	bl	800455c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a59      	ldr	r2, [pc, #356]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f8a:	635a      	str	r2, [r3, #52]	; 0x34
 8005f8c:	4a58      	ldr	r2, [pc, #352]	; (80060f0 <HAL_UART_MspInit+0x230>)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005f92:	e0a3      	b.n	80060dc <HAL_UART_MspInit+0x21c>
  else if(uartHandle->Instance==USART2)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a57      	ldr	r2, [pc, #348]	; (80060f8 <HAL_UART_MspInit+0x238>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d15f      	bne.n	800605e <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005f9e:	4b52      	ldr	r3, [pc, #328]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	4a51      	ldr	r2, [pc, #324]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fa8:	61d3      	str	r3, [r2, #28]
 8005faa:	4b4f      	ldr	r3, [pc, #316]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fac:	69db      	ldr	r3, [r3, #28]
 8005fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb2:	617b      	str	r3, [r7, #20]
 8005fb4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fb6:	4b4c      	ldr	r3, [pc, #304]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fb8:	699b      	ldr	r3, [r3, #24]
 8005fba:	4a4b      	ldr	r2, [pc, #300]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fbc:	f043 0304 	orr.w	r3, r3, #4
 8005fc0:	6193      	str	r3, [r2, #24]
 8005fc2:	4b49      	ldr	r3, [pc, #292]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8005fc4:	699b      	ldr	r3, [r3, #24]
 8005fc6:	f003 0304 	and.w	r3, r3, #4
 8005fca:	613b      	str	r3, [r7, #16]
 8005fcc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005fce:	2304      	movs	r3, #4
 8005fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fda:	f107 0320 	add.w	r3, r7, #32
 8005fde:	4619      	mov	r1, r3
 8005fe0:	4842      	ldr	r0, [pc, #264]	; (80060ec <HAL_UART_MspInit+0x22c>)
 8005fe2:	f000 fcb1 	bl	8006948 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005fe6:	2308      	movs	r3, #8
 8005fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005fea:	2300      	movs	r3, #0
 8005fec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ff2:	f107 0320 	add.w	r3, r7, #32
 8005ff6:	4619      	mov	r1, r3
 8005ff8:	483c      	ldr	r0, [pc, #240]	; (80060ec <HAL_UART_MspInit+0x22c>)
 8005ffa:	f000 fca5 	bl	8006948 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8005ffe:	4b3f      	ldr	r3, [pc, #252]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006000:	4a3f      	ldr	r2, [pc, #252]	; (8006100 <HAL_UART_MspInit+0x240>)
 8006002:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006004:	4b3d      	ldr	r3, [pc, #244]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006006:	2210      	movs	r2, #16
 8006008:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800600a:	4b3c      	ldr	r3, [pc, #240]	; (80060fc <HAL_UART_MspInit+0x23c>)
 800600c:	2200      	movs	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006010:	4b3a      	ldr	r3, [pc, #232]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006012:	2280      	movs	r2, #128	; 0x80
 8006014:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006016:	4b39      	ldr	r3, [pc, #228]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006018:	2200      	movs	r2, #0
 800601a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800601c:	4b37      	ldr	r3, [pc, #220]	; (80060fc <HAL_UART_MspInit+0x23c>)
 800601e:	2200      	movs	r2, #0
 8006020:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006022:	4b36      	ldr	r3, [pc, #216]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006024:	2200      	movs	r2, #0
 8006026:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006028:	4b34      	ldr	r3, [pc, #208]	; (80060fc <HAL_UART_MspInit+0x23c>)
 800602a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800602e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006030:	4832      	ldr	r0, [pc, #200]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006032:	f000 fa25 	bl	8006480 <HAL_DMA_Init>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <HAL_UART_MspInit+0x180>
      Error_Handler();
 800603c:	f7fe fa8e 	bl	800455c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a2e      	ldr	r2, [pc, #184]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006044:	631a      	str	r2, [r3, #48]	; 0x30
 8006046:	4a2d      	ldr	r2, [pc, #180]	; (80060fc <HAL_UART_MspInit+0x23c>)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800604c:	2200      	movs	r2, #0
 800604e:	2100      	movs	r1, #0
 8006050:	2026      	movs	r0, #38	; 0x26
 8006052:	f000 f9de 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006056:	2026      	movs	r0, #38	; 0x26
 8006058:	f000 f9f7 	bl	800644a <HAL_NVIC_EnableIRQ>
}
 800605c:	e03e      	b.n	80060dc <HAL_UART_MspInit+0x21c>
  else if(uartHandle->Instance==USART3)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a28      	ldr	r2, [pc, #160]	; (8006104 <HAL_UART_MspInit+0x244>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d139      	bne.n	80060dc <HAL_UART_MspInit+0x21c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006068:	4b1f      	ldr	r3, [pc, #124]	; (80060e8 <HAL_UART_MspInit+0x228>)
 800606a:	69db      	ldr	r3, [r3, #28]
 800606c:	4a1e      	ldr	r2, [pc, #120]	; (80060e8 <HAL_UART_MspInit+0x228>)
 800606e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006072:	61d3      	str	r3, [r2, #28]
 8006074:	4b1c      	ldr	r3, [pc, #112]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8006076:	69db      	ldr	r3, [r3, #28]
 8006078:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006080:	4b19      	ldr	r3, [pc, #100]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	4a18      	ldr	r2, [pc, #96]	; (80060e8 <HAL_UART_MspInit+0x228>)
 8006086:	f043 0308 	orr.w	r3, r3, #8
 800608a:	6193      	str	r3, [r2, #24]
 800608c:	4b16      	ldr	r3, [pc, #88]	; (80060e8 <HAL_UART_MspInit+0x228>)
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	60bb      	str	r3, [r7, #8]
 8006096:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006098:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800609c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800609e:	2302      	movs	r3, #2
 80060a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80060a2:	2303      	movs	r3, #3
 80060a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060a6:	f107 0320 	add.w	r3, r7, #32
 80060aa:	4619      	mov	r1, r3
 80060ac:	4816      	ldr	r0, [pc, #88]	; (8006108 <HAL_UART_MspInit+0x248>)
 80060ae:	f000 fc4b 	bl	8006948 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80060b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80060b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80060b8:	2300      	movs	r3, #0
 80060ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060bc:	2300      	movs	r3, #0
 80060be:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80060c0:	f107 0320 	add.w	r3, r7, #32
 80060c4:	4619      	mov	r1, r3
 80060c6:	4810      	ldr	r0, [pc, #64]	; (8006108 <HAL_UART_MspInit+0x248>)
 80060c8:	f000 fc3e 	bl	8006948 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80060cc:	2200      	movs	r2, #0
 80060ce:	2100      	movs	r1, #0
 80060d0:	2027      	movs	r0, #39	; 0x27
 80060d2:	f000 f99e 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80060d6:	2027      	movs	r0, #39	; 0x27
 80060d8:	f000 f9b7 	bl	800644a <HAL_NVIC_EnableIRQ>
}
 80060dc:	bf00      	nop
 80060de:	3730      	adds	r7, #48	; 0x30
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	40013800 	.word	0x40013800
 80060e8:	40021000 	.word	0x40021000
 80060ec:	40010800 	.word	0x40010800
 80060f0:	20001b30 	.word	0x20001b30
 80060f4:	40020058 	.word	0x40020058
 80060f8:	40004400 	.word	0x40004400
 80060fc:	20001b74 	.word	0x20001b74
 8006100:	40020080 	.word	0x40020080
 8006104:	40004800 	.word	0x40004800
 8006108:	40010c00 	.word	0x40010c00

0800610c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800610c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800610e:	e003      	b.n	8006118 <LoopCopyDataInit>

08006110 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006110:	4b0b      	ldr	r3, [pc, #44]	; (8006140 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006112:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006114:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006116:	3104      	adds	r1, #4

08006118 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006118:	480a      	ldr	r0, [pc, #40]	; (8006144 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800611a:	4b0b      	ldr	r3, [pc, #44]	; (8006148 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800611c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800611e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006120:	d3f6      	bcc.n	8006110 <CopyDataInit>
  ldr r2, =_sbss
 8006122:	4a0a      	ldr	r2, [pc, #40]	; (800614c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006124:	e002      	b.n	800612c <LoopFillZerobss>

08006126 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006126:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006128:	f842 3b04 	str.w	r3, [r2], #4

0800612c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800612c:	4b08      	ldr	r3, [pc, #32]	; (8006150 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800612e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006130:	d3f9      	bcc.n	8006126 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006132:	f7ff fbaf 	bl	8005894 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006136:	f009 fedd 	bl	800fef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800613a:	f7fc f9a3 	bl	8002484 <main>
  bx lr
 800613e:	4770      	bx	lr
  ldr r3, =_sidata
 8006140:	08011fb0 	.word	0x08011fb0
  ldr r0, =_sdata
 8006144:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006148:	20000088 	.word	0x20000088
  ldr r2, =_sbss
 800614c:	20000088 	.word	0x20000088
  ldr r3, = _ebss
 8006150:	20001c4c 	.word	0x20001c4c

08006154 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006154:	e7fe      	b.n	8006154 <ADC1_2_IRQHandler>
	...

08006158 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800615c:	4b08      	ldr	r3, [pc, #32]	; (8006180 <HAL_Init+0x28>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a07      	ldr	r2, [pc, #28]	; (8006180 <HAL_Init+0x28>)
 8006162:	f043 0310 	orr.w	r3, r3, #16
 8006166:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006168:	2003      	movs	r0, #3
 800616a:	f000 f947 	bl	80063fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800616e:	2000      	movs	r0, #0
 8006170:	f000 f808 	bl	8006184 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006174:	f7ff fa30 	bl	80055d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	40022000 	.word	0x40022000

08006184 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800618c:	4b12      	ldr	r3, [pc, #72]	; (80061d8 <HAL_InitTick+0x54>)
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	4b12      	ldr	r3, [pc, #72]	; (80061dc <HAL_InitTick+0x58>)
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	4619      	mov	r1, r3
 8006196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800619a:	fbb3 f3f1 	udiv	r3, r3, r1
 800619e:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 f95f 	bl	8006466 <HAL_SYSTICK_Config>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e00e      	b.n	80061d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2b0f      	cmp	r3, #15
 80061b6:	d80a      	bhi.n	80061ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80061b8:	2200      	movs	r2, #0
 80061ba:	6879      	ldr	r1, [r7, #4]
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295
 80061c0:	f000 f927 	bl	8006412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80061c4:	4a06      	ldr	r2, [pc, #24]	; (80061e0 <HAL_InitTick+0x5c>)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	e000      	b.n	80061d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3708      	adds	r7, #8
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}
 80061d8:	20000018 	.word	0x20000018
 80061dc:	20000020 	.word	0x20000020
 80061e0:	2000001c 	.word	0x2000001c

080061e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061e4:	b480      	push	{r7}
 80061e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <HAL_IncTick+0x1c>)
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	461a      	mov	r2, r3
 80061ee:	4b05      	ldr	r3, [pc, #20]	; (8006204 <HAL_IncTick+0x20>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4413      	add	r3, r2
 80061f4:	4a03      	ldr	r2, [pc, #12]	; (8006204 <HAL_IncTick+0x20>)
 80061f6:	6013      	str	r3, [r2, #0]
}
 80061f8:	bf00      	nop
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bc80      	pop	{r7}
 80061fe:	4770      	bx	lr
 8006200:	20000020 	.word	0x20000020
 8006204:	20001c38 	.word	0x20001c38

08006208 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006208:	b480      	push	{r7}
 800620a:	af00      	add	r7, sp, #0
  return uwTick;
 800620c:	4b02      	ldr	r3, [pc, #8]	; (8006218 <HAL_GetTick+0x10>)
 800620e:	681b      	ldr	r3, [r3, #0]
}
 8006210:	4618      	mov	r0, r3
 8006212:	46bd      	mov	sp, r7
 8006214:	bc80      	pop	{r7}
 8006216:	4770      	bx	lr
 8006218:	20001c38 	.word	0x20001c38

0800621c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006224:	f7ff fff0 	bl	8006208 <HAL_GetTick>
 8006228:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006234:	d005      	beq.n	8006242 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006236:	4b0a      	ldr	r3, [pc, #40]	; (8006260 <HAL_Delay+0x44>)
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4413      	add	r3, r2
 8006240:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006242:	bf00      	nop
 8006244:	f7ff ffe0 	bl	8006208 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	429a      	cmp	r2, r3
 8006252:	d8f7      	bhi.n	8006244 <HAL_Delay+0x28>
  {
  }
}
 8006254:	bf00      	nop
 8006256:	bf00      	nop
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	20000020 	.word	0x20000020

08006264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006274:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <__NVIC_SetPriorityGrouping+0x44>)
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800627a:	68ba      	ldr	r2, [r7, #8]
 800627c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006280:	4013      	ands	r3, r2
 8006282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800628c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006296:	4a04      	ldr	r2, [pc, #16]	; (80062a8 <__NVIC_SetPriorityGrouping+0x44>)
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	60d3      	str	r3, [r2, #12]
}
 800629c:	bf00      	nop
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bc80      	pop	{r7}
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	e000ed00 	.word	0xe000ed00

080062ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062b0:	4b04      	ldr	r3, [pc, #16]	; (80062c4 <__NVIC_GetPriorityGrouping+0x18>)
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	0a1b      	lsrs	r3, r3, #8
 80062b6:	f003 0307 	and.w	r3, r3, #7
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	46bd      	mov	sp, r7
 80062be:	bc80      	pop	{r7}
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	e000ed00 	.word	0xe000ed00

080062c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	4603      	mov	r3, r0
 80062d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	db0b      	blt.n	80062f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	f003 021f 	and.w	r2, r3, #31
 80062e0:	4906      	ldr	r1, [pc, #24]	; (80062fc <__NVIC_EnableIRQ+0x34>)
 80062e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062e6:	095b      	lsrs	r3, r3, #5
 80062e8:	2001      	movs	r0, #1
 80062ea:	fa00 f202 	lsl.w	r2, r0, r2
 80062ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80062f2:	bf00      	nop
 80062f4:	370c      	adds	r7, #12
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr
 80062fc:	e000e100 	.word	0xe000e100

08006300 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	4603      	mov	r3, r0
 8006308:	6039      	str	r1, [r7, #0]
 800630a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800630c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006310:	2b00      	cmp	r3, #0
 8006312:	db0a      	blt.n	800632a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	b2da      	uxtb	r2, r3
 8006318:	490c      	ldr	r1, [pc, #48]	; (800634c <__NVIC_SetPriority+0x4c>)
 800631a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800631e:	0112      	lsls	r2, r2, #4
 8006320:	b2d2      	uxtb	r2, r2
 8006322:	440b      	add	r3, r1
 8006324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006328:	e00a      	b.n	8006340 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	b2da      	uxtb	r2, r3
 800632e:	4908      	ldr	r1, [pc, #32]	; (8006350 <__NVIC_SetPriority+0x50>)
 8006330:	79fb      	ldrb	r3, [r7, #7]
 8006332:	f003 030f 	and.w	r3, r3, #15
 8006336:	3b04      	subs	r3, #4
 8006338:	0112      	lsls	r2, r2, #4
 800633a:	b2d2      	uxtb	r2, r2
 800633c:	440b      	add	r3, r1
 800633e:	761a      	strb	r2, [r3, #24]
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	bc80      	pop	{r7}
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	e000e100 	.word	0xe000e100
 8006350:	e000ed00 	.word	0xe000ed00

08006354 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006354:	b480      	push	{r7}
 8006356:	b089      	sub	sp, #36	; 0x24
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f003 0307 	and.w	r3, r3, #7
 8006366:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	f1c3 0307 	rsb	r3, r3, #7
 800636e:	2b04      	cmp	r3, #4
 8006370:	bf28      	it	cs
 8006372:	2304      	movcs	r3, #4
 8006374:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	3304      	adds	r3, #4
 800637a:	2b06      	cmp	r3, #6
 800637c:	d902      	bls.n	8006384 <NVIC_EncodePriority+0x30>
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	3b03      	subs	r3, #3
 8006382:	e000      	b.n	8006386 <NVIC_EncodePriority+0x32>
 8006384:	2300      	movs	r3, #0
 8006386:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006388:	f04f 32ff 	mov.w	r2, #4294967295
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	fa02 f303 	lsl.w	r3, r2, r3
 8006392:	43da      	mvns	r2, r3
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	401a      	ands	r2, r3
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800639c:	f04f 31ff 	mov.w	r1, #4294967295
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	fa01 f303 	lsl.w	r3, r1, r3
 80063a6:	43d9      	mvns	r1, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063ac:	4313      	orrs	r3, r2
         );
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3724      	adds	r7, #36	; 0x24
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr

080063b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3b01      	subs	r3, #1
 80063c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063c8:	d301      	bcc.n	80063ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00f      	b.n	80063ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063ce:	4a0a      	ldr	r2, [pc, #40]	; (80063f8 <SysTick_Config+0x40>)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063d6:	210f      	movs	r1, #15
 80063d8:	f04f 30ff 	mov.w	r0, #4294967295
 80063dc:	f7ff ff90 	bl	8006300 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063e0:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <SysTick_Config+0x40>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063e6:	4b04      	ldr	r3, [pc, #16]	; (80063f8 <SysTick_Config+0x40>)
 80063e8:	2207      	movs	r2, #7
 80063ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	e000e010 	.word	0xe000e010

080063fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff ff2d 	bl	8006264 <__NVIC_SetPriorityGrouping>
}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006412:	b580      	push	{r7, lr}
 8006414:	b086      	sub	sp, #24
 8006416:	af00      	add	r7, sp, #0
 8006418:	4603      	mov	r3, r0
 800641a:	60b9      	str	r1, [r7, #8]
 800641c:	607a      	str	r2, [r7, #4]
 800641e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006424:	f7ff ff42 	bl	80062ac <__NVIC_GetPriorityGrouping>
 8006428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68b9      	ldr	r1, [r7, #8]
 800642e:	6978      	ldr	r0, [r7, #20]
 8006430:	f7ff ff90 	bl	8006354 <NVIC_EncodePriority>
 8006434:	4602      	mov	r2, r0
 8006436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800643a:	4611      	mov	r1, r2
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff ff5f 	bl	8006300 <__NVIC_SetPriority>
}
 8006442:	bf00      	nop
 8006444:	3718      	adds	r7, #24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b082      	sub	sp, #8
 800644e:	af00      	add	r7, sp, #0
 8006450:	4603      	mov	r3, r0
 8006452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006458:	4618      	mov	r0, r3
 800645a:	f7ff ff35 	bl	80062c8 <__NVIC_EnableIRQ>
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b082      	sub	sp, #8
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7ff ffa2 	bl	80063b8 <SysTick_Config>
 8006474:	4603      	mov	r3, r0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3708      	adds	r7, #8
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
	...

08006480 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d101      	bne.n	8006496 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e043      	b.n	800651e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	4b22      	ldr	r3, [pc, #136]	; (8006528 <HAL_DMA_Init+0xa8>)
 800649e:	4413      	add	r3, r2
 80064a0:	4a22      	ldr	r2, [pc, #136]	; (800652c <HAL_DMA_Init+0xac>)
 80064a2:	fba2 2303 	umull	r2, r3, r2, r3
 80064a6:	091b      	lsrs	r3, r3, #4
 80064a8:	009a      	lsls	r2, r3, #2
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a1f      	ldr	r2, [pc, #124]	; (8006530 <HAL_DMA_Init+0xb0>)
 80064b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80064ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80064d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	69db      	ldr	r3, [r3, #28]
 80064f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80064f8:	68fa      	ldr	r2, [r7, #12]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	bc80      	pop	{r7}
 8006526:	4770      	bx	lr
 8006528:	bffdfff8 	.word	0xbffdfff8
 800652c:	cccccccd 	.word	0xcccccccd
 8006530:	40020000 	.word	0x40020000

08006534 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
 8006540:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006542:	2300      	movs	r3, #0
 8006544:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f893 3020 	ldrb.w	r3, [r3, #32]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d101      	bne.n	8006554 <HAL_DMA_Start_IT+0x20>
 8006550:	2302      	movs	r3, #2
 8006552:	e04a      	b.n	80065ea <HAL_DMA_Start_IT+0xb6>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006562:	2b01      	cmp	r3, #1
 8006564:	d13a      	bne.n	80065dc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2202      	movs	r2, #2
 800656a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2200      	movs	r2, #0
 8006572:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 0201 	bic.w	r2, r2, #1
 8006582:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	68b9      	ldr	r1, [r7, #8]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f9ae 	bl	80068ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d008      	beq.n	80065aa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f042 020e 	orr.w	r2, r2, #14
 80065a6:	601a      	str	r2, [r3, #0]
 80065a8:	e00f      	b.n	80065ca <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f022 0204 	bic.w	r2, r2, #4
 80065b8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 020a 	orr.w	r2, r2, #10
 80065c8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0201 	orr.w	r2, r2, #1
 80065d8:	601a      	str	r2, [r3, #0]
 80065da:	e005      	b.n	80065e8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80065e4:	2302      	movs	r3, #2
 80065e6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80065e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
	...

080065f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065fc:	2300      	movs	r3, #0
 80065fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006606:	2b02      	cmp	r3, #2
 8006608:	d005      	beq.n	8006616 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2204      	movs	r2, #4
 800660e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
 8006614:	e051      	b.n	80066ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f022 020e 	bic.w	r2, r2, #14
 8006624:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f022 0201 	bic.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a22      	ldr	r2, [pc, #136]	; (80066c4 <HAL_DMA_Abort_IT+0xd0>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d029      	beq.n	8006694 <HAL_DMA_Abort_IT+0xa0>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a20      	ldr	r2, [pc, #128]	; (80066c8 <HAL_DMA_Abort_IT+0xd4>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d022      	beq.n	8006690 <HAL_DMA_Abort_IT+0x9c>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1f      	ldr	r2, [pc, #124]	; (80066cc <HAL_DMA_Abort_IT+0xd8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d01a      	beq.n	800668a <HAL_DMA_Abort_IT+0x96>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a1d      	ldr	r2, [pc, #116]	; (80066d0 <HAL_DMA_Abort_IT+0xdc>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d012      	beq.n	8006684 <HAL_DMA_Abort_IT+0x90>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a1c      	ldr	r2, [pc, #112]	; (80066d4 <HAL_DMA_Abort_IT+0xe0>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00a      	beq.n	800667e <HAL_DMA_Abort_IT+0x8a>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a1a      	ldr	r2, [pc, #104]	; (80066d8 <HAL_DMA_Abort_IT+0xe4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d102      	bne.n	8006678 <HAL_DMA_Abort_IT+0x84>
 8006672:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006676:	e00e      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 8006678:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800667c:	e00b      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 800667e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006682:	e008      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 8006684:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006688:	e005      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 800668a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800668e:	e002      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 8006690:	2310      	movs	r3, #16
 8006692:	e000      	b.n	8006696 <HAL_DMA_Abort_IT+0xa2>
 8006694:	2301      	movs	r3, #1
 8006696:	4a11      	ldr	r2, [pc, #68]	; (80066dc <HAL_DMA_Abort_IT+0xe8>)
 8006698:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	4798      	blx	r3
    } 
  }
  return status;
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40020008 	.word	0x40020008
 80066c8:	4002001c 	.word	0x4002001c
 80066cc:	40020030 	.word	0x40020030
 80066d0:	40020044 	.word	0x40020044
 80066d4:	40020058 	.word	0x40020058
 80066d8:	4002006c 	.word	0x4002006c
 80066dc:	40020000 	.word	0x40020000

080066e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fc:	2204      	movs	r2, #4
 80066fe:	409a      	lsls	r2, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4013      	ands	r3, r2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d04f      	beq.n	80067a8 <HAL_DMA_IRQHandler+0xc8>
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b00      	cmp	r3, #0
 8006710:	d04a      	beq.n	80067a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0320 	and.w	r3, r3, #32
 800671c:	2b00      	cmp	r3, #0
 800671e:	d107      	bne.n	8006730 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0204 	bic.w	r2, r2, #4
 800672e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a66      	ldr	r2, [pc, #408]	; (80068d0 <HAL_DMA_IRQHandler+0x1f0>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d029      	beq.n	800678e <HAL_DMA_IRQHandler+0xae>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a65      	ldr	r2, [pc, #404]	; (80068d4 <HAL_DMA_IRQHandler+0x1f4>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d022      	beq.n	800678a <HAL_DMA_IRQHandler+0xaa>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a63      	ldr	r2, [pc, #396]	; (80068d8 <HAL_DMA_IRQHandler+0x1f8>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d01a      	beq.n	8006784 <HAL_DMA_IRQHandler+0xa4>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a62      	ldr	r2, [pc, #392]	; (80068dc <HAL_DMA_IRQHandler+0x1fc>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d012      	beq.n	800677e <HAL_DMA_IRQHandler+0x9e>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a60      	ldr	r2, [pc, #384]	; (80068e0 <HAL_DMA_IRQHandler+0x200>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d00a      	beq.n	8006778 <HAL_DMA_IRQHandler+0x98>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a5f      	ldr	r2, [pc, #380]	; (80068e4 <HAL_DMA_IRQHandler+0x204>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d102      	bne.n	8006772 <HAL_DMA_IRQHandler+0x92>
 800676c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006770:	e00e      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 8006772:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006776:	e00b      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 8006778:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800677c:	e008      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 800677e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006782:	e005      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 8006784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006788:	e002      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 800678a:	2340      	movs	r3, #64	; 0x40
 800678c:	e000      	b.n	8006790 <HAL_DMA_IRQHandler+0xb0>
 800678e:	2304      	movs	r3, #4
 8006790:	4a55      	ldr	r2, [pc, #340]	; (80068e8 <HAL_DMA_IRQHandler+0x208>)
 8006792:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 8094 	beq.w	80068c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80067a6:	e08e      	b.n	80068c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ac:	2202      	movs	r2, #2
 80067ae:	409a      	lsls	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	4013      	ands	r3, r2
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d056      	beq.n	8006866 <HAL_DMA_IRQHandler+0x186>
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d051      	beq.n	8006866 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f003 0320 	and.w	r3, r3, #32
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10b      	bne.n	80067e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 020a 	bic.w	r2, r2, #10
 80067de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a38      	ldr	r2, [pc, #224]	; (80068d0 <HAL_DMA_IRQHandler+0x1f0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d029      	beq.n	8006846 <HAL_DMA_IRQHandler+0x166>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a37      	ldr	r2, [pc, #220]	; (80068d4 <HAL_DMA_IRQHandler+0x1f4>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d022      	beq.n	8006842 <HAL_DMA_IRQHandler+0x162>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a35      	ldr	r2, [pc, #212]	; (80068d8 <HAL_DMA_IRQHandler+0x1f8>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d01a      	beq.n	800683c <HAL_DMA_IRQHandler+0x15c>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a34      	ldr	r2, [pc, #208]	; (80068dc <HAL_DMA_IRQHandler+0x1fc>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d012      	beq.n	8006836 <HAL_DMA_IRQHandler+0x156>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a32      	ldr	r2, [pc, #200]	; (80068e0 <HAL_DMA_IRQHandler+0x200>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d00a      	beq.n	8006830 <HAL_DMA_IRQHandler+0x150>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a31      	ldr	r2, [pc, #196]	; (80068e4 <HAL_DMA_IRQHandler+0x204>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d102      	bne.n	800682a <HAL_DMA_IRQHandler+0x14a>
 8006824:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006828:	e00e      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 800682a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800682e:	e00b      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 8006830:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006834:	e008      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 8006836:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800683a:	e005      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 800683c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006840:	e002      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 8006842:	2320      	movs	r3, #32
 8006844:	e000      	b.n	8006848 <HAL_DMA_IRQHandler+0x168>
 8006846:	2302      	movs	r3, #2
 8006848:	4a27      	ldr	r2, [pc, #156]	; (80068e8 <HAL_DMA_IRQHandler+0x208>)
 800684a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006858:	2b00      	cmp	r3, #0
 800685a:	d034      	beq.n	80068c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006864:	e02f      	b.n	80068c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686a:	2208      	movs	r2, #8
 800686c:	409a      	lsls	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	4013      	ands	r3, r2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d028      	beq.n	80068c8 <HAL_DMA_IRQHandler+0x1e8>
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	f003 0308 	and.w	r3, r3, #8
 800687c:	2b00      	cmp	r3, #0
 800687e:	d023      	beq.n	80068c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f022 020e 	bic.w	r2, r2, #14
 800688e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006898:	2101      	movs	r1, #1
 800689a:	fa01 f202 	lsl.w	r2, r1, r2
 800689e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d004      	beq.n	80068c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	4798      	blx	r3
    }
  }
  return;
 80068c6:	bf00      	nop
 80068c8:	bf00      	nop
}
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40020008 	.word	0x40020008
 80068d4:	4002001c 	.word	0x4002001c
 80068d8:	40020030 	.word	0x40020030
 80068dc:	40020044 	.word	0x40020044
 80068e0:	40020058 	.word	0x40020058
 80068e4:	4002006c 	.word	0x4002006c
 80068e8:	40020000 	.word	0x40020000

080068ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006902:	2101      	movs	r1, #1
 8006904:	fa01 f202 	lsl.w	r2, r1, r2
 8006908:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	683a      	ldr	r2, [r7, #0]
 8006910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	2b10      	cmp	r3, #16
 8006918:	d108      	bne.n	800692c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800692a:	e007      	b.n	800693c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	60da      	str	r2, [r3, #12]
}
 800693c:	bf00      	nop
 800693e:	3714      	adds	r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	bc80      	pop	{r7}
 8006944:	4770      	bx	lr
	...

08006948 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006948:	b480      	push	{r7}
 800694a:	b08b      	sub	sp, #44	; 0x2c
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006952:	2300      	movs	r3, #0
 8006954:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006956:	2300      	movs	r3, #0
 8006958:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800695a:	e169      	b.n	8006c30 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800695c:	2201      	movs	r2, #1
 800695e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	69fa      	ldr	r2, [r7, #28]
 800696c:	4013      	ands	r3, r2
 800696e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	429a      	cmp	r2, r3
 8006976:	f040 8158 	bne.w	8006c2a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	4a9a      	ldr	r2, [pc, #616]	; (8006be8 <HAL_GPIO_Init+0x2a0>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d05e      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
 8006984:	4a98      	ldr	r2, [pc, #608]	; (8006be8 <HAL_GPIO_Init+0x2a0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d875      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 800698a:	4a98      	ldr	r2, [pc, #608]	; (8006bec <HAL_GPIO_Init+0x2a4>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d058      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
 8006990:	4a96      	ldr	r2, [pc, #600]	; (8006bec <HAL_GPIO_Init+0x2a4>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d86f      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 8006996:	4a96      	ldr	r2, [pc, #600]	; (8006bf0 <HAL_GPIO_Init+0x2a8>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d052      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
 800699c:	4a94      	ldr	r2, [pc, #592]	; (8006bf0 <HAL_GPIO_Init+0x2a8>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d869      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 80069a2:	4a94      	ldr	r2, [pc, #592]	; (8006bf4 <HAL_GPIO_Init+0x2ac>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d04c      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
 80069a8:	4a92      	ldr	r2, [pc, #584]	; (8006bf4 <HAL_GPIO_Init+0x2ac>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d863      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 80069ae:	4a92      	ldr	r2, [pc, #584]	; (8006bf8 <HAL_GPIO_Init+0x2b0>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d046      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
 80069b4:	4a90      	ldr	r2, [pc, #576]	; (8006bf8 <HAL_GPIO_Init+0x2b0>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d85d      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 80069ba:	2b12      	cmp	r3, #18
 80069bc:	d82a      	bhi.n	8006a14 <HAL_GPIO_Init+0xcc>
 80069be:	2b12      	cmp	r3, #18
 80069c0:	d859      	bhi.n	8006a76 <HAL_GPIO_Init+0x12e>
 80069c2:	a201      	add	r2, pc, #4	; (adr r2, 80069c8 <HAL_GPIO_Init+0x80>)
 80069c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c8:	08006a43 	.word	0x08006a43
 80069cc:	08006a1d 	.word	0x08006a1d
 80069d0:	08006a2f 	.word	0x08006a2f
 80069d4:	08006a71 	.word	0x08006a71
 80069d8:	08006a77 	.word	0x08006a77
 80069dc:	08006a77 	.word	0x08006a77
 80069e0:	08006a77 	.word	0x08006a77
 80069e4:	08006a77 	.word	0x08006a77
 80069e8:	08006a77 	.word	0x08006a77
 80069ec:	08006a77 	.word	0x08006a77
 80069f0:	08006a77 	.word	0x08006a77
 80069f4:	08006a77 	.word	0x08006a77
 80069f8:	08006a77 	.word	0x08006a77
 80069fc:	08006a77 	.word	0x08006a77
 8006a00:	08006a77 	.word	0x08006a77
 8006a04:	08006a77 	.word	0x08006a77
 8006a08:	08006a77 	.word	0x08006a77
 8006a0c:	08006a25 	.word	0x08006a25
 8006a10:	08006a39 	.word	0x08006a39
 8006a14:	4a79      	ldr	r2, [pc, #484]	; (8006bfc <HAL_GPIO_Init+0x2b4>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d013      	beq.n	8006a42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006a1a:	e02c      	b.n	8006a76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	623b      	str	r3, [r7, #32]
          break;
 8006a22:	e029      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	3304      	adds	r3, #4
 8006a2a:	623b      	str	r3, [r7, #32]
          break;
 8006a2c:	e024      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	3308      	adds	r3, #8
 8006a34:	623b      	str	r3, [r7, #32]
          break;
 8006a36:	e01f      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	330c      	adds	r3, #12
 8006a3e:	623b      	str	r3, [r7, #32]
          break;
 8006a40:	e01a      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d102      	bne.n	8006a50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006a4a:	2304      	movs	r3, #4
 8006a4c:	623b      	str	r3, [r7, #32]
          break;
 8006a4e:	e013      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d105      	bne.n	8006a64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a58:	2308      	movs	r3, #8
 8006a5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	69fa      	ldr	r2, [r7, #28]
 8006a60:	611a      	str	r2, [r3, #16]
          break;
 8006a62:	e009      	b.n	8006a78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006a64:	2308      	movs	r3, #8
 8006a66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69fa      	ldr	r2, [r7, #28]
 8006a6c:	615a      	str	r2, [r3, #20]
          break;
 8006a6e:	e003      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006a70:	2300      	movs	r3, #0
 8006a72:	623b      	str	r3, [r7, #32]
          break;
 8006a74:	e000      	b.n	8006a78 <HAL_GPIO_Init+0x130>
          break;
 8006a76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	2bff      	cmp	r3, #255	; 0xff
 8006a7c:	d801      	bhi.n	8006a82 <HAL_GPIO_Init+0x13a>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	e001      	b.n	8006a86 <HAL_GPIO_Init+0x13e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	3304      	adds	r3, #4
 8006a86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	2bff      	cmp	r3, #255	; 0xff
 8006a8c:	d802      	bhi.n	8006a94 <HAL_GPIO_Init+0x14c>
 8006a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	e002      	b.n	8006a9a <HAL_GPIO_Init+0x152>
 8006a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a96:	3b08      	subs	r3, #8
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	210f      	movs	r1, #15
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	401a      	ands	r2, r3
 8006aac:	6a39      	ldr	r1, [r7, #32]
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ab4:	431a      	orrs	r2, r3
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 80b1 	beq.w	8006c2a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006ac8:	4b4d      	ldr	r3, [pc, #308]	; (8006c00 <HAL_GPIO_Init+0x2b8>)
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	4a4c      	ldr	r2, [pc, #304]	; (8006c00 <HAL_GPIO_Init+0x2b8>)
 8006ace:	f043 0301 	orr.w	r3, r3, #1
 8006ad2:	6193      	str	r3, [r2, #24]
 8006ad4:	4b4a      	ldr	r3, [pc, #296]	; (8006c00 <HAL_GPIO_Init+0x2b8>)
 8006ad6:	699b      	ldr	r3, [r3, #24]
 8006ad8:	f003 0301 	and.w	r3, r3, #1
 8006adc:	60bb      	str	r3, [r7, #8]
 8006ade:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006ae0:	4a48      	ldr	r2, [pc, #288]	; (8006c04 <HAL_GPIO_Init+0x2bc>)
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae4:	089b      	lsrs	r3, r3, #2
 8006ae6:	3302      	adds	r3, #2
 8006ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	220f      	movs	r2, #15
 8006af8:	fa02 f303 	lsl.w	r3, r2, r3
 8006afc:	43db      	mvns	r3, r3
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a40      	ldr	r2, [pc, #256]	; (8006c08 <HAL_GPIO_Init+0x2c0>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d013      	beq.n	8006b34 <HAL_GPIO_Init+0x1ec>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a3f      	ldr	r2, [pc, #252]	; (8006c0c <HAL_GPIO_Init+0x2c4>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d00d      	beq.n	8006b30 <HAL_GPIO_Init+0x1e8>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a3e      	ldr	r2, [pc, #248]	; (8006c10 <HAL_GPIO_Init+0x2c8>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d007      	beq.n	8006b2c <HAL_GPIO_Init+0x1e4>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a3d      	ldr	r2, [pc, #244]	; (8006c14 <HAL_GPIO_Init+0x2cc>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d101      	bne.n	8006b28 <HAL_GPIO_Init+0x1e0>
 8006b24:	2303      	movs	r3, #3
 8006b26:	e006      	b.n	8006b36 <HAL_GPIO_Init+0x1ee>
 8006b28:	2304      	movs	r3, #4
 8006b2a:	e004      	b.n	8006b36 <HAL_GPIO_Init+0x1ee>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e002      	b.n	8006b36 <HAL_GPIO_Init+0x1ee>
 8006b30:	2301      	movs	r3, #1
 8006b32:	e000      	b.n	8006b36 <HAL_GPIO_Init+0x1ee>
 8006b34:	2300      	movs	r3, #0
 8006b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b38:	f002 0203 	and.w	r2, r2, #3
 8006b3c:	0092      	lsls	r2, r2, #2
 8006b3e:	4093      	lsls	r3, r2
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006b46:	492f      	ldr	r1, [pc, #188]	; (8006c04 <HAL_GPIO_Init+0x2bc>)
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	089b      	lsrs	r3, r3, #2
 8006b4c:	3302      	adds	r3, #2
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d006      	beq.n	8006b6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006b60:	4b2d      	ldr	r3, [pc, #180]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	492c      	ldr	r1, [pc, #176]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	600b      	str	r3, [r1, #0]
 8006b6c:	e006      	b.n	8006b7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006b6e:	4b2a      	ldr	r3, [pc, #168]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	43db      	mvns	r3, r3
 8006b76:	4928      	ldr	r1, [pc, #160]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d006      	beq.n	8006b96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006b88:	4b23      	ldr	r3, [pc, #140]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	4922      	ldr	r1, [pc, #136]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	604b      	str	r3, [r1, #4]
 8006b94:	e006      	b.n	8006ba4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006b96:	4b20      	ldr	r3, [pc, #128]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	69bb      	ldr	r3, [r7, #24]
 8006b9c:	43db      	mvns	r3, r3
 8006b9e:	491e      	ldr	r1, [pc, #120]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d006      	beq.n	8006bbe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006bb0:	4b19      	ldr	r3, [pc, #100]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	4918      	ldr	r1, [pc, #96]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	608b      	str	r3, [r1, #8]
 8006bbc:	e006      	b.n	8006bcc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006bbe:	4b16      	ldr	r3, [pc, #88]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	43db      	mvns	r3, r3
 8006bc6:	4914      	ldr	r1, [pc, #80]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bc8:	4013      	ands	r3, r2
 8006bca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d021      	beq.n	8006c1c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006bd8:	4b0f      	ldr	r3, [pc, #60]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bda:	68da      	ldr	r2, [r3, #12]
 8006bdc:	490e      	ldr	r1, [pc, #56]	; (8006c18 <HAL_GPIO_Init+0x2d0>)
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60cb      	str	r3, [r1, #12]
 8006be4:	e021      	b.n	8006c2a <HAL_GPIO_Init+0x2e2>
 8006be6:	bf00      	nop
 8006be8:	10320000 	.word	0x10320000
 8006bec:	10310000 	.word	0x10310000
 8006bf0:	10220000 	.word	0x10220000
 8006bf4:	10210000 	.word	0x10210000
 8006bf8:	10120000 	.word	0x10120000
 8006bfc:	10110000 	.word	0x10110000
 8006c00:	40021000 	.word	0x40021000
 8006c04:	40010000 	.word	0x40010000
 8006c08:	40010800 	.word	0x40010800
 8006c0c:	40010c00 	.word	0x40010c00
 8006c10:	40011000 	.word	0x40011000
 8006c14:	40011400 	.word	0x40011400
 8006c18:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c1c:	4b0b      	ldr	r3, [pc, #44]	; (8006c4c <HAL_GPIO_Init+0x304>)
 8006c1e:	68da      	ldr	r2, [r3, #12]
 8006c20:	69bb      	ldr	r3, [r7, #24]
 8006c22:	43db      	mvns	r3, r3
 8006c24:	4909      	ldr	r1, [pc, #36]	; (8006c4c <HAL_GPIO_Init+0x304>)
 8006c26:	4013      	ands	r3, r2
 8006c28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	fa22 f303 	lsr.w	r3, r2, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f47f ae8e 	bne.w	800695c <HAL_GPIO_Init+0x14>
  }
}
 8006c40:	bf00      	nop
 8006c42:	bf00      	nop
 8006c44:	372c      	adds	r7, #44	; 0x2c
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bc80      	pop	{r7}
 8006c4a:	4770      	bx	lr
 8006c4c:	40010400 	.word	0x40010400

08006c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	460b      	mov	r3, r1
 8006c5a:	807b      	strh	r3, [r7, #2]
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c60:	787b      	ldrb	r3, [r7, #1]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d003      	beq.n	8006c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c66:	887a      	ldrh	r2, [r7, #2]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006c6c:	e003      	b.n	8006c76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006c6e:	887b      	ldrh	r3, [r7, #2]
 8006c70:	041a      	lsls	r2, r3, #16
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	611a      	str	r2, [r3, #16]
}
 8006c76:	bf00      	nop
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bc80      	pop	{r7}
 8006c7e:	4770      	bx	lr

08006c80 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	460b      	mov	r3, r1
 8006c8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006c92:	887a      	ldrh	r2, [r7, #2]
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4013      	ands	r3, r2
 8006c98:	041a      	lsls	r2, r3, #16
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	43d9      	mvns	r1, r3
 8006c9e:	887b      	ldrh	r3, [r7, #2]
 8006ca0:	400b      	ands	r3, r1
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	611a      	str	r2, [r3, #16]
}
 8006ca8:	bf00      	nop
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bc80      	pop	{r7}
 8006cb0:	4770      	bx	lr
	...

08006cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d101      	bne.n	8006cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	e12b      	b.n	8006f1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ccc:	b2db      	uxtb	r3, r3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d106      	bne.n	8006ce0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fb f9d4 	bl	8002088 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2224      	movs	r2, #36	; 0x24
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0201 	bic.w	r2, r2, #1
 8006cf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006d06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681a      	ldr	r2, [r3, #0]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006d18:	f002 f866 	bl	8008de8 <HAL_RCC_GetPCLK1Freq>
 8006d1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	4a81      	ldr	r2, [pc, #516]	; (8006f28 <HAL_I2C_Init+0x274>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d807      	bhi.n	8006d38 <HAL_I2C_Init+0x84>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	4a80      	ldr	r2, [pc, #512]	; (8006f2c <HAL_I2C_Init+0x278>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	bf94      	ite	ls
 8006d30:	2301      	movls	r3, #1
 8006d32:	2300      	movhi	r3, #0
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	e006      	b.n	8006d46 <HAL_I2C_Init+0x92>
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	4a7d      	ldr	r2, [pc, #500]	; (8006f30 <HAL_I2C_Init+0x27c>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	bf94      	ite	ls
 8006d40:	2301      	movls	r3, #1
 8006d42:	2300      	movhi	r3, #0
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d001      	beq.n	8006d4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e0e7      	b.n	8006f1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	4a78      	ldr	r2, [pc, #480]	; (8006f34 <HAL_I2C_Init+0x280>)
 8006d52:	fba2 2303 	umull	r2, r3, r2, r3
 8006d56:	0c9b      	lsrs	r3, r3, #18
 8006d58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	4a6a      	ldr	r2, [pc, #424]	; (8006f28 <HAL_I2C_Init+0x274>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d802      	bhi.n	8006d88 <HAL_I2C_Init+0xd4>
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	3301      	adds	r3, #1
 8006d86:	e009      	b.n	8006d9c <HAL_I2C_Init+0xe8>
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006d8e:	fb02 f303 	mul.w	r3, r2, r3
 8006d92:	4a69      	ldr	r2, [pc, #420]	; (8006f38 <HAL_I2C_Init+0x284>)
 8006d94:	fba2 2303 	umull	r2, r3, r2, r3
 8006d98:	099b      	lsrs	r3, r3, #6
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	6812      	ldr	r2, [r2, #0]
 8006da0:	430b      	orrs	r3, r1
 8006da2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	69db      	ldr	r3, [r3, #28]
 8006daa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006dae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	495c      	ldr	r1, [pc, #368]	; (8006f28 <HAL_I2C_Init+0x274>)
 8006db8:	428b      	cmp	r3, r1
 8006dba:	d819      	bhi.n	8006df0 <HAL_I2C_Init+0x13c>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	1e59      	subs	r1, r3, #1
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	005b      	lsls	r3, r3, #1
 8006dc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006dca:	1c59      	adds	r1, r3, #1
 8006dcc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006dd0:	400b      	ands	r3, r1
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00a      	beq.n	8006dec <HAL_I2C_Init+0x138>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	1e59      	subs	r1, r3, #1
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	fbb1 f3f3 	udiv	r3, r1, r3
 8006de4:	3301      	adds	r3, #1
 8006de6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006dea:	e051      	b.n	8006e90 <HAL_I2C_Init+0x1dc>
 8006dec:	2304      	movs	r3, #4
 8006dee:	e04f      	b.n	8006e90 <HAL_I2C_Init+0x1dc>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d111      	bne.n	8006e1c <HAL_I2C_Init+0x168>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	1e58      	subs	r0, r3, #1
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6859      	ldr	r1, [r3, #4]
 8006e00:	460b      	mov	r3, r1
 8006e02:	005b      	lsls	r3, r3, #1
 8006e04:	440b      	add	r3, r1
 8006e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	bf0c      	ite	eq
 8006e14:	2301      	moveq	r3, #1
 8006e16:	2300      	movne	r3, #0
 8006e18:	b2db      	uxtb	r3, r3
 8006e1a:	e012      	b.n	8006e42 <HAL_I2C_Init+0x18e>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	1e58      	subs	r0, r3, #1
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6859      	ldr	r1, [r3, #4]
 8006e24:	460b      	mov	r3, r1
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	440b      	add	r3, r1
 8006e2a:	0099      	lsls	r1, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e32:	3301      	adds	r3, #1
 8006e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	bf0c      	ite	eq
 8006e3c:	2301      	moveq	r3, #1
 8006e3e:	2300      	movne	r3, #0
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d001      	beq.n	8006e4a <HAL_I2C_Init+0x196>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e022      	b.n	8006e90 <HAL_I2C_Init+0x1dc>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d10e      	bne.n	8006e70 <HAL_I2C_Init+0x1bc>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	1e58      	subs	r0, r3, #1
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6859      	ldr	r1, [r3, #4]
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	005b      	lsls	r3, r3, #1
 8006e5e:	440b      	add	r3, r1
 8006e60:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e64:	3301      	adds	r3, #1
 8006e66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e6e:	e00f      	b.n	8006e90 <HAL_I2C_Init+0x1dc>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	1e58      	subs	r0, r3, #1
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6859      	ldr	r1, [r3, #4]
 8006e78:	460b      	mov	r3, r1
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	440b      	add	r3, r1
 8006e7e:	0099      	lsls	r1, r3, #2
 8006e80:	440b      	add	r3, r1
 8006e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8006e86:	3301      	adds	r3, #1
 8006e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e90:	6879      	ldr	r1, [r7, #4]
 8006e92:	6809      	ldr	r1, [r1, #0]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	69da      	ldr	r2, [r3, #28]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a1b      	ldr	r3, [r3, #32]
 8006eaa:	431a      	orrs	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006ebe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6911      	ldr	r1, [r2, #16]
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	68d2      	ldr	r2, [r2, #12]
 8006eca:	4311      	orrs	r1, r2
 8006ecc:	687a      	ldr	r2, [r7, #4]
 8006ece:	6812      	ldr	r2, [r2, #0]
 8006ed0:	430b      	orrs	r3, r1
 8006ed2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	695a      	ldr	r2, [r3, #20]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	431a      	orrs	r2, r3
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	430a      	orrs	r2, r1
 8006eee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0201 	orr.w	r2, r2, #1
 8006efe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2200      	movs	r2, #0
 8006f04:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006f1c:	2300      	movs	r3, #0
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	000186a0 	.word	0x000186a0
 8006f2c:	001e847f 	.word	0x001e847f
 8006f30:	003d08ff 	.word	0x003d08ff
 8006f34:	431bde83 	.word	0x431bde83
 8006f38:	10624dd3 	.word	0x10624dd3

08006f3c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	607a      	str	r2, [r7, #4]
 8006f46:	461a      	mov	r2, r3
 8006f48:	460b      	mov	r3, r1
 8006f4a:	817b      	strh	r3, [r7, #10]
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f50:	f7ff f95a 	bl	8006208 <HAL_GetTick>
 8006f54:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b20      	cmp	r3, #32
 8006f60:	f040 80e0 	bne.w	8007124 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	2319      	movs	r3, #25
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	4970      	ldr	r1, [pc, #448]	; (8007130 <HAL_I2C_Master_Transmit+0x1f4>)
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f001 f98a 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	e0d3      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_I2C_Master_Transmit+0x50>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e0cc      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0301 	and.w	r3, r3, #1
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d007      	beq.n	8006fb2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f042 0201 	orr.w	r2, r2, #1
 8006fb0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fc0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2221      	movs	r2, #33	; 0x21
 8006fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2210      	movs	r2, #16
 8006fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	893a      	ldrh	r2, [r7, #8]
 8006fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	4a50      	ldr	r2, [pc, #320]	; (8007134 <HAL_I2C_Master_Transmit+0x1f8>)
 8006ff2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006ff4:	8979      	ldrh	r1, [r7, #10]
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	6a3a      	ldr	r2, [r7, #32]
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f000 fe76 	bl	8007cec <I2C_MasterRequestWrite>
 8007000:	4603      	mov	r3, r0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e08d      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800700a:	2300      	movs	r3, #0
 800700c:	613b      	str	r3, [r7, #16]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	695b      	ldr	r3, [r3, #20]
 8007014:	613b      	str	r3, [r7, #16]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	699b      	ldr	r3, [r3, #24]
 800701c:	613b      	str	r3, [r7, #16]
 800701e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007020:	e066      	b.n	80070f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007022:	697a      	ldr	r2, [r7, #20]
 8007024:	6a39      	ldr	r1, [r7, #32]
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f001 fa04 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00d      	beq.n	800704e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	2b04      	cmp	r3, #4
 8007038:	d107      	bne.n	800704a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007048:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e06b      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	781a      	ldrb	r2, [r3, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705e:	1c5a      	adds	r2, r3, #1
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007068:	b29b      	uxth	r3, r3
 800706a:	3b01      	subs	r3, #1
 800706c:	b29a      	uxth	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007076:	3b01      	subs	r3, #1
 8007078:	b29a      	uxth	r2, r3
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	f003 0304 	and.w	r3, r3, #4
 8007088:	2b04      	cmp	r3, #4
 800708a:	d11b      	bne.n	80070c4 <HAL_I2C_Master_Transmit+0x188>
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007090:	2b00      	cmp	r3, #0
 8007092:	d017      	beq.n	80070c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007098:	781a      	ldrb	r2, [r3, #0]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a4:	1c5a      	adds	r2, r3, #1
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	3b01      	subs	r3, #1
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	6a39      	ldr	r1, [r7, #32]
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f001 f9f4 	bl	80084b6 <I2C_WaitOnBTFFlagUntilTimeout>
 80070ce:	4603      	mov	r3, r0
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00d      	beq.n	80070f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d8:	2b04      	cmp	r3, #4
 80070da:	d107      	bne.n	80070ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	e01a      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d194      	bne.n	8007022 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007106:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2220      	movs	r2, #32
 800710c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007120:	2300      	movs	r3, #0
 8007122:	e000      	b.n	8007126 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007124:	2302      	movs	r3, #2
  }
}
 8007126:	4618      	mov	r0, r3
 8007128:	3718      	adds	r7, #24
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	00100002 	.word	0x00100002
 8007134:	ffff0000 	.word	0xffff0000

08007138 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b08c      	sub	sp, #48	; 0x30
 800713c:	af02      	add	r7, sp, #8
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	607a      	str	r2, [r7, #4]
 8007142:	461a      	mov	r2, r3
 8007144:	460b      	mov	r3, r1
 8007146:	817b      	strh	r3, [r7, #10]
 8007148:	4613      	mov	r3, r2
 800714a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800714c:	2300      	movs	r3, #0
 800714e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007150:	f7ff f85a 	bl	8006208 <HAL_GetTick>
 8007154:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b20      	cmp	r3, #32
 8007160:	f040 823f 	bne.w	80075e2 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	2319      	movs	r3, #25
 800716a:	2201      	movs	r2, #1
 800716c:	497f      	ldr	r1, [pc, #508]	; (800736c <HAL_I2C_Master_Receive+0x234>)
 800716e:	68f8      	ldr	r0, [r7, #12]
 8007170:	f001 f88a 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007174:	4603      	mov	r3, r0
 8007176:	2b00      	cmp	r3, #0
 8007178:	d001      	beq.n	800717e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800717a:	2302      	movs	r3, #2
 800717c:	e232      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <HAL_I2C_Master_Receive+0x54>
 8007188:	2302      	movs	r3, #2
 800718a:	e22b      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d007      	beq.n	80071b2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0201 	orr.w	r2, r2, #1
 80071b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2222      	movs	r2, #34	; 0x22
 80071c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2210      	movs	r2, #16
 80071ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	893a      	ldrh	r2, [r7, #8]
 80071e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	4a5f      	ldr	r2, [pc, #380]	; (8007370 <HAL_I2C_Master_Receive+0x238>)
 80071f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80071f4:	8979      	ldrh	r1, [r7, #10]
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f000 fdf8 	bl	8007df0 <I2C_MasterRequestRead>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e1ec      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800720e:	2b00      	cmp	r3, #0
 8007210:	d113      	bne.n	800723a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007212:	2300      	movs	r3, #0
 8007214:	61fb      	str	r3, [r7, #28]
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	61fb      	str	r3, [r7, #28]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	61fb      	str	r3, [r7, #28]
 8007226:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007236:	601a      	str	r2, [r3, #0]
 8007238:	e1c0      	b.n	80075bc <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800723e:	2b01      	cmp	r3, #1
 8007240:	d11e      	bne.n	8007280 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681a      	ldr	r2, [r3, #0]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007250:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007252:	b672      	cpsid	i
}
 8007254:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007256:	2300      	movs	r3, #0
 8007258:	61bb      	str	r3, [r7, #24]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	695b      	ldr	r3, [r3, #20]
 8007260:	61bb      	str	r3, [r7, #24]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	61bb      	str	r3, [r7, #24]
 800726a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800727a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800727c:	b662      	cpsie	i
}
 800727e:	e035      	b.n	80072ec <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007284:	2b02      	cmp	r3, #2
 8007286:	d11e      	bne.n	80072c6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007296:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007298:	b672      	cpsid	i
}
 800729a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800729c:	2300      	movs	r3, #0
 800729e:	617b      	str	r3, [r7, #20]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	617b      	str	r3, [r7, #20]
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	617b      	str	r3, [r7, #20]
 80072b0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80072c2:	b662      	cpsie	i
}
 80072c4:	e012      	b.n	80072ec <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072d6:	2300      	movs	r3, #0
 80072d8:	613b      	str	r3, [r7, #16]
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	695b      	ldr	r3, [r3, #20]
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80072ec:	e166      	b.n	80075bc <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f2:	2b03      	cmp	r3, #3
 80072f4:	f200 811f 	bhi.w	8007536 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d123      	bne.n	8007348 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007302:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f001 f917 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e167      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	691a      	ldr	r2, [r3, #16]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731e:	b2d2      	uxtb	r2, r2
 8007320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007330:	3b01      	subs	r3, #1
 8007332:	b29a      	uxth	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800733c:	b29b      	uxth	r3, r3
 800733e:	3b01      	subs	r3, #1
 8007340:	b29a      	uxth	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007346:	e139      	b.n	80075bc <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800734c:	2b02      	cmp	r3, #2
 800734e:	d152      	bne.n	80073f6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	9300      	str	r3, [sp, #0]
 8007354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007356:	2200      	movs	r2, #0
 8007358:	4906      	ldr	r1, [pc, #24]	; (8007374 <HAL_I2C_Master_Receive+0x23c>)
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f000 ff94 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d008      	beq.n	8007378 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e13c      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
 800736a:	bf00      	nop
 800736c:	00100002 	.word	0x00100002
 8007370:	ffff0000 	.word	0xffff0000
 8007374:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007378:	b672      	cpsid	i
}
 800737a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800738a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	691a      	ldr	r2, [r3, #16]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007396:	b2d2      	uxtb	r2, r2
 8007398:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739e:	1c5a      	adds	r2, r3, #1
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073a8:	3b01      	subs	r3, #1
 80073aa:	b29a      	uxth	r2, r3
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	3b01      	subs	r3, #1
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80073be:	b662      	cpsie	i
}
 80073c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	691a      	ldr	r2, [r3, #16]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073cc:	b2d2      	uxtb	r2, r2
 80073ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d4:	1c5a      	adds	r2, r3, #1
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073de:	3b01      	subs	r3, #1
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	3b01      	subs	r3, #1
 80073ee:	b29a      	uxth	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80073f4:	e0e2      	b.n	80075bc <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80073f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fc:	2200      	movs	r2, #0
 80073fe:	497b      	ldr	r1, [pc, #492]	; (80075ec <HAL_I2C_Master_Receive+0x4b4>)
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 ff41 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e0e9      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800741e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007420:	b672      	cpsid	i
}
 8007422:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	691a      	ldr	r2, [r3, #16]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742e:	b2d2      	uxtb	r2, r2
 8007430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007436:	1c5a      	adds	r2, r3, #1
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007440:	3b01      	subs	r3, #1
 8007442:	b29a      	uxth	r2, r3
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800744c:	b29b      	uxth	r3, r3
 800744e:	3b01      	subs	r3, #1
 8007450:	b29a      	uxth	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007456:	4b66      	ldr	r3, [pc, #408]	; (80075f0 <HAL_I2C_Master_Receive+0x4b8>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	08db      	lsrs	r3, r3, #3
 800745c:	4a65      	ldr	r2, [pc, #404]	; (80075f4 <HAL_I2C_Master_Receive+0x4bc>)
 800745e:	fba2 2303 	umull	r2, r3, r2, r3
 8007462:	0a1a      	lsrs	r2, r3, #8
 8007464:	4613      	mov	r3, r2
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	4413      	add	r3, r2
 800746a:	00da      	lsls	r2, r3, #3
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007470:	6a3b      	ldr	r3, [r7, #32]
 8007472:	3b01      	subs	r3, #1
 8007474:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007476:	6a3b      	ldr	r3, [r7, #32]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d118      	bne.n	80074ae <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2220      	movs	r2, #32
 8007486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007496:	f043 0220 	orr.w	r2, r3, #32
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800749e:	b662      	cpsie	i
}
 80074a0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e09a      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f003 0304 	and.w	r3, r3, #4
 80074b8:	2b04      	cmp	r3, #4
 80074ba:	d1d9      	bne.n	8007470 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	691a      	ldr	r2, [r3, #16]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d6:	b2d2      	uxtb	r2, r2
 80074d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074de:	1c5a      	adds	r2, r3, #1
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e8:	3b01      	subs	r3, #1
 80074ea:	b29a      	uxth	r2, r3
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	3b01      	subs	r3, #1
 80074f8:	b29a      	uxth	r2, r3
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80074fe:	b662      	cpsie	i
}
 8007500:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	691a      	ldr	r2, [r3, #16]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750c:	b2d2      	uxtb	r2, r2
 800750e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007514:	1c5a      	adds	r2, r3, #1
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800751e:	3b01      	subs	r3, #1
 8007520:	b29a      	uxth	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800752a:	b29b      	uxth	r3, r3
 800752c:	3b01      	subs	r3, #1
 800752e:	b29a      	uxth	r2, r3
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007534:	e042      	b.n	80075bc <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007538:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 fffc 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e04c      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	691a      	ldr	r2, [r3, #16]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007554:	b2d2      	uxtb	r2, r2
 8007556:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755c:	1c5a      	adds	r2, r3, #1
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007566:	3b01      	subs	r3, #1
 8007568:	b29a      	uxth	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007572:	b29b      	uxth	r3, r3
 8007574:	3b01      	subs	r3, #1
 8007576:	b29a      	uxth	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	f003 0304 	and.w	r3, r3, #4
 8007586:	2b04      	cmp	r3, #4
 8007588:	d118      	bne.n	80075bc <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	691a      	ldr	r2, [r3, #16]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007594:	b2d2      	uxtb	r2, r2
 8007596:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759c:	1c5a      	adds	r2, r3, #1
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075a6:	3b01      	subs	r3, #1
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	3b01      	subs	r3, #1
 80075b6:	b29a      	uxth	r2, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	f47f ae94 	bne.w	80072ee <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2220      	movs	r2, #32
 80075ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80075de:	2300      	movs	r3, #0
 80075e0:	e000      	b.n	80075e4 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80075e2:	2302      	movs	r3, #2
  }
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3728      	adds	r7, #40	; 0x28
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	00010004 	.word	0x00010004
 80075f0:	20000018 	.word	0x20000018
 80075f4:	14f8b589 	.word	0x14f8b589

080075f8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b088      	sub	sp, #32
 80075fc:	af02      	add	r7, sp, #8
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	4608      	mov	r0, r1
 8007602:	4611      	mov	r1, r2
 8007604:	461a      	mov	r2, r3
 8007606:	4603      	mov	r3, r0
 8007608:	817b      	strh	r3, [r7, #10]
 800760a:	460b      	mov	r3, r1
 800760c:	813b      	strh	r3, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007612:	f7fe fdf9 	bl	8006208 <HAL_GetTick>
 8007616:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800761e:	b2db      	uxtb	r3, r3
 8007620:	2b20      	cmp	r3, #32
 8007622:	f040 80d9 	bne.w	80077d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	9300      	str	r3, [sp, #0]
 800762a:	2319      	movs	r3, #25
 800762c:	2201      	movs	r2, #1
 800762e:	496d      	ldr	r1, [pc, #436]	; (80077e4 <HAL_I2C_Mem_Write+0x1ec>)
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 fe29 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800763c:	2302      	movs	r3, #2
 800763e:	e0cc      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007646:	2b01      	cmp	r3, #1
 8007648:	d101      	bne.n	800764e <HAL_I2C_Mem_Write+0x56>
 800764a:	2302      	movs	r3, #2
 800764c:	e0c5      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f003 0301 	and.w	r3, r3, #1
 8007660:	2b01      	cmp	r3, #1
 8007662:	d007      	beq.n	8007674 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f042 0201 	orr.w	r2, r2, #1
 8007672:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007682:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2221      	movs	r2, #33	; 0x21
 8007688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2240      	movs	r2, #64	; 0x40
 8007690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2200      	movs	r2, #0
 8007698:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a3a      	ldr	r2, [r7, #32]
 800769e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80076a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	4a4d      	ldr	r2, [pc, #308]	; (80077e8 <HAL_I2C_Mem_Write+0x1f0>)
 80076b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80076b6:	88f8      	ldrh	r0, [r7, #6]
 80076b8:	893a      	ldrh	r2, [r7, #8]
 80076ba:	8979      	ldrh	r1, [r7, #10]
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	9301      	str	r3, [sp, #4]
 80076c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c2:	9300      	str	r3, [sp, #0]
 80076c4:	4603      	mov	r3, r0
 80076c6:	68f8      	ldr	r0, [r7, #12]
 80076c8:	f000 fc60 	bl	8007f8c <I2C_RequestMemoryWrite>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d052      	beq.n	8007778 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e081      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076d6:	697a      	ldr	r2, [r7, #20]
 80076d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 feaa 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00d      	beq.n	8007702 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ea:	2b04      	cmp	r3, #4
 80076ec:	d107      	bne.n	80076fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e06b      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007706:	781a      	ldrb	r2, [r3, #0]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007728:	b29b      	uxth	r3, r3
 800772a:	3b01      	subs	r3, #1
 800772c:	b29a      	uxth	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	695b      	ldr	r3, [r3, #20]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b04      	cmp	r3, #4
 800773e:	d11b      	bne.n	8007778 <HAL_I2C_Mem_Write+0x180>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007744:	2b00      	cmp	r3, #0
 8007746:	d017      	beq.n	8007778 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774c:	781a      	ldrb	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007758:	1c5a      	adds	r2, r3, #1
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007762:	3b01      	subs	r3, #1
 8007764:	b29a      	uxth	r2, r3
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800776e:	b29b      	uxth	r3, r3
 8007770:	3b01      	subs	r3, #1
 8007772:	b29a      	uxth	r2, r3
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1aa      	bne.n	80076d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007784:	68f8      	ldr	r0, [r7, #12]
 8007786:	f000 fe96 	bl	80084b6 <I2C_WaitOnBTFFlagUntilTimeout>
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00d      	beq.n	80077ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007794:	2b04      	cmp	r3, #4
 8007796:	d107      	bne.n	80077a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e016      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2220      	movs	r2, #32
 80077c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80077d4:	2300      	movs	r3, #0
 80077d6:	e000      	b.n	80077da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80077d8:	2302      	movs	r3, #2
  }
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3718      	adds	r7, #24
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	00100002 	.word	0x00100002
 80077e8:	ffff0000 	.word	0xffff0000

080077ec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b08c      	sub	sp, #48	; 0x30
 80077f0:	af02      	add	r7, sp, #8
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	4608      	mov	r0, r1
 80077f6:	4611      	mov	r1, r2
 80077f8:	461a      	mov	r2, r3
 80077fa:	4603      	mov	r3, r0
 80077fc:	817b      	strh	r3, [r7, #10]
 80077fe:	460b      	mov	r3, r1
 8007800:	813b      	strh	r3, [r7, #8]
 8007802:	4613      	mov	r3, r2
 8007804:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007806:	2300      	movs	r3, #0
 8007808:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800780a:	f7fe fcfd 	bl	8006208 <HAL_GetTick>
 800780e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007816:	b2db      	uxtb	r3, r3
 8007818:	2b20      	cmp	r3, #32
 800781a:	f040 8244 	bne.w	8007ca6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800781e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007820:	9300      	str	r3, [sp, #0]
 8007822:	2319      	movs	r3, #25
 8007824:	2201      	movs	r2, #1
 8007826:	4982      	ldr	r1, [pc, #520]	; (8007a30 <HAL_I2C_Mem_Read+0x244>)
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f000 fd2d 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007834:	2302      	movs	r3, #2
 8007836:	e237      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800783e:	2b01      	cmp	r3, #1
 8007840:	d101      	bne.n	8007846 <HAL_I2C_Mem_Read+0x5a>
 8007842:	2302      	movs	r3, #2
 8007844:	e230      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2201      	movs	r2, #1
 800784a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b01      	cmp	r3, #1
 800785a:	d007      	beq.n	800786c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0201 	orr.w	r2, r2, #1
 800786a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800787a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2222      	movs	r2, #34	; 0x22
 8007880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2240      	movs	r2, #64	; 0x40
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2200      	movs	r2, #0
 8007890:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007896:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800789c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4a62      	ldr	r2, [pc, #392]	; (8007a34 <HAL_I2C_Mem_Read+0x248>)
 80078ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80078ae:	88f8      	ldrh	r0, [r7, #6]
 80078b0:	893a      	ldrh	r2, [r7, #8]
 80078b2:	8979      	ldrh	r1, [r7, #10]
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	9301      	str	r3, [sp, #4]
 80078b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ba:	9300      	str	r3, [sp, #0]
 80078bc:	4603      	mov	r3, r0
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 fbfa 	bl	80080b8 <I2C_RequestMemoryRead>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e1ec      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d113      	bne.n	80078fe <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d6:	2300      	movs	r3, #0
 80078d8:	61fb      	str	r3, [r7, #28]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	61fb      	str	r3, [r7, #28]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	61fb      	str	r3, [r7, #28]
 80078ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078fa:	601a      	str	r2, [r3, #0]
 80078fc:	e1c0      	b.n	8007c80 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007902:	2b01      	cmp	r3, #1
 8007904:	d11e      	bne.n	8007944 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007914:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007916:	b672      	cpsid	i
}
 8007918:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800791a:	2300      	movs	r3, #0
 800791c:	61bb      	str	r3, [r7, #24]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	695b      	ldr	r3, [r3, #20]
 8007924:	61bb      	str	r3, [r7, #24]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	699b      	ldr	r3, [r3, #24]
 800792c:	61bb      	str	r3, [r7, #24]
 800792e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800793e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007940:	b662      	cpsie	i
}
 8007942:	e035      	b.n	80079b0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007948:	2b02      	cmp	r3, #2
 800794a:	d11e      	bne.n	800798a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800795a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800795c:	b672      	cpsid	i
}
 800795e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007960:	2300      	movs	r3, #0
 8007962:	617b      	str	r3, [r7, #20]
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	617b      	str	r3, [r7, #20]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	617b      	str	r3, [r7, #20]
 8007974:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007984:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007986:	b662      	cpsie	i
}
 8007988:	e012      	b.n	80079b0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007998:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800799a:	2300      	movs	r3, #0
 800799c:	613b      	str	r3, [r7, #16]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	613b      	str	r3, [r7, #16]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	699b      	ldr	r3, [r3, #24]
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80079b0:	e166      	b.n	8007c80 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079b6:	2b03      	cmp	r3, #3
 80079b8:	f200 811f 	bhi.w	8007bfa <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d123      	bne.n	8007a0c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80079c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f000 fdb5 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e167      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	691a      	ldr	r2, [r3, #16]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e2:	b2d2      	uxtb	r2, r2
 80079e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	3b01      	subs	r3, #1
 8007a04:	b29a      	uxth	r2, r3
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007a0a:	e139      	b.n	8007c80 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a10:	2b02      	cmp	r3, #2
 8007a12:	d152      	bne.n	8007aba <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a16:	9300      	str	r3, [sp, #0]
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	4906      	ldr	r1, [pc, #24]	; (8007a38 <HAL_I2C_Mem_Read+0x24c>)
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 fc32 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d008      	beq.n	8007a3c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e13c      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
 8007a2e:	bf00      	nop
 8007a30:	00100002 	.word	0x00100002
 8007a34:	ffff0000 	.word	0xffff0000
 8007a38:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007a3c:	b672      	cpsid	i
}
 8007a3e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	691a      	ldr	r2, [r3, #16]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a5a:	b2d2      	uxtb	r2, r2
 8007a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a62:	1c5a      	adds	r2, r3, #1
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007a82:	b662      	cpsie	i
}
 8007a84:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	691a      	ldr	r2, [r3, #16]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a90:	b2d2      	uxtb	r2, r2
 8007a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a98:	1c5a      	adds	r2, r3, #1
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	b29a      	uxth	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007ab8:	e0e2      	b.n	8007c80 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abc:	9300      	str	r3, [sp, #0]
 8007abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	497b      	ldr	r1, [pc, #492]	; (8007cb0 <HAL_I2C_Mem_Read+0x4c4>)
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f000 fbdf 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007aca:	4603      	mov	r3, r0
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d001      	beq.n	8007ad4 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e0e9      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	681a      	ldr	r2, [r3, #0]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ae2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ae4:	b672      	cpsid	i
}
 8007ae6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691a      	ldr	r2, [r3, #16]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af2:	b2d2      	uxtb	r2, r2
 8007af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	1c5a      	adds	r2, r3, #1
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b04:	3b01      	subs	r3, #1
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	3b01      	subs	r3, #1
 8007b14:	b29a      	uxth	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007b1a:	4b66      	ldr	r3, [pc, #408]	; (8007cb4 <HAL_I2C_Mem_Read+0x4c8>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	08db      	lsrs	r3, r3, #3
 8007b20:	4a65      	ldr	r2, [pc, #404]	; (8007cb8 <HAL_I2C_Mem_Read+0x4cc>)
 8007b22:	fba2 2303 	umull	r2, r3, r2, r3
 8007b26:	0a1a      	lsrs	r2, r3, #8
 8007b28:	4613      	mov	r3, r2
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	4413      	add	r3, r2
 8007b2e:	00da      	lsls	r2, r3, #3
 8007b30:	1ad3      	subs	r3, r2, r3
 8007b32:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007b3a:	6a3b      	ldr	r3, [r7, #32]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d118      	bne.n	8007b72 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2220      	movs	r2, #32
 8007b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5a:	f043 0220 	orr.w	r2, r3, #32
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007b62:	b662      	cpsie	i
}
 8007b64:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	e09a      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695b      	ldr	r3, [r3, #20]
 8007b78:	f003 0304 	and.w	r3, r3, #4
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d1d9      	bne.n	8007b34 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691a      	ldr	r2, [r3, #16]
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b9a:	b2d2      	uxtb	r2, r2
 8007b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba2:	1c5a      	adds	r2, r3, #1
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bac:	3b01      	subs	r3, #1
 8007bae:	b29a      	uxth	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	b29a      	uxth	r2, r3
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007bc2:	b662      	cpsie	i
}
 8007bc4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	691a      	ldr	r2, [r3, #16]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd0:	b2d2      	uxtb	r2, r2
 8007bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd8:	1c5a      	adds	r2, r3, #1
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007be2:	3b01      	subs	r3, #1
 8007be4:	b29a      	uxth	r2, r3
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bf8:	e042      	b.n	8007c80 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f000 fc9a 	bl	8008538 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e04c      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	691a      	ldr	r2, [r3, #16]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c18:	b2d2      	uxtb	r2, r2
 8007c1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c20:	1c5a      	adds	r2, r3, #1
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	b29a      	uxth	r2, r3
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	f003 0304 	and.w	r3, r3, #4
 8007c4a:	2b04      	cmp	r3, #4
 8007c4c:	d118      	bne.n	8007c80 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	b2d2      	uxtb	r2, r2
 8007c5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c60:	1c5a      	adds	r2, r3, #1
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c6a:	3b01      	subs	r3, #1
 8007c6c:	b29a      	uxth	r2, r3
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	b29a      	uxth	r2, r3
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f47f ae94 	bne.w	80079b2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	e000      	b.n	8007ca8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8007ca6:	2302      	movs	r3, #2
  }
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3728      	adds	r7, #40	; 0x28
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	00010004 	.word	0x00010004
 8007cb4:	20000018 	.word	0x20000018
 8007cb8:	14f8b589 	.word	0x14f8b589

08007cbc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cca:	b2db      	uxtb	r3, r3
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	370c      	adds	r7, #12
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bc80      	pop	{r7}
 8007cd4:	4770      	bx	lr

08007cd6 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007cd6:	b480      	push	{r7}
 8007cd8:	b083      	sub	sp, #12
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	370c      	adds	r7, #12
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bc80      	pop	{r7}
 8007cea:	4770      	bx	lr

08007cec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af02      	add	r7, sp, #8
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	607a      	str	r2, [r7, #4]
 8007cf6:	603b      	str	r3, [r7, #0]
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d006      	beq.n	8007d16 <I2C_MasterRequestWrite+0x2a>
 8007d08:	697b      	ldr	r3, [r7, #20]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d003      	beq.n	8007d16 <I2C_MasterRequestWrite+0x2a>
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007d14:	d108      	bne.n	8007d28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d24:	601a      	str	r2, [r3, #0]
 8007d26:	e00b      	b.n	8007d40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2c:	2b12      	cmp	r3, #18
 8007d2e:	d107      	bne.n	8007d40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f000 fa9b 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00d      	beq.n	8007d74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d66:	d103      	bne.n	8007d70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d6e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d70:	2303      	movs	r3, #3
 8007d72:	e035      	b.n	8007de0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007d7c:	d108      	bne.n	8007d90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d7e:	897b      	ldrh	r3, [r7, #10]
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	461a      	mov	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007d8c:	611a      	str	r2, [r3, #16]
 8007d8e:	e01b      	b.n	8007dc8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007d90:	897b      	ldrh	r3, [r7, #10]
 8007d92:	11db      	asrs	r3, r3, #7
 8007d94:	b2db      	uxtb	r3, r3
 8007d96:	f003 0306 	and.w	r3, r3, #6
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	f063 030f 	orn	r3, r3, #15
 8007da0:	b2da      	uxtb	r2, r3
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	490e      	ldr	r1, [pc, #56]	; (8007de8 <I2C_MasterRequestWrite+0xfc>)
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f000 fac1 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d001      	beq.n	8007dbe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e010      	b.n	8007de0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007dbe:	897b      	ldrh	r3, [r7, #10]
 8007dc0:	b2da      	uxtb	r2, r3
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	4907      	ldr	r1, [pc, #28]	; (8007dec <I2C_MasterRequestWrite+0x100>)
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f000 fab1 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d001      	beq.n	8007dde <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e000      	b.n	8007de0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3718      	adds	r7, #24
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	00010008 	.word	0x00010008
 8007dec:	00010002 	.word	0x00010002

08007df0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af02      	add	r7, sp, #8
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	607a      	str	r2, [r7, #4]
 8007dfa:	603b      	str	r3, [r7, #0]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e04:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007e14:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	2b08      	cmp	r3, #8
 8007e1a:	d006      	beq.n	8007e2a <I2C_MasterRequestRead+0x3a>
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d003      	beq.n	8007e2a <I2C_MasterRequestRead+0x3a>
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e28:	d108      	bne.n	8007e3c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681a      	ldr	r2, [r3, #0]
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e38:	601a      	str	r2, [r3, #0]
 8007e3a:	e00b      	b.n	8007e54 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e40:	2b11      	cmp	r3, #17
 8007e42:	d107      	bne.n	8007e54 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e52:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 fa11 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00d      	beq.n	8007e88 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e7a:	d103      	bne.n	8007e84 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e079      	b.n	8007f7c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e90:	d108      	bne.n	8007ea4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007e92:	897b      	ldrh	r3, [r7, #10]
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	f043 0301 	orr.w	r3, r3, #1
 8007e9a:	b2da      	uxtb	r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	611a      	str	r2, [r3, #16]
 8007ea2:	e05f      	b.n	8007f64 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ea4:	897b      	ldrh	r3, [r7, #10]
 8007ea6:	11db      	asrs	r3, r3, #7
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	f003 0306 	and.w	r3, r3, #6
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	f063 030f 	orn	r3, r3, #15
 8007eb4:	b2da      	uxtb	r2, r3
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	4930      	ldr	r1, [pc, #192]	; (8007f84 <I2C_MasterRequestRead+0x194>)
 8007ec2:	68f8      	ldr	r0, [r7, #12]
 8007ec4:	f000 fa37 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ec8:	4603      	mov	r3, r0
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d001      	beq.n	8007ed2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007ece:	2301      	movs	r3, #1
 8007ed0:	e054      	b.n	8007f7c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007ed2:	897b      	ldrh	r3, [r7, #10]
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	687a      	ldr	r2, [r7, #4]
 8007ee0:	4929      	ldr	r1, [pc, #164]	; (8007f88 <I2C_MasterRequestRead+0x198>)
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 fa27 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e044      	b.n	8007f7c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	695b      	ldr	r3, [r3, #20]
 8007efc:	613b      	str	r3, [r7, #16]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	613b      	str	r3, [r7, #16]
 8007f06:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f16:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 f9af 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00d      	beq.n	8007f4c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f3e:	d103      	bne.n	8007f48 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f46:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e017      	b.n	8007f7c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007f4c:	897b      	ldrh	r3, [r7, #10]
 8007f4e:	11db      	asrs	r3, r3, #7
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	f003 0306 	and.w	r3, r3, #6
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	f063 030e 	orn	r3, r3, #14
 8007f5c:	b2da      	uxtb	r2, r3
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	4907      	ldr	r1, [pc, #28]	; (8007f88 <I2C_MasterRequestRead+0x198>)
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f000 f9e3 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d001      	beq.n	8007f7a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e000      	b.n	8007f7c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	00010008 	.word	0x00010008
 8007f88:	00010002 	.word	0x00010002

08007f8c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b088      	sub	sp, #32
 8007f90:	af02      	add	r7, sp, #8
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	4608      	mov	r0, r1
 8007f96:	4611      	mov	r1, r2
 8007f98:	461a      	mov	r2, r3
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	817b      	strh	r3, [r7, #10]
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	813b      	strh	r3, [r7, #8]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	681a      	ldr	r2, [r3, #0]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb8:	9300      	str	r3, [sp, #0]
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	f000 f960 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00d      	beq.n	8007fea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fdc:	d103      	bne.n	8007fe6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fe4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007fe6:	2303      	movs	r3, #3
 8007fe8:	e05f      	b.n	80080aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007fea:	897b      	ldrh	r3, [r7, #10]
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	461a      	mov	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ff8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffc:	6a3a      	ldr	r2, [r7, #32]
 8007ffe:	492d      	ldr	r1, [pc, #180]	; (80080b4 <I2C_RequestMemoryWrite+0x128>)
 8008000:	68f8      	ldr	r0, [r7, #12]
 8008002:	f000 f998 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008006:	4603      	mov	r3, r0
 8008008:	2b00      	cmp	r3, #0
 800800a:	d001      	beq.n	8008010 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e04c      	b.n	80080aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008010:	2300      	movs	r3, #0
 8008012:	617b      	str	r3, [r7, #20]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	695b      	ldr	r3, [r3, #20]
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008028:	6a39      	ldr	r1, [r7, #32]
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f000 fa02 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00d      	beq.n	8008052 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803a:	2b04      	cmp	r3, #4
 800803c:	d107      	bne.n	800804e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800804c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e02b      	b.n	80080aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008052:	88fb      	ldrh	r3, [r7, #6]
 8008054:	2b01      	cmp	r3, #1
 8008056:	d105      	bne.n	8008064 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008058:	893b      	ldrh	r3, [r7, #8]
 800805a:	b2da      	uxtb	r2, r3
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	611a      	str	r2, [r3, #16]
 8008062:	e021      	b.n	80080a8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008064:	893b      	ldrh	r3, [r7, #8]
 8008066:	0a1b      	lsrs	r3, r3, #8
 8008068:	b29b      	uxth	r3, r3
 800806a:	b2da      	uxtb	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008074:	6a39      	ldr	r1, [r7, #32]
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f000 f9dc 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00d      	beq.n	800809e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008086:	2b04      	cmp	r3, #4
 8008088:	d107      	bne.n	800809a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008098:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e005      	b.n	80080aa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800809e:	893b      	ldrh	r3, [r7, #8]
 80080a0:	b2da      	uxtb	r2, r3
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3718      	adds	r7, #24
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	bf00      	nop
 80080b4:	00010002 	.word	0x00010002

080080b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b088      	sub	sp, #32
 80080bc:	af02      	add	r7, sp, #8
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	4608      	mov	r0, r1
 80080c2:	4611      	mov	r1, r2
 80080c4:	461a      	mov	r2, r3
 80080c6:	4603      	mov	r3, r0
 80080c8:	817b      	strh	r3, [r7, #10]
 80080ca:	460b      	mov	r3, r1
 80080cc:	813b      	strh	r3, [r7, #8]
 80080ce:	4613      	mov	r3, r2
 80080d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80080e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	9300      	str	r3, [sp, #0]
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f000 f8c2 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d00d      	beq.n	8008126 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008114:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008118:	d103      	bne.n	8008122 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008120:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008122:	2303      	movs	r3, #3
 8008124:	e0aa      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008126:	897b      	ldrh	r3, [r7, #10]
 8008128:	b2db      	uxtb	r3, r3
 800812a:	461a      	mov	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008134:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008138:	6a3a      	ldr	r2, [r7, #32]
 800813a:	4952      	ldr	r1, [pc, #328]	; (8008284 <I2C_RequestMemoryRead+0x1cc>)
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 f8fa 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	e097      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800814c:	2300      	movs	r3, #0
 800814e:	617b      	str	r3, [r7, #20]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	617b      	str	r3, [r7, #20]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	699b      	ldr	r3, [r3, #24]
 800815e:	617b      	str	r3, [r7, #20]
 8008160:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008162:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008164:	6a39      	ldr	r1, [r7, #32]
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 f964 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00d      	beq.n	800818e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008176:	2b04      	cmp	r3, #4
 8008178:	d107      	bne.n	800818a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008188:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e076      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800818e:	88fb      	ldrh	r3, [r7, #6]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d105      	bne.n	80081a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008194:	893b      	ldrh	r3, [r7, #8]
 8008196:	b2da      	uxtb	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	611a      	str	r2, [r3, #16]
 800819e:	e021      	b.n	80081e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80081a0:	893b      	ldrh	r3, [r7, #8]
 80081a2:	0a1b      	lsrs	r3, r3, #8
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	b2da      	uxtb	r2, r3
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081b0:	6a39      	ldr	r1, [r7, #32]
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f000 f93e 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 80081b8:	4603      	mov	r3, r0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00d      	beq.n	80081da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c2:	2b04      	cmp	r3, #4
 80081c4:	d107      	bne.n	80081d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e050      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081da:	893b      	ldrh	r3, [r7, #8]
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e6:	6a39      	ldr	r1, [r7, #32]
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f000 f923 	bl	8008434 <I2C_WaitOnTXEFlagUntilTimeout>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00d      	beq.n	8008210 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f8:	2b04      	cmp	r3, #4
 80081fa:	d107      	bne.n	800820c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	681a      	ldr	r2, [r3, #0]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800820a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e035      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800821e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	2200      	movs	r2, #0
 8008228:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 f82b 	bl	8008288 <I2C_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d00d      	beq.n	8008254 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008246:	d103      	bne.n	8008250 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800824e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008250:	2303      	movs	r3, #3
 8008252:	e013      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008254:	897b      	ldrh	r3, [r7, #10]
 8008256:	b2db      	uxtb	r3, r3
 8008258:	f043 0301 	orr.w	r3, r3, #1
 800825c:	b2da      	uxtb	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008266:	6a3a      	ldr	r2, [r7, #32]
 8008268:	4906      	ldr	r1, [pc, #24]	; (8008284 <I2C_RequestMemoryRead+0x1cc>)
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 f863 	bl	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008270:	4603      	mov	r3, r0
 8008272:	2b00      	cmp	r3, #0
 8008274:	d001      	beq.n	800827a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e000      	b.n	800827c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3718      	adds	r7, #24
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}
 8008284:	00010002 	.word	0x00010002

08008288 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b084      	sub	sp, #16
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	603b      	str	r3, [r7, #0]
 8008294:	4613      	mov	r3, r2
 8008296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008298:	e025      	b.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082a0:	d021      	beq.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a2:	f7fd ffb1 	bl	8006208 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	683a      	ldr	r2, [r7, #0]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d302      	bcc.n	80082b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d116      	bne.n	80082e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2220      	movs	r2, #32
 80082c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	f043 0220 	orr.w	r2, r3, #32
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e023      	b.n	800832e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	0c1b      	lsrs	r3, r3, #16
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d10d      	bne.n	800830c <I2C_WaitOnFlagUntilTimeout+0x84>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	43da      	mvns	r2, r3
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4013      	ands	r3, r2
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	bf0c      	ite	eq
 8008302:	2301      	moveq	r3, #1
 8008304:	2300      	movne	r3, #0
 8008306:	b2db      	uxtb	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	e00c      	b.n	8008326 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	43da      	mvns	r2, r3
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	4013      	ands	r3, r2
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	bf0c      	ite	eq
 800831e:	2301      	moveq	r3, #1
 8008320:	2300      	movne	r3, #0
 8008322:	b2db      	uxtb	r3, r3
 8008324:	461a      	mov	r2, r3
 8008326:	79fb      	ldrb	r3, [r7, #7]
 8008328:	429a      	cmp	r2, r3
 800832a:	d0b6      	beq.n	800829a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3710      	adds	r7, #16
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}

08008336 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008336:	b580      	push	{r7, lr}
 8008338:	b084      	sub	sp, #16
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008344:	e051      	b.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008354:	d123      	bne.n	800839e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008364:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800836e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2220      	movs	r2, #32
 800837a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800838a:	f043 0204 	orr.w	r2, r3, #4
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2200      	movs	r2, #0
 8008396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	e046      	b.n	800842c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a4:	d021      	beq.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083a6:	f7fd ff2f 	bl	8006208 <HAL_GetTick>
 80083aa:	4602      	mov	r2, r0
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	1ad3      	subs	r3, r2, r3
 80083b0:	687a      	ldr	r2, [r7, #4]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d302      	bcc.n	80083bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d116      	bne.n	80083ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2220      	movs	r2, #32
 80083c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083d6:	f043 0220 	orr.w	r2, r3, #32
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e020      	b.n	800842c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	0c1b      	lsrs	r3, r3, #16
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d10c      	bne.n	800840e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	695b      	ldr	r3, [r3, #20]
 80083fa:	43da      	mvns	r2, r3
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	b29b      	uxth	r3, r3
 8008402:	2b00      	cmp	r3, #0
 8008404:	bf14      	ite	ne
 8008406:	2301      	movne	r3, #1
 8008408:	2300      	moveq	r3, #0
 800840a:	b2db      	uxtb	r3, r3
 800840c:	e00b      	b.n	8008426 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	699b      	ldr	r3, [r3, #24]
 8008414:	43da      	mvns	r2, r3
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	4013      	ands	r3, r2
 800841a:	b29b      	uxth	r3, r3
 800841c:	2b00      	cmp	r3, #0
 800841e:	bf14      	ite	ne
 8008420:	2301      	movne	r3, #1
 8008422:	2300      	moveq	r3, #0
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d18d      	bne.n	8008346 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008440:	e02d      	b.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008442:	68f8      	ldr	r0, [r7, #12]
 8008444:	f000 f8ce 	bl	80085e4 <I2C_IsAcknowledgeFailed>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d001      	beq.n	8008452 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e02d      	b.n	80084ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008458:	d021      	beq.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800845a:	f7fd fed5 	bl	8006208 <HAL_GetTick>
 800845e:	4602      	mov	r2, r0
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	d302      	bcc.n	8008470 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d116      	bne.n	800849e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2200      	movs	r2, #0
 8008474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2220      	movs	r2, #32
 800847a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848a:	f043 0220 	orr.w	r2, r3, #32
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	e007      	b.n	80084ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a8:	2b80      	cmp	r3, #128	; 0x80
 80084aa:	d1ca      	bne.n	8008442 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084b6:	b580      	push	{r7, lr}
 80084b8:	b084      	sub	sp, #16
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	60f8      	str	r0, [r7, #12]
 80084be:	60b9      	str	r1, [r7, #8]
 80084c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80084c2:	e02d      	b.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f000 f88d 	bl	80085e4 <I2C_IsAcknowledgeFailed>
 80084ca:	4603      	mov	r3, r0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d001      	beq.n	80084d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	e02d      	b.n	8008530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084da:	d021      	beq.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084dc:	f7fd fe94 	bl	8006208 <HAL_GetTick>
 80084e0:	4602      	mov	r2, r0
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	68ba      	ldr	r2, [r7, #8]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d302      	bcc.n	80084f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d116      	bne.n	8008520 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2200      	movs	r2, #0
 80084f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800850c:	f043 0220 	orr.w	r2, r3, #32
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	e007      	b.n	8008530 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	695b      	ldr	r3, [r3, #20]
 8008526:	f003 0304 	and.w	r3, r3, #4
 800852a:	2b04      	cmp	r3, #4
 800852c:	d1ca      	bne.n	80084c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800852e:	2300      	movs	r3, #0
}
 8008530:	4618      	mov	r0, r3
 8008532:	3710      	adds	r7, #16
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}

08008538 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b084      	sub	sp, #16
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008544:	e042      	b.n	80085cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	695b      	ldr	r3, [r3, #20]
 800854c:	f003 0310 	and.w	r3, r3, #16
 8008550:	2b10      	cmp	r3, #16
 8008552:	d119      	bne.n	8008588 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f06f 0210 	mvn.w	r2, #16
 800855c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2220      	movs	r2, #32
 8008568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e029      	b.n	80085dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008588:	f7fd fe3e 	bl	8006208 <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	429a      	cmp	r2, r3
 8008596:	d302      	bcc.n	800859e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d116      	bne.n	80085cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2200      	movs	r2, #0
 80085a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2220      	movs	r2, #32
 80085a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085b8:	f043 0220 	orr.w	r2, r3, #32
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e007      	b.n	80085dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d6:	2b40      	cmp	r3, #64	; 0x40
 80085d8:	d1b5      	bne.n	8008546 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085fa:	d11b      	bne.n	8008634 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008604:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2220      	movs	r2, #32
 8008610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008620:	f043 0204 	orr.w	r2, r3, #4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e000      	b.n	8008636 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008634:	2300      	movs	r3, #0
}
 8008636:	4618      	mov	r0, r3
 8008638:	370c      	adds	r7, #12
 800863a:	46bd      	mov	sp, r7
 800863c:	bc80      	pop	{r7}
 800863e:	4770      	bx	lr

08008640 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b086      	sub	sp, #24
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e26c      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 8087 	beq.w	800876e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008660:	4b92      	ldr	r3, [pc, #584]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f003 030c 	and.w	r3, r3, #12
 8008668:	2b04      	cmp	r3, #4
 800866a:	d00c      	beq.n	8008686 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800866c:	4b8f      	ldr	r3, [pc, #572]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f003 030c 	and.w	r3, r3, #12
 8008674:	2b08      	cmp	r3, #8
 8008676:	d112      	bne.n	800869e <HAL_RCC_OscConfig+0x5e>
 8008678:	4b8c      	ldr	r3, [pc, #560]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008684:	d10b      	bne.n	800869e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008686:	4b89      	ldr	r3, [pc, #548]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800868e:	2b00      	cmp	r3, #0
 8008690:	d06c      	beq.n	800876c <HAL_RCC_OscConfig+0x12c>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d168      	bne.n	800876c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800869a:	2301      	movs	r3, #1
 800869c:	e246      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086a6:	d106      	bne.n	80086b6 <HAL_RCC_OscConfig+0x76>
 80086a8:	4b80      	ldr	r3, [pc, #512]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a7f      	ldr	r2, [pc, #508]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086b2:	6013      	str	r3, [r2, #0]
 80086b4:	e02e      	b.n	8008714 <HAL_RCC_OscConfig+0xd4>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10c      	bne.n	80086d8 <HAL_RCC_OscConfig+0x98>
 80086be:	4b7b      	ldr	r3, [pc, #492]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a7a      	ldr	r2, [pc, #488]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086c8:	6013      	str	r3, [r2, #0]
 80086ca:	4b78      	ldr	r3, [pc, #480]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a77      	ldr	r2, [pc, #476]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80086d4:	6013      	str	r3, [r2, #0]
 80086d6:	e01d      	b.n	8008714 <HAL_RCC_OscConfig+0xd4>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80086e0:	d10c      	bne.n	80086fc <HAL_RCC_OscConfig+0xbc>
 80086e2:	4b72      	ldr	r3, [pc, #456]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a71      	ldr	r2, [pc, #452]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80086ec:	6013      	str	r3, [r2, #0]
 80086ee:	4b6f      	ldr	r3, [pc, #444]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a6e      	ldr	r2, [pc, #440]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086f8:	6013      	str	r3, [r2, #0]
 80086fa:	e00b      	b.n	8008714 <HAL_RCC_OscConfig+0xd4>
 80086fc:	4b6b      	ldr	r3, [pc, #428]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a6a      	ldr	r2, [pc, #424]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008702:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008706:	6013      	str	r3, [r2, #0]
 8008708:	4b68      	ldr	r3, [pc, #416]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a67      	ldr	r2, [pc, #412]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 800870e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008712:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d013      	beq.n	8008744 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800871c:	f7fd fd74 	bl	8006208 <HAL_GetTick>
 8008720:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008722:	e008      	b.n	8008736 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008724:	f7fd fd70 	bl	8006208 <HAL_GetTick>
 8008728:	4602      	mov	r2, r0
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	1ad3      	subs	r3, r2, r3
 800872e:	2b64      	cmp	r3, #100	; 0x64
 8008730:	d901      	bls.n	8008736 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008732:	2303      	movs	r3, #3
 8008734:	e1fa      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008736:	4b5d      	ldr	r3, [pc, #372]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d0f0      	beq.n	8008724 <HAL_RCC_OscConfig+0xe4>
 8008742:	e014      	b.n	800876e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008744:	f7fd fd60 	bl	8006208 <HAL_GetTick>
 8008748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800874a:	e008      	b.n	800875e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800874c:	f7fd fd5c 	bl	8006208 <HAL_GetTick>
 8008750:	4602      	mov	r2, r0
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	2b64      	cmp	r3, #100	; 0x64
 8008758:	d901      	bls.n	800875e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800875a:	2303      	movs	r3, #3
 800875c:	e1e6      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800875e:	4b53      	ldr	r3, [pc, #332]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1f0      	bne.n	800874c <HAL_RCC_OscConfig+0x10c>
 800876a:	e000      	b.n	800876e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800876c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f003 0302 	and.w	r3, r3, #2
 8008776:	2b00      	cmp	r3, #0
 8008778:	d063      	beq.n	8008842 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800877a:	4b4c      	ldr	r3, [pc, #304]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	f003 030c 	and.w	r3, r3, #12
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00b      	beq.n	800879e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008786:	4b49      	ldr	r3, [pc, #292]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	f003 030c 	and.w	r3, r3, #12
 800878e:	2b08      	cmp	r3, #8
 8008790:	d11c      	bne.n	80087cc <HAL_RCC_OscConfig+0x18c>
 8008792:	4b46      	ldr	r3, [pc, #280]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800879a:	2b00      	cmp	r3, #0
 800879c:	d116      	bne.n	80087cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800879e:	4b43      	ldr	r3, [pc, #268]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 0302 	and.w	r3, r3, #2
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d005      	beq.n	80087b6 <HAL_RCC_OscConfig+0x176>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	2b01      	cmp	r3, #1
 80087b0:	d001      	beq.n	80087b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e1ba      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087b6:	4b3d      	ldr	r3, [pc, #244]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	00db      	lsls	r3, r3, #3
 80087c4:	4939      	ldr	r1, [pc, #228]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80087c6:	4313      	orrs	r3, r2
 80087c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80087ca:	e03a      	b.n	8008842 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d020      	beq.n	8008816 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80087d4:	4b36      	ldr	r3, [pc, #216]	; (80088b0 <HAL_RCC_OscConfig+0x270>)
 80087d6:	2201      	movs	r2, #1
 80087d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087da:	f7fd fd15 	bl	8006208 <HAL_GetTick>
 80087de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087e0:	e008      	b.n	80087f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80087e2:	f7fd fd11 	bl	8006208 <HAL_GetTick>
 80087e6:	4602      	mov	r2, r0
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	1ad3      	subs	r3, r2, r3
 80087ec:	2b02      	cmp	r3, #2
 80087ee:	d901      	bls.n	80087f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80087f0:	2303      	movs	r3, #3
 80087f2:	e19b      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80087f4:	4b2d      	ldr	r3, [pc, #180]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d0f0      	beq.n	80087e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008800:	4b2a      	ldr	r3, [pc, #168]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	695b      	ldr	r3, [r3, #20]
 800880c:	00db      	lsls	r3, r3, #3
 800880e:	4927      	ldr	r1, [pc, #156]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008810:	4313      	orrs	r3, r2
 8008812:	600b      	str	r3, [r1, #0]
 8008814:	e015      	b.n	8008842 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008816:	4b26      	ldr	r3, [pc, #152]	; (80088b0 <HAL_RCC_OscConfig+0x270>)
 8008818:	2200      	movs	r2, #0
 800881a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800881c:	f7fd fcf4 	bl	8006208 <HAL_GetTick>
 8008820:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008822:	e008      	b.n	8008836 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008824:	f7fd fcf0 	bl	8006208 <HAL_GetTick>
 8008828:	4602      	mov	r2, r0
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	1ad3      	subs	r3, r2, r3
 800882e:	2b02      	cmp	r3, #2
 8008830:	d901      	bls.n	8008836 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008832:	2303      	movs	r3, #3
 8008834:	e17a      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008836:	4b1d      	ldr	r3, [pc, #116]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f003 0302 	and.w	r3, r3, #2
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1f0      	bne.n	8008824 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0308 	and.w	r3, r3, #8
 800884a:	2b00      	cmp	r3, #0
 800884c:	d03a      	beq.n	80088c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	699b      	ldr	r3, [r3, #24]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d019      	beq.n	800888a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008856:	4b17      	ldr	r3, [pc, #92]	; (80088b4 <HAL_RCC_OscConfig+0x274>)
 8008858:	2201      	movs	r2, #1
 800885a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800885c:	f7fd fcd4 	bl	8006208 <HAL_GetTick>
 8008860:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008864:	f7fd fcd0 	bl	8006208 <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e15a      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008876:	4b0d      	ldr	r3, [pc, #52]	; (80088ac <HAL_RCC_OscConfig+0x26c>)
 8008878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b00      	cmp	r3, #0
 8008880:	d0f0      	beq.n	8008864 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008882:	2001      	movs	r0, #1
 8008884:	f000 fad8 	bl	8008e38 <RCC_Delay>
 8008888:	e01c      	b.n	80088c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800888a:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <HAL_RCC_OscConfig+0x274>)
 800888c:	2200      	movs	r2, #0
 800888e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008890:	f7fd fcba 	bl	8006208 <HAL_GetTick>
 8008894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008896:	e00f      	b.n	80088b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008898:	f7fd fcb6 	bl	8006208 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d908      	bls.n	80088b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e140      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
 80088aa:	bf00      	nop
 80088ac:	40021000 	.word	0x40021000
 80088b0:	42420000 	.word	0x42420000
 80088b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80088b8:	4b9e      	ldr	r3, [pc, #632]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80088ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088bc:	f003 0302 	and.w	r3, r3, #2
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d1e9      	bne.n	8008898 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f003 0304 	and.w	r3, r3, #4
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f000 80a6 	beq.w	8008a1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80088d2:	2300      	movs	r3, #0
 80088d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088d6:	4b97      	ldr	r3, [pc, #604]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d10d      	bne.n	80088fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088e2:	4b94      	ldr	r3, [pc, #592]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	4a93      	ldr	r2, [pc, #588]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80088e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088ec:	61d3      	str	r3, [r2, #28]
 80088ee:	4b91      	ldr	r3, [pc, #580]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80088f0:	69db      	ldr	r3, [r3, #28]
 80088f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088f6:	60bb      	str	r3, [r7, #8]
 80088f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80088fa:	2301      	movs	r3, #1
 80088fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80088fe:	4b8e      	ldr	r3, [pc, #568]	; (8008b38 <HAL_RCC_OscConfig+0x4f8>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008906:	2b00      	cmp	r3, #0
 8008908:	d118      	bne.n	800893c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800890a:	4b8b      	ldr	r3, [pc, #556]	; (8008b38 <HAL_RCC_OscConfig+0x4f8>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a8a      	ldr	r2, [pc, #552]	; (8008b38 <HAL_RCC_OscConfig+0x4f8>)
 8008910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008914:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008916:	f7fd fc77 	bl	8006208 <HAL_GetTick>
 800891a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800891c:	e008      	b.n	8008930 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800891e:	f7fd fc73 	bl	8006208 <HAL_GetTick>
 8008922:	4602      	mov	r2, r0
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	1ad3      	subs	r3, r2, r3
 8008928:	2b64      	cmp	r3, #100	; 0x64
 800892a:	d901      	bls.n	8008930 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800892c:	2303      	movs	r3, #3
 800892e:	e0fd      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008930:	4b81      	ldr	r3, [pc, #516]	; (8008b38 <HAL_RCC_OscConfig+0x4f8>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008938:	2b00      	cmp	r3, #0
 800893a:	d0f0      	beq.n	800891e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	2b01      	cmp	r3, #1
 8008942:	d106      	bne.n	8008952 <HAL_RCC_OscConfig+0x312>
 8008944:	4b7b      	ldr	r3, [pc, #492]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008946:	6a1b      	ldr	r3, [r3, #32]
 8008948:	4a7a      	ldr	r2, [pc, #488]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800894a:	f043 0301 	orr.w	r3, r3, #1
 800894e:	6213      	str	r3, [r2, #32]
 8008950:	e02d      	b.n	80089ae <HAL_RCC_OscConfig+0x36e>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d10c      	bne.n	8008974 <HAL_RCC_OscConfig+0x334>
 800895a:	4b76      	ldr	r3, [pc, #472]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800895c:	6a1b      	ldr	r3, [r3, #32]
 800895e:	4a75      	ldr	r2, [pc, #468]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008960:	f023 0301 	bic.w	r3, r3, #1
 8008964:	6213      	str	r3, [r2, #32]
 8008966:	4b73      	ldr	r3, [pc, #460]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008968:	6a1b      	ldr	r3, [r3, #32]
 800896a:	4a72      	ldr	r2, [pc, #456]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800896c:	f023 0304 	bic.w	r3, r3, #4
 8008970:	6213      	str	r3, [r2, #32]
 8008972:	e01c      	b.n	80089ae <HAL_RCC_OscConfig+0x36e>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	2b05      	cmp	r3, #5
 800897a:	d10c      	bne.n	8008996 <HAL_RCC_OscConfig+0x356>
 800897c:	4b6d      	ldr	r3, [pc, #436]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800897e:	6a1b      	ldr	r3, [r3, #32]
 8008980:	4a6c      	ldr	r2, [pc, #432]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008982:	f043 0304 	orr.w	r3, r3, #4
 8008986:	6213      	str	r3, [r2, #32]
 8008988:	4b6a      	ldr	r3, [pc, #424]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800898a:	6a1b      	ldr	r3, [r3, #32]
 800898c:	4a69      	ldr	r2, [pc, #420]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800898e:	f043 0301 	orr.w	r3, r3, #1
 8008992:	6213      	str	r3, [r2, #32]
 8008994:	e00b      	b.n	80089ae <HAL_RCC_OscConfig+0x36e>
 8008996:	4b67      	ldr	r3, [pc, #412]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008998:	6a1b      	ldr	r3, [r3, #32]
 800899a:	4a66      	ldr	r2, [pc, #408]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 800899c:	f023 0301 	bic.w	r3, r3, #1
 80089a0:	6213      	str	r3, [r2, #32]
 80089a2:	4b64      	ldr	r3, [pc, #400]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	4a63      	ldr	r2, [pc, #396]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80089a8:	f023 0304 	bic.w	r3, r3, #4
 80089ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d015      	beq.n	80089e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089b6:	f7fd fc27 	bl	8006208 <HAL_GetTick>
 80089ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089bc:	e00a      	b.n	80089d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089be:	f7fd fc23 	bl	8006208 <HAL_GetTick>
 80089c2:	4602      	mov	r2, r0
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d901      	bls.n	80089d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80089d0:	2303      	movs	r3, #3
 80089d2:	e0ab      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80089d4:	4b57      	ldr	r3, [pc, #348]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 80089d6:	6a1b      	ldr	r3, [r3, #32]
 80089d8:	f003 0302 	and.w	r3, r3, #2
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d0ee      	beq.n	80089be <HAL_RCC_OscConfig+0x37e>
 80089e0:	e014      	b.n	8008a0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089e2:	f7fd fc11 	bl	8006208 <HAL_GetTick>
 80089e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80089e8:	e00a      	b.n	8008a00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089ea:	f7fd fc0d 	bl	8006208 <HAL_GetTick>
 80089ee:	4602      	mov	r2, r0
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	1ad3      	subs	r3, r2, r3
 80089f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d901      	bls.n	8008a00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80089fc:	2303      	movs	r3, #3
 80089fe:	e095      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008a00:	4b4c      	ldr	r3, [pc, #304]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a02:	6a1b      	ldr	r3, [r3, #32]
 8008a04:	f003 0302 	and.w	r3, r3, #2
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d1ee      	bne.n	80089ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008a0c:	7dfb      	ldrb	r3, [r7, #23]
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d105      	bne.n	8008a1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a12:	4b48      	ldr	r3, [pc, #288]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	4a47      	ldr	r2, [pc, #284]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	69db      	ldr	r3, [r3, #28]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f000 8081 	beq.w	8008b2a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008a28:	4b42      	ldr	r3, [pc, #264]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a2a:	685b      	ldr	r3, [r3, #4]
 8008a2c:	f003 030c 	and.w	r3, r3, #12
 8008a30:	2b08      	cmp	r3, #8
 8008a32:	d061      	beq.n	8008af8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	69db      	ldr	r3, [r3, #28]
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d146      	bne.n	8008aca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a3c:	4b3f      	ldr	r3, [pc, #252]	; (8008b3c <HAL_RCC_OscConfig+0x4fc>)
 8008a3e:	2200      	movs	r2, #0
 8008a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a42:	f7fd fbe1 	bl	8006208 <HAL_GetTick>
 8008a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008a48:	e008      	b.n	8008a5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a4a:	f7fd fbdd 	bl	8006208 <HAL_GetTick>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	1ad3      	subs	r3, r2, r3
 8008a54:	2b02      	cmp	r3, #2
 8008a56:	d901      	bls.n	8008a5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008a58:	2303      	movs	r3, #3
 8008a5a:	e067      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008a5c:	4b35      	ldr	r3, [pc, #212]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d1f0      	bne.n	8008a4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6a1b      	ldr	r3, [r3, #32]
 8008a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a70:	d108      	bne.n	8008a84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008a72:	4b30      	ldr	r3, [pc, #192]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	492d      	ldr	r1, [pc, #180]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a80:	4313      	orrs	r3, r2
 8008a82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a84:	4b2b      	ldr	r3, [pc, #172]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6a19      	ldr	r1, [r3, #32]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a94:	430b      	orrs	r3, r1
 8008a96:	4927      	ldr	r1, [pc, #156]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a9c:	4b27      	ldr	r3, [pc, #156]	; (8008b3c <HAL_RCC_OscConfig+0x4fc>)
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008aa2:	f7fd fbb1 	bl	8006208 <HAL_GetTick>
 8008aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008aa8:	e008      	b.n	8008abc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aaa:	f7fd fbad 	bl	8006208 <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d901      	bls.n	8008abc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	e037      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008abc:	4b1d      	ldr	r3, [pc, #116]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d0f0      	beq.n	8008aaa <HAL_RCC_OscConfig+0x46a>
 8008ac8:	e02f      	b.n	8008b2a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008aca:	4b1c      	ldr	r3, [pc, #112]	; (8008b3c <HAL_RCC_OscConfig+0x4fc>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ad0:	f7fd fb9a 	bl	8006208 <HAL_GetTick>
 8008ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008ad6:	e008      	b.n	8008aea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ad8:	f7fd fb96 	bl	8006208 <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d901      	bls.n	8008aea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e020      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008aea:	4b12      	ldr	r3, [pc, #72]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1f0      	bne.n	8008ad8 <HAL_RCC_OscConfig+0x498>
 8008af6:	e018      	b.n	8008b2a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	69db      	ldr	r3, [r3, #28]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d101      	bne.n	8008b04 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e013      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008b04:	4b0b      	ldr	r3, [pc, #44]	; (8008b34 <HAL_RCC_OscConfig+0x4f4>)
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a1b      	ldr	r3, [r3, #32]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d106      	bne.n	8008b26 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b22:	429a      	cmp	r2, r3
 8008b24:	d001      	beq.n	8008b2a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e000      	b.n	8008b2c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3718      	adds	r7, #24
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	40021000 	.word	0x40021000
 8008b38:	40007000 	.word	0x40007000
 8008b3c:	42420060 	.word	0x42420060

08008b40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d101      	bne.n	8008b54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e0d0      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008b54:	4b6a      	ldr	r3, [pc, #424]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 0307 	and.w	r3, r3, #7
 8008b5c:	683a      	ldr	r2, [r7, #0]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d910      	bls.n	8008b84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b62:	4b67      	ldr	r3, [pc, #412]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f023 0207 	bic.w	r2, r3, #7
 8008b6a:	4965      	ldr	r1, [pc, #404]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b72:	4b63      	ldr	r3, [pc, #396]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0307 	and.w	r3, r3, #7
 8008b7a:	683a      	ldr	r2, [r7, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d001      	beq.n	8008b84 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	e0b8      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f003 0302 	and.w	r3, r3, #2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d020      	beq.n	8008bd2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f003 0304 	and.w	r3, r3, #4
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d005      	beq.n	8008ba8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008b9c:	4b59      	ldr	r3, [pc, #356]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	4a58      	ldr	r2, [pc, #352]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008ba2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008ba6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 0308 	and.w	r3, r3, #8
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d005      	beq.n	8008bc0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008bb4:	4b53      	ldr	r3, [pc, #332]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	4a52      	ldr	r2, [pc, #328]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008bba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008bbe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008bc0:	4b50      	ldr	r3, [pc, #320]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	494d      	ldr	r1, [pc, #308]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d040      	beq.n	8008c60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d107      	bne.n	8008bf6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008be6:	4b47      	ldr	r3, [pc, #284]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d115      	bne.n	8008c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e07f      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d107      	bne.n	8008c0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008bfe:	4b41      	ldr	r3, [pc, #260]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d109      	bne.n	8008c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e073      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c0e:	4b3d      	ldr	r3, [pc, #244]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f003 0302 	and.w	r3, r3, #2
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e06b      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008c1e:	4b39      	ldr	r3, [pc, #228]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	f023 0203 	bic.w	r2, r3, #3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	4936      	ldr	r1, [pc, #216]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008c30:	f7fd faea 	bl	8006208 <HAL_GetTick>
 8008c34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c36:	e00a      	b.n	8008c4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c38:	f7fd fae6 	bl	8006208 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c46:	4293      	cmp	r3, r2
 8008c48:	d901      	bls.n	8008c4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008c4a:	2303      	movs	r3, #3
 8008c4c:	e053      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c4e:	4b2d      	ldr	r3, [pc, #180]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	f003 020c 	and.w	r2, r3, #12
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d1eb      	bne.n	8008c38 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008c60:	4b27      	ldr	r3, [pc, #156]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f003 0307 	and.w	r3, r3, #7
 8008c68:	683a      	ldr	r2, [r7, #0]
 8008c6a:	429a      	cmp	r2, r3
 8008c6c:	d210      	bcs.n	8008c90 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c6e:	4b24      	ldr	r3, [pc, #144]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f023 0207 	bic.w	r2, r3, #7
 8008c76:	4922      	ldr	r1, [pc, #136]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c7e:	4b20      	ldr	r3, [pc, #128]	; (8008d00 <HAL_RCC_ClockConfig+0x1c0>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f003 0307 	and.w	r3, r3, #7
 8008c86:	683a      	ldr	r2, [r7, #0]
 8008c88:	429a      	cmp	r2, r3
 8008c8a:	d001      	beq.n	8008c90 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e032      	b.n	8008cf6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 0304 	and.w	r3, r3, #4
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d008      	beq.n	8008cae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008c9c:	4b19      	ldr	r3, [pc, #100]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008c9e:	685b      	ldr	r3, [r3, #4]
 8008ca0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	4916      	ldr	r1, [pc, #88]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008caa:	4313      	orrs	r3, r2
 8008cac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d009      	beq.n	8008cce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008cba:	4b12      	ldr	r3, [pc, #72]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008cbc:	685b      	ldr	r3, [r3, #4]
 8008cbe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	691b      	ldr	r3, [r3, #16]
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	490e      	ldr	r1, [pc, #56]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008cce:	f000 f821 	bl	8008d14 <HAL_RCC_GetSysClockFreq>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	4b0b      	ldr	r3, [pc, #44]	; (8008d04 <HAL_RCC_ClockConfig+0x1c4>)
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	091b      	lsrs	r3, r3, #4
 8008cda:	f003 030f 	and.w	r3, r3, #15
 8008cde:	490a      	ldr	r1, [pc, #40]	; (8008d08 <HAL_RCC_ClockConfig+0x1c8>)
 8008ce0:	5ccb      	ldrb	r3, [r1, r3]
 8008ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ce6:	4a09      	ldr	r2, [pc, #36]	; (8008d0c <HAL_RCC_ClockConfig+0x1cc>)
 8008ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008cea:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <HAL_RCC_ClockConfig+0x1d0>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f7fd fa48 	bl	8006184 <HAL_InitTick>

  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	40022000 	.word	0x40022000
 8008d04:	40021000 	.word	0x40021000
 8008d08:	08011aa8 	.word	0x08011aa8
 8008d0c:	20000018 	.word	0x20000018
 8008d10:	2000001c 	.word	0x2000001c

08008d14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d14:	b490      	push	{r4, r7}
 8008d16:	b08a      	sub	sp, #40	; 0x28
 8008d18:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008d1a:	4b2a      	ldr	r3, [pc, #168]	; (8008dc4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008d1c:	1d3c      	adds	r4, r7, #4
 8008d1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008d20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008d24:	f240 2301 	movw	r3, #513	; 0x201
 8008d28:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	61fb      	str	r3, [r7, #28]
 8008d2e:	2300      	movs	r3, #0
 8008d30:	61bb      	str	r3, [r7, #24]
 8008d32:	2300      	movs	r3, #0
 8008d34:	627b      	str	r3, [r7, #36]	; 0x24
 8008d36:	2300      	movs	r3, #0
 8008d38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008d3e:	4b22      	ldr	r3, [pc, #136]	; (8008dc8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	f003 030c 	and.w	r3, r3, #12
 8008d4a:	2b04      	cmp	r3, #4
 8008d4c:	d002      	beq.n	8008d54 <HAL_RCC_GetSysClockFreq+0x40>
 8008d4e:	2b08      	cmp	r3, #8
 8008d50:	d003      	beq.n	8008d5a <HAL_RCC_GetSysClockFreq+0x46>
 8008d52:	e02d      	b.n	8008db0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008d54:	4b1d      	ldr	r3, [pc, #116]	; (8008dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d56:	623b      	str	r3, [r7, #32]
      break;
 8008d58:	e02d      	b.n	8008db6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	0c9b      	lsrs	r3, r3, #18
 8008d5e:	f003 030f 	and.w	r3, r3, #15
 8008d62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008d66:	4413      	add	r3, r2
 8008d68:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008d6c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d013      	beq.n	8008da0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008d78:	4b13      	ldr	r3, [pc, #76]	; (8008dc8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	0c5b      	lsrs	r3, r3, #17
 8008d7e:	f003 0301 	and.w	r3, r3, #1
 8008d82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008d86:	4413      	add	r3, r2
 8008d88:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008d8c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	4a0e      	ldr	r2, [pc, #56]	; (8008dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d92:	fb02 f203 	mul.w	r2, r2, r3
 8008d96:	69bb      	ldr	r3, [r7, #24]
 8008d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d9e:	e004      	b.n	8008daa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	4a0b      	ldr	r2, [pc, #44]	; (8008dd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008da4:	fb02 f303 	mul.w	r3, r2, r3
 8008da8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dac:	623b      	str	r3, [r7, #32]
      break;
 8008dae:	e002      	b.n	8008db6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008db0:	4b06      	ldr	r3, [pc, #24]	; (8008dcc <HAL_RCC_GetSysClockFreq+0xb8>)
 8008db2:	623b      	str	r3, [r7, #32]
      break;
 8008db4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008db6:	6a3b      	ldr	r3, [r7, #32]
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3728      	adds	r7, #40	; 0x28
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bc90      	pop	{r4, r7}
 8008dc0:	4770      	bx	lr
 8008dc2:	bf00      	nop
 8008dc4:	08011a98 	.word	0x08011a98
 8008dc8:	40021000 	.word	0x40021000
 8008dcc:	007a1200 	.word	0x007a1200
 8008dd0:	003d0900 	.word	0x003d0900

08008dd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008dd8:	4b02      	ldr	r3, [pc, #8]	; (8008de4 <HAL_RCC_GetHCLKFreq+0x10>)
 8008dda:	681b      	ldr	r3, [r3, #0]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	46bd      	mov	sp, r7
 8008de0:	bc80      	pop	{r7}
 8008de2:	4770      	bx	lr
 8008de4:	20000018 	.word	0x20000018

08008de8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008dec:	f7ff fff2 	bl	8008dd4 <HAL_RCC_GetHCLKFreq>
 8008df0:	4602      	mov	r2, r0
 8008df2:	4b05      	ldr	r3, [pc, #20]	; (8008e08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	0a1b      	lsrs	r3, r3, #8
 8008df8:	f003 0307 	and.w	r3, r3, #7
 8008dfc:	4903      	ldr	r1, [pc, #12]	; (8008e0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008dfe:	5ccb      	ldrb	r3, [r1, r3]
 8008e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	bd80      	pop	{r7, pc}
 8008e08:	40021000 	.word	0x40021000
 8008e0c:	08011ab8 	.word	0x08011ab8

08008e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008e14:	f7ff ffde 	bl	8008dd4 <HAL_RCC_GetHCLKFreq>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	4b05      	ldr	r3, [pc, #20]	; (8008e30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	0adb      	lsrs	r3, r3, #11
 8008e20:	f003 0307 	and.w	r3, r3, #7
 8008e24:	4903      	ldr	r1, [pc, #12]	; (8008e34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e26:	5ccb      	ldrb	r3, [r1, r3]
 8008e28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	bd80      	pop	{r7, pc}
 8008e30:	40021000 	.word	0x40021000
 8008e34:	08011ab8 	.word	0x08011ab8

08008e38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b085      	sub	sp, #20
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008e40:	4b0a      	ldr	r3, [pc, #40]	; (8008e6c <RCC_Delay+0x34>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a0a      	ldr	r2, [pc, #40]	; (8008e70 <RCC_Delay+0x38>)
 8008e46:	fba2 2303 	umull	r2, r3, r2, r3
 8008e4a:	0a5b      	lsrs	r3, r3, #9
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	fb02 f303 	mul.w	r3, r2, r3
 8008e52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008e54:	bf00      	nop
  }
  while (Delay --);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	1e5a      	subs	r2, r3, #1
 8008e5a:	60fa      	str	r2, [r7, #12]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d1f9      	bne.n	8008e54 <RCC_Delay+0x1c>
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	3714      	adds	r7, #20
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bc80      	pop	{r7}
 8008e6a:	4770      	bx	lr
 8008e6c:	20000018 	.word	0x20000018
 8008e70:	10624dd3 	.word	0x10624dd3

08008e74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e82:	2301      	movs	r3, #1
 8008e84:	e076      	b.n	8008f74 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d108      	bne.n	8008ea0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e96:	d009      	beq.n	8008eac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	61da      	str	r2, [r3, #28]
 8008e9e:	e005      	b.n	8008eac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008eb8:	b2db      	uxtb	r3, r3
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d106      	bne.n	8008ecc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f7fc fb3c 	bl	8005544 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2202      	movs	r2, #2
 8008ed0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ee2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	689b      	ldr	r3, [r3, #8]
 8008ef0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	68db      	ldr	r3, [r3, #12]
 8008efa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008efe:	431a      	orrs	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	f003 0302 	and.w	r3, r3, #2
 8008f08:	431a      	orrs	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	695b      	ldr	r3, [r3, #20]
 8008f0e:	f003 0301 	and.w	r3, r3, #1
 8008f12:	431a      	orrs	r2, r3
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	699b      	ldr	r3, [r3, #24]
 8008f18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008f1c:	431a      	orrs	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	69db      	ldr	r3, [r3, #28]
 8008f22:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008f26:	431a      	orrs	r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f30:	ea42 0103 	orr.w	r1, r2, r3
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f38:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	430a      	orrs	r2, r1
 8008f42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	699b      	ldr	r3, [r3, #24]
 8008f48:	0c1a      	lsrs	r2, r3, #16
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f002 0204 	and.w	r2, r2, #4
 8008f52:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	69da      	ldr	r2, [r3, #28]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f62:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2200      	movs	r2, #0
 8008f68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3708      	adds	r7, #8
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b088      	sub	sp, #32
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	603b      	str	r3, [r7, #0]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	d101      	bne.n	8008f9e <HAL_SPI_Transmit+0x22>
 8008f9a:	2302      	movs	r3, #2
 8008f9c:	e126      	b.n	80091ec <HAL_SPI_Transmit+0x270>
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2201      	movs	r2, #1
 8008fa2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008fa6:	f7fd f92f 	bl	8006208 <HAL_GetTick>
 8008faa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008fac:	88fb      	ldrh	r3, [r7, #6]
 8008fae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d002      	beq.n	8008fc2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008fc0:	e10b      	b.n	80091da <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d002      	beq.n	8008fce <HAL_SPI_Transmit+0x52>
 8008fc8:	88fb      	ldrh	r3, [r7, #6]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d102      	bne.n	8008fd4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008fd2:	e102      	b.n	80091da <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2203      	movs	r2, #3
 8008fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	68ba      	ldr	r2, [r7, #8]
 8008fe6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	88fa      	ldrh	r2, [r7, #6]
 8008fec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	88fa      	ldrh	r2, [r7, #6]
 8008ff2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800901a:	d10f      	bne.n	800903c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800902a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800903a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009046:	2b40      	cmp	r3, #64	; 0x40
 8009048:	d007      	beq.n	800905a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009058:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009062:	d14b      	bne.n	80090fc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d002      	beq.n	8009072 <HAL_SPI_Transmit+0xf6>
 800906c:	8afb      	ldrh	r3, [r7, #22]
 800906e:	2b01      	cmp	r3, #1
 8009070:	d13e      	bne.n	80090f0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009076:	881a      	ldrh	r2, [r3, #0]
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009082:	1c9a      	adds	r2, r3, #2
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	b29a      	uxth	r2, r3
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009096:	e02b      	b.n	80090f0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 0302 	and.w	r3, r3, #2
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d112      	bne.n	80090cc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090aa:	881a      	ldrh	r2, [r3, #0]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b6:	1c9a      	adds	r2, r3, #2
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	3b01      	subs	r3, #1
 80090c4:	b29a      	uxth	r2, r3
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	86da      	strh	r2, [r3, #54]	; 0x36
 80090ca:	e011      	b.n	80090f0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090cc:	f7fd f89c 	bl	8006208 <HAL_GetTick>
 80090d0:	4602      	mov	r2, r0
 80090d2:	69bb      	ldr	r3, [r7, #24]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	683a      	ldr	r2, [r7, #0]
 80090d8:	429a      	cmp	r2, r3
 80090da:	d803      	bhi.n	80090e4 <HAL_SPI_Transmit+0x168>
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e2:	d102      	bne.n	80090ea <HAL_SPI_Transmit+0x16e>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d102      	bne.n	80090f0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80090ea:	2303      	movs	r3, #3
 80090ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80090ee:	e074      	b.n	80091da <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1ce      	bne.n	8009098 <HAL_SPI_Transmit+0x11c>
 80090fa:	e04c      	b.n	8009196 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d002      	beq.n	800910a <HAL_SPI_Transmit+0x18e>
 8009104:	8afb      	ldrh	r3, [r7, #22]
 8009106:	2b01      	cmp	r3, #1
 8009108:	d140      	bne.n	800918c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	330c      	adds	r3, #12
 8009114:	7812      	ldrb	r2, [r2, #0]
 8009116:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911c:	1c5a      	adds	r2, r3, #1
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009126:	b29b      	uxth	r3, r3
 8009128:	3b01      	subs	r3, #1
 800912a:	b29a      	uxth	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009130:	e02c      	b.n	800918c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	f003 0302 	and.w	r3, r3, #2
 800913c:	2b02      	cmp	r3, #2
 800913e:	d113      	bne.n	8009168 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	330c      	adds	r3, #12
 800914a:	7812      	ldrb	r2, [r2, #0]
 800914c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009152:	1c5a      	adds	r2, r3, #1
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800915c:	b29b      	uxth	r3, r3
 800915e:	3b01      	subs	r3, #1
 8009160:	b29a      	uxth	r2, r3
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	86da      	strh	r2, [r3, #54]	; 0x36
 8009166:	e011      	b.n	800918c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009168:	f7fd f84e 	bl	8006208 <HAL_GetTick>
 800916c:	4602      	mov	r2, r0
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	683a      	ldr	r2, [r7, #0]
 8009174:	429a      	cmp	r2, r3
 8009176:	d803      	bhi.n	8009180 <HAL_SPI_Transmit+0x204>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917e:	d102      	bne.n	8009186 <HAL_SPI_Transmit+0x20a>
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d102      	bne.n	800918c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009186:	2303      	movs	r3, #3
 8009188:	77fb      	strb	r3, [r7, #31]
          goto error;
 800918a:	e026      	b.n	80091da <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009190:	b29b      	uxth	r3, r3
 8009192:	2b00      	cmp	r3, #0
 8009194:	d1cd      	bne.n	8009132 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009196:	69ba      	ldr	r2, [r7, #24]
 8009198:	6839      	ldr	r1, [r7, #0]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f000 fbb8 	bl	8009910 <SPI_EndRxTxTransaction>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d002      	beq.n	80091ac <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2220      	movs	r2, #32
 80091aa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10a      	bne.n	80091ca <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80091b4:	2300      	movs	r3, #0
 80091b6:	613b      	str	r3, [r7, #16]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	613b      	str	r3, [r7, #16]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	613b      	str	r3, [r7, #16]
 80091c8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d002      	beq.n	80091d8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	77fb      	strb	r3, [r7, #31]
 80091d6:	e000      	b.n	80091da <HAL_SPI_Transmit+0x25e>
  }

error:
 80091d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2201      	movs	r2, #1
 80091de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2200      	movs	r2, #0
 80091e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80091ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3720      	adds	r7, #32
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b088      	sub	sp, #32
 80091f8:	af02      	add	r7, sp, #8
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	603b      	str	r3, [r7, #0]
 8009200:	4613      	mov	r3, r2
 8009202:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009210:	d112      	bne.n	8009238 <HAL_SPI_Receive+0x44>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d10e      	bne.n	8009238 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2204      	movs	r2, #4
 800921e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009222:	88fa      	ldrh	r2, [r7, #6]
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	9300      	str	r3, [sp, #0]
 8009228:	4613      	mov	r3, r2
 800922a:	68ba      	ldr	r2, [r7, #8]
 800922c:	68b9      	ldr	r1, [r7, #8]
 800922e:	68f8      	ldr	r0, [r7, #12]
 8009230:	f000 f8f1 	bl	8009416 <HAL_SPI_TransmitReceive>
 8009234:	4603      	mov	r3, r0
 8009236:	e0ea      	b.n	800940e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800923e:	2b01      	cmp	r3, #1
 8009240:	d101      	bne.n	8009246 <HAL_SPI_Receive+0x52>
 8009242:	2302      	movs	r3, #2
 8009244:	e0e3      	b.n	800940e <HAL_SPI_Receive+0x21a>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2201      	movs	r2, #1
 800924a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800924e:	f7fc ffdb 	bl	8006208 <HAL_GetTick>
 8009252:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b01      	cmp	r3, #1
 800925e:	d002      	beq.n	8009266 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009260:	2302      	movs	r3, #2
 8009262:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009264:	e0ca      	b.n	80093fc <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d002      	beq.n	8009272 <HAL_SPI_Receive+0x7e>
 800926c:	88fb      	ldrh	r3, [r7, #6]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d102      	bne.n	8009278 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009276:	e0c1      	b.n	80093fc <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2204      	movs	r2, #4
 800927c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	68ba      	ldr	r2, [r7, #8]
 800928a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	88fa      	ldrh	r2, [r7, #6]
 8009290:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	88fa      	ldrh	r2, [r7, #6]
 8009296:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2200      	movs	r2, #0
 800929c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2200      	movs	r2, #0
 80092a2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2200      	movs	r2, #0
 80092a8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092be:	d10f      	bne.n	80092e0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80092de:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092ea:	2b40      	cmp	r3, #64	; 0x40
 80092ec:	d007      	beq.n	80092fe <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092fc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d162      	bne.n	80093cc <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009306:	e02e      	b.n	8009366 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f003 0301 	and.w	r3, r3, #1
 8009312:	2b01      	cmp	r3, #1
 8009314:	d115      	bne.n	8009342 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f103 020c 	add.w	r2, r3, #12
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009322:	7812      	ldrb	r2, [r2, #0]
 8009324:	b2d2      	uxtb	r2, r2
 8009326:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800932c:	1c5a      	adds	r2, r3, #1
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009336:	b29b      	uxth	r3, r3
 8009338:	3b01      	subs	r3, #1
 800933a:	b29a      	uxth	r2, r3
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009340:	e011      	b.n	8009366 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009342:	f7fc ff61 	bl	8006208 <HAL_GetTick>
 8009346:	4602      	mov	r2, r0
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	1ad3      	subs	r3, r2, r3
 800934c:	683a      	ldr	r2, [r7, #0]
 800934e:	429a      	cmp	r2, r3
 8009350:	d803      	bhi.n	800935a <HAL_SPI_Receive+0x166>
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009358:	d102      	bne.n	8009360 <HAL_SPI_Receive+0x16c>
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d102      	bne.n	8009366 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009360:	2303      	movs	r3, #3
 8009362:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009364:	e04a      	b.n	80093fc <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800936a:	b29b      	uxth	r3, r3
 800936c:	2b00      	cmp	r3, #0
 800936e:	d1cb      	bne.n	8009308 <HAL_SPI_Receive+0x114>
 8009370:	e031      	b.n	80093d6 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	f003 0301 	and.w	r3, r3, #1
 800937c:	2b01      	cmp	r3, #1
 800937e:	d113      	bne.n	80093a8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	68da      	ldr	r2, [r3, #12]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800938a:	b292      	uxth	r2, r2
 800938c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009392:	1c9a      	adds	r2, r3, #2
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800939c:	b29b      	uxth	r3, r3
 800939e:	3b01      	subs	r3, #1
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80093a6:	e011      	b.n	80093cc <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093a8:	f7fc ff2e 	bl	8006208 <HAL_GetTick>
 80093ac:	4602      	mov	r2, r0
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	683a      	ldr	r2, [r7, #0]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d803      	bhi.n	80093c0 <HAL_SPI_Receive+0x1cc>
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093be:	d102      	bne.n	80093c6 <HAL_SPI_Receive+0x1d2>
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d102      	bne.n	80093cc <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80093ca:	e017      	b.n	80093fc <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1cd      	bne.n	8009372 <HAL_SPI_Receive+0x17e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	6839      	ldr	r1, [r7, #0]
 80093da:	68f8      	ldr	r0, [r7, #12]
 80093dc:	f000 fa46 	bl	800986c <SPI_EndRxTransaction>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d002      	beq.n	80093ec <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2220      	movs	r2, #32
 80093ea:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d002      	beq.n	80093fa <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	75fb      	strb	r3, [r7, #23]
 80093f8:	e000      	b.n	80093fc <HAL_SPI_Receive+0x208>
  }

error :
 80093fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800940c:	7dfb      	ldrb	r3, [r7, #23]
}
 800940e:	4618      	mov	r0, r3
 8009410:	3718      	adds	r7, #24
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b08c      	sub	sp, #48	; 0x30
 800941a:	af00      	add	r7, sp, #0
 800941c:	60f8      	str	r0, [r7, #12]
 800941e:	60b9      	str	r1, [r7, #8]
 8009420:	607a      	str	r2, [r7, #4]
 8009422:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009424:	2301      	movs	r3, #1
 8009426:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009428:	2300      	movs	r3, #0
 800942a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009434:	2b01      	cmp	r3, #1
 8009436:	d101      	bne.n	800943c <HAL_SPI_TransmitReceive+0x26>
 8009438:	2302      	movs	r3, #2
 800943a:	e18a      	b.n	8009752 <HAL_SPI_TransmitReceive+0x33c>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009444:	f7fc fee0 	bl	8006208 <HAL_GetTick>
 8009448:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009450:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800945a:	887b      	ldrh	r3, [r7, #2]
 800945c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800945e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009462:	2b01      	cmp	r3, #1
 8009464:	d00f      	beq.n	8009486 <HAL_SPI_TransmitReceive+0x70>
 8009466:	69fb      	ldr	r3, [r7, #28]
 8009468:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800946c:	d107      	bne.n	800947e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	689b      	ldr	r3, [r3, #8]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d103      	bne.n	800947e <HAL_SPI_TransmitReceive+0x68>
 8009476:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800947a:	2b04      	cmp	r3, #4
 800947c:	d003      	beq.n	8009486 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800947e:	2302      	movs	r3, #2
 8009480:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009484:	e15b      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d005      	beq.n	8009498 <HAL_SPI_TransmitReceive+0x82>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d002      	beq.n	8009498 <HAL_SPI_TransmitReceive+0x82>
 8009492:	887b      	ldrh	r3, [r7, #2]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d103      	bne.n	80094a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800949e:	e14e      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b04      	cmp	r3, #4
 80094aa:	d003      	beq.n	80094b4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2205      	movs	r2, #5
 80094b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2200      	movs	r2, #0
 80094b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	887a      	ldrh	r2, [r7, #2]
 80094c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	887a      	ldrh	r2, [r7, #2]
 80094ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	68ba      	ldr	r2, [r7, #8]
 80094d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	887a      	ldrh	r2, [r7, #2]
 80094d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	887a      	ldrh	r2, [r7, #2]
 80094dc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2200      	movs	r2, #0
 80094e8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094f4:	2b40      	cmp	r3, #64	; 0x40
 80094f6:	d007      	beq.n	8009508 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009506:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009510:	d178      	bne.n	8009604 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d002      	beq.n	8009520 <HAL_SPI_TransmitReceive+0x10a>
 800951a:	8b7b      	ldrh	r3, [r7, #26]
 800951c:	2b01      	cmp	r3, #1
 800951e:	d166      	bne.n	80095ee <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009524:	881a      	ldrh	r2, [r3, #0]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009530:	1c9a      	adds	r2, r3, #2
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800953a:	b29b      	uxth	r3, r3
 800953c:	3b01      	subs	r3, #1
 800953e:	b29a      	uxth	r2, r3
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009544:	e053      	b.n	80095ee <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	f003 0302 	and.w	r3, r3, #2
 8009550:	2b02      	cmp	r3, #2
 8009552:	d11b      	bne.n	800958c <HAL_SPI_TransmitReceive+0x176>
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009558:	b29b      	uxth	r3, r3
 800955a:	2b00      	cmp	r3, #0
 800955c:	d016      	beq.n	800958c <HAL_SPI_TransmitReceive+0x176>
 800955e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009560:	2b01      	cmp	r3, #1
 8009562:	d113      	bne.n	800958c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009568:	881a      	ldrh	r2, [r3, #0]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009574:	1c9a      	adds	r2, r3, #2
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800957e:	b29b      	uxth	r3, r3
 8009580:	3b01      	subs	r3, #1
 8009582:	b29a      	uxth	r2, r3
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	689b      	ldr	r3, [r3, #8]
 8009592:	f003 0301 	and.w	r3, r3, #1
 8009596:	2b01      	cmp	r3, #1
 8009598:	d119      	bne.n	80095ce <HAL_SPI_TransmitReceive+0x1b8>
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800959e:	b29b      	uxth	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d014      	beq.n	80095ce <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	68da      	ldr	r2, [r3, #12]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ae:	b292      	uxth	r2, r2
 80095b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b6:	1c9a      	adds	r2, r3, #2
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3b01      	subs	r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095ca:	2301      	movs	r3, #1
 80095cc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80095ce:	f7fc fe1b 	bl	8006208 <HAL_GetTick>
 80095d2:	4602      	mov	r2, r0
 80095d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d6:	1ad3      	subs	r3, r2, r3
 80095d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095da:	429a      	cmp	r2, r3
 80095dc:	d807      	bhi.n	80095ee <HAL_SPI_TransmitReceive+0x1d8>
 80095de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095e4:	d003      	beq.n	80095ee <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80095e6:	2303      	movs	r3, #3
 80095e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80095ec:	e0a7      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1a6      	bne.n	8009546 <HAL_SPI_TransmitReceive+0x130>
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d1a1      	bne.n	8009546 <HAL_SPI_TransmitReceive+0x130>
 8009602:	e07c      	b.n	80096fe <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d002      	beq.n	8009612 <HAL_SPI_TransmitReceive+0x1fc>
 800960c:	8b7b      	ldrh	r3, [r7, #26]
 800960e:	2b01      	cmp	r3, #1
 8009610:	d16b      	bne.n	80096ea <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	330c      	adds	r3, #12
 800961c:	7812      	ldrb	r2, [r2, #0]
 800961e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009624:	1c5a      	adds	r2, r3, #1
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800962e:	b29b      	uxth	r3, r3
 8009630:	3b01      	subs	r3, #1
 8009632:	b29a      	uxth	r2, r3
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009638:	e057      	b.n	80096ea <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f003 0302 	and.w	r3, r3, #2
 8009644:	2b02      	cmp	r3, #2
 8009646:	d11c      	bne.n	8009682 <HAL_SPI_TransmitReceive+0x26c>
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800964c:	b29b      	uxth	r3, r3
 800964e:	2b00      	cmp	r3, #0
 8009650:	d017      	beq.n	8009682 <HAL_SPI_TransmitReceive+0x26c>
 8009652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009654:	2b01      	cmp	r3, #1
 8009656:	d114      	bne.n	8009682 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	330c      	adds	r3, #12
 8009662:	7812      	ldrb	r2, [r2, #0]
 8009664:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009674:	b29b      	uxth	r3, r3
 8009676:	3b01      	subs	r3, #1
 8009678:	b29a      	uxth	r2, r3
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800967e:	2300      	movs	r3, #0
 8009680:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	689b      	ldr	r3, [r3, #8]
 8009688:	f003 0301 	and.w	r3, r3, #1
 800968c:	2b01      	cmp	r3, #1
 800968e:	d119      	bne.n	80096c4 <HAL_SPI_TransmitReceive+0x2ae>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009694:	b29b      	uxth	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d014      	beq.n	80096c4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68da      	ldr	r2, [r3, #12]
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096a4:	b2d2      	uxtb	r2, r2
 80096a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ac:	1c5a      	adds	r2, r3, #1
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	3b01      	subs	r3, #1
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80096c0:	2301      	movs	r3, #1
 80096c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80096c4:	f7fc fda0 	bl	8006208 <HAL_GetTick>
 80096c8:	4602      	mov	r2, r0
 80096ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d803      	bhi.n	80096dc <HAL_SPI_TransmitReceive+0x2c6>
 80096d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096da:	d102      	bne.n	80096e2 <HAL_SPI_TransmitReceive+0x2cc>
 80096dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d103      	bne.n	80096ea <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80096e2:	2303      	movs	r3, #3
 80096e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80096e8:	e029      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1a2      	bne.n	800963a <HAL_SPI_TransmitReceive+0x224>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80096f8:	b29b      	uxth	r3, r3
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d19d      	bne.n	800963a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80096fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009700:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	f000 f904 	bl	8009910 <SPI_EndRxTxTransaction>
 8009708:	4603      	mov	r3, r0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d006      	beq.n	800971c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	2220      	movs	r2, #32
 8009718:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800971a:	e010      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d10b      	bne.n	800973c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009724:	2300      	movs	r3, #0
 8009726:	617b      	str	r3, [r7, #20]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	68db      	ldr	r3, [r3, #12]
 800972e:	617b      	str	r3, [r7, #20]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	617b      	str	r3, [r7, #20]
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	e000      	b.n	800973e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800973c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2201      	movs	r2, #1
 8009742:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800974e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009752:	4618      	mov	r0, r3
 8009754:	3730      	adds	r7, #48	; 0x30
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
	...

0800975c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b088      	sub	sp, #32
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	603b      	str	r3, [r7, #0]
 8009768:	4613      	mov	r3, r2
 800976a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800976c:	f7fc fd4c 	bl	8006208 <HAL_GetTick>
 8009770:	4602      	mov	r2, r0
 8009772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009774:	1a9b      	subs	r3, r3, r2
 8009776:	683a      	ldr	r2, [r7, #0]
 8009778:	4413      	add	r3, r2
 800977a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800977c:	f7fc fd44 	bl	8006208 <HAL_GetTick>
 8009780:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009782:	4b39      	ldr	r3, [pc, #228]	; (8009868 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	015b      	lsls	r3, r3, #5
 8009788:	0d1b      	lsrs	r3, r3, #20
 800978a:	69fa      	ldr	r2, [r7, #28]
 800978c:	fb02 f303 	mul.w	r3, r2, r3
 8009790:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009792:	e054      	b.n	800983e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979a:	d050      	beq.n	800983e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800979c:	f7fc fd34 	bl	8006208 <HAL_GetTick>
 80097a0:	4602      	mov	r2, r0
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	69fa      	ldr	r2, [r7, #28]
 80097a8:	429a      	cmp	r2, r3
 80097aa:	d902      	bls.n	80097b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d13d      	bne.n	800982e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	685a      	ldr	r2, [r3, #4]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80097c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	685b      	ldr	r3, [r3, #4]
 80097c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097ca:	d111      	bne.n	80097f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	689b      	ldr	r3, [r3, #8]
 80097d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097d4:	d004      	beq.n	80097e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80097de:	d107      	bne.n	80097f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097f8:	d10f      	bne.n	800981a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009818:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2201      	movs	r2, #1
 800981e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800982a:	2303      	movs	r3, #3
 800982c:	e017      	b.n	800985e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	3b01      	subs	r3, #1
 800983c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	689a      	ldr	r2, [r3, #8]
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	4013      	ands	r3, r2
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	429a      	cmp	r2, r3
 800984c:	bf0c      	ite	eq
 800984e:	2301      	moveq	r3, #1
 8009850:	2300      	movne	r3, #0
 8009852:	b2db      	uxtb	r3, r3
 8009854:	461a      	mov	r2, r3
 8009856:	79fb      	ldrb	r3, [r7, #7]
 8009858:	429a      	cmp	r2, r3
 800985a:	d19b      	bne.n	8009794 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3720      	adds	r7, #32
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	20000018 	.word	0x20000018

0800986c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af02      	add	r7, sp, #8
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009880:	d111      	bne.n	80098a6 <SPI_EndRxTransaction+0x3a>
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800988a:	d004      	beq.n	8009896 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	689b      	ldr	r3, [r3, #8]
 8009890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009894:	d107      	bne.n	80098a6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098a4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80098ae:	d117      	bne.n	80098e0 <SPI_EndRxTransaction+0x74>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098b8:	d112      	bne.n	80098e0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	9300      	str	r3, [sp, #0]
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	2200      	movs	r2, #0
 80098c2:	2101      	movs	r1, #1
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f7ff ff49 	bl	800975c <SPI_WaitFlagStateUntilTimeout>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d01a      	beq.n	8009906 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098d4:	f043 0220 	orr.w	r2, r3, #32
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80098dc:	2303      	movs	r3, #3
 80098de:	e013      	b.n	8009908 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	2200      	movs	r2, #0
 80098e8:	2180      	movs	r1, #128	; 0x80
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f7ff ff36 	bl	800975c <SPI_WaitFlagStateUntilTimeout>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d007      	beq.n	8009906 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098fa:	f043 0220 	orr.w	r2, r3, #32
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009902:	2303      	movs	r3, #3
 8009904:	e000      	b.n	8009908 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3710      	adds	r7, #16
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af02      	add	r7, sp, #8
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	9300      	str	r3, [sp, #0]
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	2200      	movs	r2, #0
 8009924:	2180      	movs	r1, #128	; 0x80
 8009926:	68f8      	ldr	r0, [r7, #12]
 8009928:	f7ff ff18 	bl	800975c <SPI_WaitFlagStateUntilTimeout>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d007      	beq.n	8009942 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009936:	f043 0220 	orr.w	r2, r3, #32
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800993e:	2303      	movs	r3, #3
 8009940:	e000      	b.n	8009944 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8009942:	2300      	movs	r3, #0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3710      	adds	r7, #16
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d101      	bne.n	800995e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800995a:	2301      	movs	r3, #1
 800995c:	e041      	b.n	80099e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009964:	b2db      	uxtb	r3, r3
 8009966:	2b00      	cmp	r3, #0
 8009968:	d106      	bne.n	8009978 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7fc f964 	bl	8005c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2202      	movs	r2, #2
 800997c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	3304      	adds	r3, #4
 8009988:	4619      	mov	r1, r3
 800998a:	4610      	mov	r0, r2
 800998c:	f000 fe98 	bl	800a6c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
	...

080099ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b085      	sub	sp, #20
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d001      	beq.n	8009a04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e032      	b.n	8009a6a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2202      	movs	r2, #2
 8009a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a18      	ldr	r2, [pc, #96]	; (8009a74 <HAL_TIM_Base_Start+0x88>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d00e      	beq.n	8009a34 <HAL_TIM_Base_Start+0x48>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a1e:	d009      	beq.n	8009a34 <HAL_TIM_Base_Start+0x48>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	4a14      	ldr	r2, [pc, #80]	; (8009a78 <HAL_TIM_Base_Start+0x8c>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d004      	beq.n	8009a34 <HAL_TIM_Base_Start+0x48>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a13      	ldr	r2, [pc, #76]	; (8009a7c <HAL_TIM_Base_Start+0x90>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d111      	bne.n	8009a58 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	f003 0307 	and.w	r3, r3, #7
 8009a3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2b06      	cmp	r3, #6
 8009a44:	d010      	beq.n	8009a68 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f042 0201 	orr.w	r2, r2, #1
 8009a54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a56:	e007      	b.n	8009a68 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f042 0201 	orr.w	r2, r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3714      	adds	r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bc80      	pop	{r7}
 8009a72:	4770      	bx	lr
 8009a74:	40012c00 	.word	0x40012c00
 8009a78:	40000400 	.word	0x40000400
 8009a7c:	40000800 	.word	0x40000800

08009a80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d001      	beq.n	8009a98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	e03a      	b.n	8009b0e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2202      	movs	r2, #2
 8009a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	68da      	ldr	r2, [r3, #12]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f042 0201 	orr.w	r2, r2, #1
 8009aae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a18      	ldr	r2, [pc, #96]	; (8009b18 <HAL_TIM_Base_Start_IT+0x98>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d00e      	beq.n	8009ad8 <HAL_TIM_Base_Start_IT+0x58>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ac2:	d009      	beq.n	8009ad8 <HAL_TIM_Base_Start_IT+0x58>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a14      	ldr	r2, [pc, #80]	; (8009b1c <HAL_TIM_Base_Start_IT+0x9c>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d004      	beq.n	8009ad8 <HAL_TIM_Base_Start_IT+0x58>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	4a13      	ldr	r2, [pc, #76]	; (8009b20 <HAL_TIM_Base_Start_IT+0xa0>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d111      	bne.n	8009afc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f003 0307 	and.w	r3, r3, #7
 8009ae2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2b06      	cmp	r3, #6
 8009ae8:	d010      	beq.n	8009b0c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	f042 0201 	orr.w	r2, r2, #1
 8009af8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009afa:	e007      	b.n	8009b0c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 0201 	orr.w	r2, r2, #1
 8009b0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3714      	adds	r7, #20
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bc80      	pop	{r7}
 8009b16:	4770      	bx	lr
 8009b18:	40012c00 	.word	0x40012c00
 8009b1c:	40000400 	.word	0x40000400
 8009b20:	40000800 	.word	0x40000800

08009b24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b082      	sub	sp, #8
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d101      	bne.n	8009b36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	e041      	b.n	8009bba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b3c:	b2db      	uxtb	r3, r3
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d106      	bne.n	8009b50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f7fc f85a 	bl	8005c04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2202      	movs	r2, #2
 8009b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	3304      	adds	r3, #4
 8009b60:	4619      	mov	r1, r3
 8009b62:	4610      	mov	r0, r2
 8009b64:	f000 fdac 	bl	800a6c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2201      	movs	r2, #1
 8009bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009bb8:	2300      	movs	r3, #0
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3708      	adds	r7, #8
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
	...

08009bc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d109      	bne.n	8009be8 <HAL_TIM_PWM_Start+0x24>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	2b01      	cmp	r3, #1
 8009bde:	bf14      	ite	ne
 8009be0:	2301      	movne	r3, #1
 8009be2:	2300      	moveq	r3, #0
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	e022      	b.n	8009c2e <HAL_TIM_PWM_Start+0x6a>
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	2b04      	cmp	r3, #4
 8009bec:	d109      	bne.n	8009c02 <HAL_TIM_PWM_Start+0x3e>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	bf14      	ite	ne
 8009bfa:	2301      	movne	r3, #1
 8009bfc:	2300      	moveq	r3, #0
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	e015      	b.n	8009c2e <HAL_TIM_PWM_Start+0x6a>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b08      	cmp	r3, #8
 8009c06:	d109      	bne.n	8009c1c <HAL_TIM_PWM_Start+0x58>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c0e:	b2db      	uxtb	r3, r3
 8009c10:	2b01      	cmp	r3, #1
 8009c12:	bf14      	ite	ne
 8009c14:	2301      	movne	r3, #1
 8009c16:	2300      	moveq	r3, #0
 8009c18:	b2db      	uxtb	r3, r3
 8009c1a:	e008      	b.n	8009c2e <HAL_TIM_PWM_Start+0x6a>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	bf14      	ite	ne
 8009c28:	2301      	movne	r3, #1
 8009c2a:	2300      	moveq	r3, #0
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d001      	beq.n	8009c36 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	e05e      	b.n	8009cf4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d104      	bne.n	8009c46 <HAL_TIM_PWM_Start+0x82>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2202      	movs	r2, #2
 8009c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c44:	e013      	b.n	8009c6e <HAL_TIM_PWM_Start+0xaa>
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	2b04      	cmp	r3, #4
 8009c4a:	d104      	bne.n	8009c56 <HAL_TIM_PWM_Start+0x92>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2202      	movs	r2, #2
 8009c50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c54:	e00b      	b.n	8009c6e <HAL_TIM_PWM_Start+0xaa>
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b08      	cmp	r3, #8
 8009c5a:	d104      	bne.n	8009c66 <HAL_TIM_PWM_Start+0xa2>
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2202      	movs	r2, #2
 8009c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c64:	e003      	b.n	8009c6e <HAL_TIM_PWM_Start+0xaa>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2202      	movs	r2, #2
 8009c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	2201      	movs	r2, #1
 8009c74:	6839      	ldr	r1, [r7, #0]
 8009c76:	4618      	mov	r0, r3
 8009c78:	f001 f8af 	bl	800adda <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a1e      	ldr	r2, [pc, #120]	; (8009cfc <HAL_TIM_PWM_Start+0x138>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d107      	bne.n	8009c96 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009c94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a18      	ldr	r2, [pc, #96]	; (8009cfc <HAL_TIM_PWM_Start+0x138>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d00e      	beq.n	8009cbe <HAL_TIM_PWM_Start+0xfa>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ca8:	d009      	beq.n	8009cbe <HAL_TIM_PWM_Start+0xfa>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a14      	ldr	r2, [pc, #80]	; (8009d00 <HAL_TIM_PWM_Start+0x13c>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d004      	beq.n	8009cbe <HAL_TIM_PWM_Start+0xfa>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a12      	ldr	r2, [pc, #72]	; (8009d04 <HAL_TIM_PWM_Start+0x140>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d111      	bne.n	8009ce2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f003 0307 	and.w	r3, r3, #7
 8009cc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2b06      	cmp	r3, #6
 8009cce:	d010      	beq.n	8009cf2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f042 0201 	orr.w	r2, r2, #1
 8009cde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ce0:	e007      	b.n	8009cf2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f042 0201 	orr.w	r2, r2, #1
 8009cf0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	40012c00 	.word	0x40012c00
 8009d00:	40000400 	.word	0x40000400
 8009d04:	40000800 	.word	0x40000800

08009d08 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d101      	bne.n	8009d1a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009d16:	2301      	movs	r3, #1
 8009d18:	e041      	b.n	8009d9e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d106      	bne.n	8009d34 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 f839 	bl	8009da6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2202      	movs	r2, #2
 8009d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681a      	ldr	r2, [r3, #0]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	3304      	adds	r3, #4
 8009d44:	4619      	mov	r1, r3
 8009d46:	4610      	mov	r0, r2
 8009d48:	f000 fcba 	bl	800a6c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2201      	movs	r2, #1
 8009d50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2201      	movs	r2, #1
 8009d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2201      	movs	r2, #1
 8009d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2201      	movs	r2, #1
 8009d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2201      	movs	r2, #1
 8009d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2201      	movs	r2, #1
 8009d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2201      	movs	r2, #1
 8009d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2201      	movs	r2, #1
 8009d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009d9c:	2300      	movs	r3, #0
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3708      	adds	r7, #8
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}

08009da6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b083      	sub	sp, #12
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009dae:	bf00      	nop
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bc80      	pop	{r7}
 8009db6:	4770      	bx	lr

08009db8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d104      	bne.n	8009dd2 <HAL_TIM_IC_Start_IT+0x1a>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009dce:	b2db      	uxtb	r3, r3
 8009dd0:	e013      	b.n	8009dfa <HAL_TIM_IC_Start_IT+0x42>
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d104      	bne.n	8009de2 <HAL_TIM_IC_Start_IT+0x2a>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	e00b      	b.n	8009dfa <HAL_TIM_IC_Start_IT+0x42>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	2b08      	cmp	r3, #8
 8009de6:	d104      	bne.n	8009df2 <HAL_TIM_IC_Start_IT+0x3a>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	e003      	b.n	8009dfa <HAL_TIM_IC_Start_IT+0x42>
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d104      	bne.n	8009e0c <HAL_TIM_IC_Start_IT+0x54>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	e013      	b.n	8009e34 <HAL_TIM_IC_Start_IT+0x7c>
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	2b04      	cmp	r3, #4
 8009e10:	d104      	bne.n	8009e1c <HAL_TIM_IC_Start_IT+0x64>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	e00b      	b.n	8009e34 <HAL_TIM_IC_Start_IT+0x7c>
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	2b08      	cmp	r3, #8
 8009e20:	d104      	bne.n	8009e2c <HAL_TIM_IC_Start_IT+0x74>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	e003      	b.n	8009e34 <HAL_TIM_IC_Start_IT+0x7c>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d102      	bne.n	8009e42 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009e3c:	7bbb      	ldrb	r3, [r7, #14]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d001      	beq.n	8009e46 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	e0b3      	b.n	8009fae <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d104      	bne.n	8009e56 <HAL_TIM_IC_Start_IT+0x9e>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2202      	movs	r2, #2
 8009e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e54:	e013      	b.n	8009e7e <HAL_TIM_IC_Start_IT+0xc6>
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	2b04      	cmp	r3, #4
 8009e5a:	d104      	bne.n	8009e66 <HAL_TIM_IC_Start_IT+0xae>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2202      	movs	r2, #2
 8009e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009e64:	e00b      	b.n	8009e7e <HAL_TIM_IC_Start_IT+0xc6>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	2b08      	cmp	r3, #8
 8009e6a:	d104      	bne.n	8009e76 <HAL_TIM_IC_Start_IT+0xbe>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2202      	movs	r2, #2
 8009e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009e74:	e003      	b.n	8009e7e <HAL_TIM_IC_Start_IT+0xc6>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2202      	movs	r2, #2
 8009e7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d104      	bne.n	8009e8e <HAL_TIM_IC_Start_IT+0xd6>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2202      	movs	r2, #2
 8009e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009e8c:	e013      	b.n	8009eb6 <HAL_TIM_IC_Start_IT+0xfe>
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	2b04      	cmp	r3, #4
 8009e92:	d104      	bne.n	8009e9e <HAL_TIM_IC_Start_IT+0xe6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2202      	movs	r2, #2
 8009e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009e9c:	e00b      	b.n	8009eb6 <HAL_TIM_IC_Start_IT+0xfe>
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	2b08      	cmp	r3, #8
 8009ea2:	d104      	bne.n	8009eae <HAL_TIM_IC_Start_IT+0xf6>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	2202      	movs	r2, #2
 8009ea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009eac:	e003      	b.n	8009eb6 <HAL_TIM_IC_Start_IT+0xfe>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2202      	movs	r2, #2
 8009eb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	2b0c      	cmp	r3, #12
 8009eba:	d841      	bhi.n	8009f40 <HAL_TIM_IC_Start_IT+0x188>
 8009ebc:	a201      	add	r2, pc, #4	; (adr r2, 8009ec4 <HAL_TIM_IC_Start_IT+0x10c>)
 8009ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ec2:	bf00      	nop
 8009ec4:	08009ef9 	.word	0x08009ef9
 8009ec8:	08009f41 	.word	0x08009f41
 8009ecc:	08009f41 	.word	0x08009f41
 8009ed0:	08009f41 	.word	0x08009f41
 8009ed4:	08009f0b 	.word	0x08009f0b
 8009ed8:	08009f41 	.word	0x08009f41
 8009edc:	08009f41 	.word	0x08009f41
 8009ee0:	08009f41 	.word	0x08009f41
 8009ee4:	08009f1d 	.word	0x08009f1d
 8009ee8:	08009f41 	.word	0x08009f41
 8009eec:	08009f41 	.word	0x08009f41
 8009ef0:	08009f41 	.word	0x08009f41
 8009ef4:	08009f2f 	.word	0x08009f2f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	68da      	ldr	r2, [r3, #12]
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f042 0202 	orr.w	r2, r2, #2
 8009f06:	60da      	str	r2, [r3, #12]
      break;
 8009f08:	e01b      	b.n	8009f42 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	68da      	ldr	r2, [r3, #12]
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f042 0204 	orr.w	r2, r2, #4
 8009f18:	60da      	str	r2, [r3, #12]
      break;
 8009f1a:	e012      	b.n	8009f42 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	68da      	ldr	r2, [r3, #12]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f042 0208 	orr.w	r2, r2, #8
 8009f2a:	60da      	str	r2, [r3, #12]
      break;
 8009f2c:	e009      	b.n	8009f42 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f042 0210 	orr.w	r2, r2, #16
 8009f3c:	60da      	str	r2, [r3, #12]
      break;
 8009f3e:	e000      	b.n	8009f42 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8009f40:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	2201      	movs	r2, #1
 8009f48:	6839      	ldr	r1, [r7, #0]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f000 ff45 	bl	800adda <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	4a18      	ldr	r2, [pc, #96]	; (8009fb8 <HAL_TIM_IC_Start_IT+0x200>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d00e      	beq.n	8009f78 <HAL_TIM_IC_Start_IT+0x1c0>
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f62:	d009      	beq.n	8009f78 <HAL_TIM_IC_Start_IT+0x1c0>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a14      	ldr	r2, [pc, #80]	; (8009fbc <HAL_TIM_IC_Start_IT+0x204>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d004      	beq.n	8009f78 <HAL_TIM_IC_Start_IT+0x1c0>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a13      	ldr	r2, [pc, #76]	; (8009fc0 <HAL_TIM_IC_Start_IT+0x208>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d111      	bne.n	8009f9c <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	f003 0307 	and.w	r3, r3, #7
 8009f82:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	2b06      	cmp	r3, #6
 8009f88:	d010      	beq.n	8009fac <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f042 0201 	orr.w	r2, r2, #1
 8009f98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f9a:	e007      	b.n	8009fac <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f042 0201 	orr.w	r2, r2, #1
 8009faa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3710      	adds	r7, #16
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	40012c00 	.word	0x40012c00
 8009fbc:	40000400 	.word	0x40000400
 8009fc0:	40000800 	.word	0x40000800

08009fc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	f003 0302 	and.w	r3, r3, #2
 8009fd6:	2b02      	cmp	r3, #2
 8009fd8:	d122      	bne.n	800a020 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	f003 0302 	and.w	r3, r3, #2
 8009fe4:	2b02      	cmp	r3, #2
 8009fe6:	d11b      	bne.n	800a020 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f06f 0202 	mvn.w	r2, #2
 8009ff0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	699b      	ldr	r3, [r3, #24]
 8009ffe:	f003 0303 	and.w	r3, r3, #3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d003      	beq.n	800a00e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7fa f9e2 	bl	80043d0 <HAL_TIM_IC_CaptureCallback>
 800a00c:	e005      	b.n	800a01a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 fb3a 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fb40 	bl	800a69a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	f003 0304 	and.w	r3, r3, #4
 800a02a:	2b04      	cmp	r3, #4
 800a02c:	d122      	bne.n	800a074 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f003 0304 	and.w	r3, r3, #4
 800a038:	2b04      	cmp	r3, #4
 800a03a:	d11b      	bne.n	800a074 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f06f 0204 	mvn.w	r2, #4
 800a044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2202      	movs	r2, #2
 800a04a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a056:	2b00      	cmp	r3, #0
 800a058:	d003      	beq.n	800a062 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f7fa f9b8 	bl	80043d0 <HAL_TIM_IC_CaptureCallback>
 800a060:	e005      	b.n	800a06e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 fb10 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fb16 	bl	800a69a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	f003 0308 	and.w	r3, r3, #8
 800a07e:	2b08      	cmp	r3, #8
 800a080:	d122      	bne.n	800a0c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	f003 0308 	and.w	r3, r3, #8
 800a08c:	2b08      	cmp	r3, #8
 800a08e:	d11b      	bne.n	800a0c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f06f 0208 	mvn.w	r2, #8
 800a098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2204      	movs	r2, #4
 800a09e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	69db      	ldr	r3, [r3, #28]
 800a0a6:	f003 0303 	and.w	r3, r3, #3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f7fa f98e 	bl	80043d0 <HAL_TIM_IC_CaptureCallback>
 800a0b4:	e005      	b.n	800a0c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fae6 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 faec 	bl	800a69a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	f003 0310 	and.w	r3, r3, #16
 800a0d2:	2b10      	cmp	r3, #16
 800a0d4:	d122      	bne.n	800a11c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	f003 0310 	and.w	r3, r3, #16
 800a0e0:	2b10      	cmp	r3, #16
 800a0e2:	d11b      	bne.n	800a11c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f06f 0210 	mvn.w	r2, #16
 800a0ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2208      	movs	r2, #8
 800a0f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	69db      	ldr	r3, [r3, #28]
 800a0fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d003      	beq.n	800a10a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f7fa f964 	bl	80043d0 <HAL_TIM_IC_CaptureCallback>
 800a108:	e005      	b.n	800a116 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 fabc 	bl	800a688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fac2 	bl	800a69a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	f003 0301 	and.w	r3, r3, #1
 800a126:	2b01      	cmp	r3, #1
 800a128:	d10e      	bne.n	800a148 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	f003 0301 	and.w	r3, r3, #1
 800a134:	2b01      	cmp	r3, #1
 800a136:	d107      	bne.n	800a148 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f06f 0201 	mvn.w	r2, #1
 800a140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f7f9 fbd0 	bl	80038e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	691b      	ldr	r3, [r3, #16]
 800a14e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a152:	2b80      	cmp	r3, #128	; 0x80
 800a154:	d10e      	bne.n	800a174 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	68db      	ldr	r3, [r3, #12]
 800a15c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a160:	2b80      	cmp	r3, #128	; 0x80
 800a162:	d107      	bne.n	800a174 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a16c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 ffae 	bl	800b0d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a17e:	2b40      	cmp	r3, #64	; 0x40
 800a180:	d10e      	bne.n	800a1a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a18c:	2b40      	cmp	r3, #64	; 0x40
 800a18e:	d107      	bne.n	800a1a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 fa86 	bl	800a6ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	f003 0320 	and.w	r3, r3, #32
 800a1aa:	2b20      	cmp	r3, #32
 800a1ac:	d10e      	bne.n	800a1cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	f003 0320 	and.w	r3, r3, #32
 800a1b8:	2b20      	cmp	r3, #32
 800a1ba:	d107      	bne.n	800a1cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f06f 0220 	mvn.w	r2, #32
 800a1c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a1c6:	6878      	ldr	r0, [r7, #4]
 800a1c8:	f000 ff79 	bl	800b0be <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a1cc:	bf00      	nop
 800a1ce:	3708      	adds	r7, #8
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b084      	sub	sp, #16
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1e6:	2b01      	cmp	r3, #1
 800a1e8:	d101      	bne.n	800a1ee <HAL_TIM_IC_ConfigChannel+0x1a>
 800a1ea:	2302      	movs	r3, #2
 800a1ec:	e082      	b.n	800a2f4 <HAL_TIM_IC_ConfigChannel+0x120>
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d11b      	bne.n	800a234 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6818      	ldr	r0, [r3, #0]
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	6819      	ldr	r1, [r3, #0]
 800a204:	68bb      	ldr	r3, [r7, #8]
 800a206:	685a      	ldr	r2, [r3, #4]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f000 fc42 	bl	800aa94 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	699a      	ldr	r2, [r3, #24]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	f022 020c 	bic.w	r2, r2, #12
 800a21e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6999      	ldr	r1, [r3, #24]
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	689a      	ldr	r2, [r3, #8]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	430a      	orrs	r2, r1
 800a230:	619a      	str	r2, [r3, #24]
 800a232:	e05a      	b.n	800a2ea <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b04      	cmp	r3, #4
 800a238:	d11c      	bne.n	800a274 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	6818      	ldr	r0, [r3, #0]
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	6819      	ldr	r1, [r3, #0]
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	685a      	ldr	r2, [r3, #4]
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	f000 fcab 	bl	800aba4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	699a      	ldr	r2, [r3, #24]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a25c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	6999      	ldr	r1, [r3, #24]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	021a      	lsls	r2, r3, #8
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	430a      	orrs	r2, r1
 800a270:	619a      	str	r2, [r3, #24]
 800a272:	e03a      	b.n	800a2ea <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2b08      	cmp	r3, #8
 800a278:	d11b      	bne.n	800a2b2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6818      	ldr	r0, [r3, #0]
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	6819      	ldr	r1, [r3, #0]
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	685a      	ldr	r2, [r3, #4]
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	f000 fcf6 	bl	800ac7a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	69da      	ldr	r2, [r3, #28]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 020c 	bic.w	r2, r2, #12
 800a29c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	69d9      	ldr	r1, [r3, #28]
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	689a      	ldr	r2, [r3, #8]
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	430a      	orrs	r2, r1
 800a2ae:	61da      	str	r2, [r3, #28]
 800a2b0:	e01b      	b.n	800a2ea <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6818      	ldr	r0, [r3, #0]
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	6819      	ldr	r1, [r3, #0]
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	685a      	ldr	r2, [r3, #4]
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	f000 fd15 	bl	800acf0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	69da      	ldr	r2, [r3, #28]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a2d4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	69d9      	ldr	r1, [r3, #28]
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	021a      	lsls	r2, r3, #8
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	430a      	orrs	r2, r1
 800a2e8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3710      	adds	r7, #16
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a30e:	2b01      	cmp	r3, #1
 800a310:	d101      	bne.n	800a316 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a312:	2302      	movs	r3, #2
 800a314:	e0ac      	b.n	800a470 <HAL_TIM_PWM_ConfigChannel+0x174>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	2201      	movs	r2, #1
 800a31a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2b0c      	cmp	r3, #12
 800a322:	f200 809f 	bhi.w	800a464 <HAL_TIM_PWM_ConfigChannel+0x168>
 800a326:	a201      	add	r2, pc, #4	; (adr r2, 800a32c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800a328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a32c:	0800a361 	.word	0x0800a361
 800a330:	0800a465 	.word	0x0800a465
 800a334:	0800a465 	.word	0x0800a465
 800a338:	0800a465 	.word	0x0800a465
 800a33c:	0800a3a1 	.word	0x0800a3a1
 800a340:	0800a465 	.word	0x0800a465
 800a344:	0800a465 	.word	0x0800a465
 800a348:	0800a465 	.word	0x0800a465
 800a34c:	0800a3e3 	.word	0x0800a3e3
 800a350:	0800a465 	.word	0x0800a465
 800a354:	0800a465 	.word	0x0800a465
 800a358:	0800a465 	.word	0x0800a465
 800a35c:	0800a423 	.word	0x0800a423
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68b9      	ldr	r1, [r7, #8]
 800a366:	4618      	mov	r0, r3
 800a368:	f000 fa0c 	bl	800a784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	699a      	ldr	r2, [r3, #24]
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	f042 0208 	orr.w	r2, r2, #8
 800a37a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	699a      	ldr	r2, [r3, #24]
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f022 0204 	bic.w	r2, r2, #4
 800a38a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	6999      	ldr	r1, [r3, #24]
 800a392:	68bb      	ldr	r3, [r7, #8]
 800a394:	691a      	ldr	r2, [r3, #16]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	430a      	orrs	r2, r1
 800a39c:	619a      	str	r2, [r3, #24]
      break;
 800a39e:	e062      	b.n	800a466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	68b9      	ldr	r1, [r7, #8]
 800a3a6:	4618      	mov	r0, r3
 800a3a8:	f000 fa52 	bl	800a850 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	699a      	ldr	r2, [r3, #24]
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a3ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	699a      	ldr	r2, [r3, #24]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a3ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	6999      	ldr	r1, [r3, #24]
 800a3d2:	68bb      	ldr	r3, [r7, #8]
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	021a      	lsls	r2, r3, #8
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	430a      	orrs	r2, r1
 800a3de:	619a      	str	r2, [r3, #24]
      break;
 800a3e0:	e041      	b.n	800a466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	68b9      	ldr	r1, [r7, #8]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f000 fa9b 	bl	800a924 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	69da      	ldr	r2, [r3, #28]
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f042 0208 	orr.w	r2, r2, #8
 800a3fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	69da      	ldr	r2, [r3, #28]
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f022 0204 	bic.w	r2, r2, #4
 800a40c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	69d9      	ldr	r1, [r3, #28]
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	691a      	ldr	r2, [r3, #16]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	430a      	orrs	r2, r1
 800a41e:	61da      	str	r2, [r3, #28]
      break;
 800a420:	e021      	b.n	800a466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	68b9      	ldr	r1, [r7, #8]
 800a428:	4618      	mov	r0, r3
 800a42a:	f000 fae5 	bl	800a9f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	69da      	ldr	r2, [r3, #28]
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a43c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	69da      	ldr	r2, [r3, #28]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a44c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	69d9      	ldr	r1, [r3, #28]
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	691b      	ldr	r3, [r3, #16]
 800a458:	021a      	lsls	r2, r3, #8
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	430a      	orrs	r2, r1
 800a460:	61da      	str	r2, [r3, #28]
      break;
 800a462:	e000      	b.n	800a466 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800a464:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	2200      	movs	r2, #0
 800a46a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a46e:	2300      	movs	r3, #0
}
 800a470:	4618      	mov	r0, r3
 800a472:	3710      	adds	r7, #16
 800a474:	46bd      	mov	sp, r7
 800a476:	bd80      	pop	{r7, pc}

0800a478 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d101      	bne.n	800a490 <HAL_TIM_ConfigClockSource+0x18>
 800a48c:	2302      	movs	r3, #2
 800a48e:	e0b3      	b.n	800a5f8 <HAL_TIM_ConfigClockSource+0x180>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2201      	movs	r2, #1
 800a494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2202      	movs	r2, #2
 800a49c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	689b      	ldr	r3, [r3, #8]
 800a4a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a4ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a4b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	68fa      	ldr	r2, [r7, #12]
 800a4be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4c8:	d03e      	beq.n	800a548 <HAL_TIM_ConfigClockSource+0xd0>
 800a4ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a4ce:	f200 8087 	bhi.w	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a4d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4d6:	f000 8085 	beq.w	800a5e4 <HAL_TIM_ConfigClockSource+0x16c>
 800a4da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a4de:	d87f      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a4e0:	2b70      	cmp	r3, #112	; 0x70
 800a4e2:	d01a      	beq.n	800a51a <HAL_TIM_ConfigClockSource+0xa2>
 800a4e4:	2b70      	cmp	r3, #112	; 0x70
 800a4e6:	d87b      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a4e8:	2b60      	cmp	r3, #96	; 0x60
 800a4ea:	d050      	beq.n	800a58e <HAL_TIM_ConfigClockSource+0x116>
 800a4ec:	2b60      	cmp	r3, #96	; 0x60
 800a4ee:	d877      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a4f0:	2b50      	cmp	r3, #80	; 0x50
 800a4f2:	d03c      	beq.n	800a56e <HAL_TIM_ConfigClockSource+0xf6>
 800a4f4:	2b50      	cmp	r3, #80	; 0x50
 800a4f6:	d873      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a4f8:	2b40      	cmp	r3, #64	; 0x40
 800a4fa:	d058      	beq.n	800a5ae <HAL_TIM_ConfigClockSource+0x136>
 800a4fc:	2b40      	cmp	r3, #64	; 0x40
 800a4fe:	d86f      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a500:	2b30      	cmp	r3, #48	; 0x30
 800a502:	d064      	beq.n	800a5ce <HAL_TIM_ConfigClockSource+0x156>
 800a504:	2b30      	cmp	r3, #48	; 0x30
 800a506:	d86b      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a508:	2b20      	cmp	r3, #32
 800a50a:	d060      	beq.n	800a5ce <HAL_TIM_ConfigClockSource+0x156>
 800a50c:	2b20      	cmp	r3, #32
 800a50e:	d867      	bhi.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
 800a510:	2b00      	cmp	r3, #0
 800a512:	d05c      	beq.n	800a5ce <HAL_TIM_ConfigClockSource+0x156>
 800a514:	2b10      	cmp	r3, #16
 800a516:	d05a      	beq.n	800a5ce <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a518:	e062      	b.n	800a5e0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6818      	ldr	r0, [r3, #0]
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	6899      	ldr	r1, [r3, #8]
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	685a      	ldr	r2, [r3, #4]
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	f000 fc37 	bl	800ad9c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	689b      	ldr	r3, [r3, #8]
 800a534:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a53c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	609a      	str	r2, [r3, #8]
      break;
 800a546:	e04e      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6818      	ldr	r0, [r3, #0]
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	6899      	ldr	r1, [r3, #8]
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	685a      	ldr	r2, [r3, #4]
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	68db      	ldr	r3, [r3, #12]
 800a558:	f000 fc20 	bl	800ad9c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	689a      	ldr	r2, [r3, #8]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a56a:	609a      	str	r2, [r3, #8]
      break;
 800a56c:	e03b      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6818      	ldr	r0, [r3, #0]
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	6859      	ldr	r1, [r3, #4]
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	68db      	ldr	r3, [r3, #12]
 800a57a:	461a      	mov	r2, r3
 800a57c:	f000 fae4 	bl	800ab48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2150      	movs	r1, #80	; 0x50
 800a586:	4618      	mov	r0, r3
 800a588:	f000 fbee 	bl	800ad68 <TIM_ITRx_SetConfig>
      break;
 800a58c:	e02b      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6818      	ldr	r0, [r3, #0]
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	6859      	ldr	r1, [r3, #4]
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	461a      	mov	r2, r3
 800a59c:	f000 fb3e 	bl	800ac1c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	2160      	movs	r1, #96	; 0x60
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f000 fbde 	bl	800ad68 <TIM_ITRx_SetConfig>
      break;
 800a5ac:	e01b      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6818      	ldr	r0, [r3, #0]
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	6859      	ldr	r1, [r3, #4]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	68db      	ldr	r3, [r3, #12]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f000 fac4 	bl	800ab48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	2140      	movs	r1, #64	; 0x40
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f000 fbce 	bl	800ad68 <TIM_ITRx_SetConfig>
      break;
 800a5cc:	e00b      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681a      	ldr	r2, [r3, #0]
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	4610      	mov	r0, r2
 800a5da:	f000 fbc5 	bl	800ad68 <TIM_ITRx_SetConfig>
        break;
 800a5de:	e002      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a5e0:	bf00      	nop
 800a5e2:	e000      	b.n	800a5e6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a5e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5f6:	2300      	movs	r3, #0
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	3710      	adds	r7, #16
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	60fb      	str	r3, [r7, #12]
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	2b0c      	cmp	r3, #12
 800a612:	d831      	bhi.n	800a678 <HAL_TIM_ReadCapturedValue+0x78>
 800a614:	a201      	add	r2, pc, #4	; (adr r2, 800a61c <HAL_TIM_ReadCapturedValue+0x1c>)
 800a616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a61a:	bf00      	nop
 800a61c:	0800a651 	.word	0x0800a651
 800a620:	0800a679 	.word	0x0800a679
 800a624:	0800a679 	.word	0x0800a679
 800a628:	0800a679 	.word	0x0800a679
 800a62c:	0800a65b 	.word	0x0800a65b
 800a630:	0800a679 	.word	0x0800a679
 800a634:	0800a679 	.word	0x0800a679
 800a638:	0800a679 	.word	0x0800a679
 800a63c:	0800a665 	.word	0x0800a665
 800a640:	0800a679 	.word	0x0800a679
 800a644:	0800a679 	.word	0x0800a679
 800a648:	0800a679 	.word	0x0800a679
 800a64c:	0800a66f 	.word	0x0800a66f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a656:	60fb      	str	r3, [r7, #12]

      break;
 800a658:	e00f      	b.n	800a67a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a660:	60fb      	str	r3, [r7, #12]

      break;
 800a662:	e00a      	b.n	800a67a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a66a:	60fb      	str	r3, [r7, #12]

      break;
 800a66c:	e005      	b.n	800a67a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a674:	60fb      	str	r3, [r7, #12]

      break;
 800a676:	e000      	b.n	800a67a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a678:	bf00      	nop
  }

  return tmpreg;
 800a67a:	68fb      	ldr	r3, [r7, #12]
}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3714      	adds	r7, #20
 800a680:	46bd      	mov	sp, r7
 800a682:	bc80      	pop	{r7}
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop

0800a688 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	bc80      	pop	{r7}
 800a698:	4770      	bx	lr

0800a69a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a69a:	b480      	push	{r7}
 800a69c:	b083      	sub	sp, #12
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a6a2:	bf00      	nop
 800a6a4:	370c      	adds	r7, #12
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	bc80      	pop	{r7}
 800a6aa:	4770      	bx	lr

0800a6ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a6b4:	bf00      	nop
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bc80      	pop	{r7}
 800a6bc:	4770      	bx	lr
	...

0800a6c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
 800a6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a29      	ldr	r2, [pc, #164]	; (800a778 <TIM_Base_SetConfig+0xb8>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d00b      	beq.n	800a6f0 <TIM_Base_SetConfig+0x30>
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6de:	d007      	beq.n	800a6f0 <TIM_Base_SetConfig+0x30>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	4a26      	ldr	r2, [pc, #152]	; (800a77c <TIM_Base_SetConfig+0xbc>)
 800a6e4:	4293      	cmp	r3, r2
 800a6e6:	d003      	beq.n	800a6f0 <TIM_Base_SetConfig+0x30>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	4a25      	ldr	r2, [pc, #148]	; (800a780 <TIM_Base_SetConfig+0xc0>)
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	d108      	bne.n	800a702 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	68fa      	ldr	r2, [r7, #12]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a1c      	ldr	r2, [pc, #112]	; (800a778 <TIM_Base_SetConfig+0xb8>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d00b      	beq.n	800a722 <TIM_Base_SetConfig+0x62>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a710:	d007      	beq.n	800a722 <TIM_Base_SetConfig+0x62>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4a19      	ldr	r2, [pc, #100]	; (800a77c <TIM_Base_SetConfig+0xbc>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d003      	beq.n	800a722 <TIM_Base_SetConfig+0x62>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a18      	ldr	r2, [pc, #96]	; (800a780 <TIM_Base_SetConfig+0xc0>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d108      	bne.n	800a734 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	68db      	ldr	r3, [r3, #12]
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	4313      	orrs	r3, r2
 800a732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	695b      	ldr	r3, [r3, #20]
 800a73e:	4313      	orrs	r3, r2
 800a740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	689a      	ldr	r2, [r3, #8]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	4a07      	ldr	r2, [pc, #28]	; (800a778 <TIM_Base_SetConfig+0xb8>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d103      	bne.n	800a768 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	691a      	ldr	r2, [r3, #16]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2201      	movs	r2, #1
 800a76c:	615a      	str	r2, [r3, #20]
}
 800a76e:	bf00      	nop
 800a770:	3714      	adds	r7, #20
 800a772:	46bd      	mov	sp, r7
 800a774:	bc80      	pop	{r7}
 800a776:	4770      	bx	lr
 800a778:	40012c00 	.word	0x40012c00
 800a77c:	40000400 	.word	0x40000400
 800a780:	40000800 	.word	0x40000800

0800a784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a784:	b480      	push	{r7}
 800a786:	b087      	sub	sp, #28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a1b      	ldr	r3, [r3, #32]
 800a792:	f023 0201 	bic.w	r2, r3, #1
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	6a1b      	ldr	r3, [r3, #32]
 800a79e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	699b      	ldr	r3, [r3, #24]
 800a7aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	f023 0303 	bic.w	r3, r3, #3
 800a7ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	68fa      	ldr	r2, [r7, #12]
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	f023 0302 	bic.w	r3, r3, #2
 800a7cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	689b      	ldr	r3, [r3, #8]
 800a7d2:	697a      	ldr	r2, [r7, #20]
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a1c      	ldr	r2, [pc, #112]	; (800a84c <TIM_OC1_SetConfig+0xc8>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d10c      	bne.n	800a7fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	f023 0308 	bic.w	r3, r3, #8
 800a7e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	68db      	ldr	r3, [r3, #12]
 800a7ec:	697a      	ldr	r2, [r7, #20]
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	f023 0304 	bic.w	r3, r3, #4
 800a7f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a13      	ldr	r2, [pc, #76]	; (800a84c <TIM_OC1_SetConfig+0xc8>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d111      	bne.n	800a826 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a808:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a80a:	693b      	ldr	r3, [r7, #16]
 800a80c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a810:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	695b      	ldr	r3, [r3, #20]
 800a816:	693a      	ldr	r2, [r7, #16]
 800a818:	4313      	orrs	r3, r2
 800a81a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	699b      	ldr	r3, [r3, #24]
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	4313      	orrs	r3, r2
 800a824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	693a      	ldr	r2, [r7, #16]
 800a82a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	685a      	ldr	r2, [r3, #4]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	697a      	ldr	r2, [r7, #20]
 800a83e:	621a      	str	r2, [r3, #32]
}
 800a840:	bf00      	nop
 800a842:	371c      	adds	r7, #28
 800a844:	46bd      	mov	sp, r7
 800a846:	bc80      	pop	{r7}
 800a848:	4770      	bx	lr
 800a84a:	bf00      	nop
 800a84c:	40012c00 	.word	0x40012c00

0800a850 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6a1b      	ldr	r3, [r3, #32]
 800a85e:	f023 0210 	bic.w	r2, r3, #16
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6a1b      	ldr	r3, [r3, #32]
 800a86a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	699b      	ldr	r3, [r3, #24]
 800a876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a87e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	021b      	lsls	r3, r3, #8
 800a88e:	68fa      	ldr	r2, [r7, #12]
 800a890:	4313      	orrs	r3, r2
 800a892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	f023 0320 	bic.w	r3, r3, #32
 800a89a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	689b      	ldr	r3, [r3, #8]
 800a8a0:	011b      	lsls	r3, r3, #4
 800a8a2:	697a      	ldr	r2, [r7, #20]
 800a8a4:	4313      	orrs	r3, r2
 800a8a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	4a1d      	ldr	r2, [pc, #116]	; (800a920 <TIM_OC2_SetConfig+0xd0>)
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d10d      	bne.n	800a8cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a8b0:	697b      	ldr	r3, [r7, #20]
 800a8b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a8b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	011b      	lsls	r3, r3, #4
 800a8be:	697a      	ldr	r2, [r7, #20]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a14      	ldr	r2, [pc, #80]	; (800a920 <TIM_OC2_SetConfig+0xd0>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d113      	bne.n	800a8fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a8da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a8dc:	693b      	ldr	r3, [r7, #16]
 800a8de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a8e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	695b      	ldr	r3, [r3, #20]
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	693a      	ldr	r2, [r7, #16]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	685a      	ldr	r2, [r3, #4]
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	697a      	ldr	r2, [r7, #20]
 800a914:	621a      	str	r2, [r3, #32]
}
 800a916:	bf00      	nop
 800a918:	371c      	adds	r7, #28
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bc80      	pop	{r7}
 800a91e:	4770      	bx	lr
 800a920:	40012c00 	.word	0x40012c00

0800a924 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a924:	b480      	push	{r7}
 800a926:	b087      	sub	sp, #28
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6a1b      	ldr	r3, [r3, #32]
 800a932:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	6a1b      	ldr	r3, [r3, #32]
 800a93e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	69db      	ldr	r3, [r3, #28]
 800a94a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	f023 0303 	bic.w	r3, r3, #3
 800a95a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	68fa      	ldr	r2, [r7, #12]
 800a962:	4313      	orrs	r3, r2
 800a964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a96c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	021b      	lsls	r3, r3, #8
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4a1d      	ldr	r2, [pc, #116]	; (800a9f4 <TIM_OC3_SetConfig+0xd0>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d10d      	bne.n	800a99e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a988:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	021b      	lsls	r3, r3, #8
 800a990:	697a      	ldr	r2, [r7, #20]
 800a992:	4313      	orrs	r3, r2
 800a994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a996:	697b      	ldr	r3, [r7, #20]
 800a998:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a99c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	4a14      	ldr	r2, [pc, #80]	; (800a9f4 <TIM_OC3_SetConfig+0xd0>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d113      	bne.n	800a9ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a9a6:	693b      	ldr	r3, [r7, #16]
 800a9a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a9b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a9b6:	683b      	ldr	r3, [r7, #0]
 800a9b8:	695b      	ldr	r3, [r3, #20]
 800a9ba:	011b      	lsls	r3, r3, #4
 800a9bc:	693a      	ldr	r2, [r7, #16]
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	699b      	ldr	r3, [r3, #24]
 800a9c6:	011b      	lsls	r3, r3, #4
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68fa      	ldr	r2, [r7, #12]
 800a9d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	621a      	str	r2, [r3, #32]
}
 800a9e8:	bf00      	nop
 800a9ea:	371c      	adds	r7, #28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bc80      	pop	{r7}
 800a9f0:	4770      	bx	lr
 800a9f2:	bf00      	nop
 800a9f4:	40012c00 	.word	0x40012c00

0800a9f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b087      	sub	sp, #28
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a1b      	ldr	r3, [r3, #32]
 800aa06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6a1b      	ldr	r3, [r3, #32]
 800aa12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	685b      	ldr	r3, [r3, #4]
 800aa18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	69db      	ldr	r3, [r3, #28]
 800aa1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	021b      	lsls	r3, r3, #8
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aa42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	031b      	lsls	r3, r3, #12
 800aa4a:	693a      	ldr	r2, [r7, #16]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	4a0f      	ldr	r2, [pc, #60]	; (800aa90 <TIM_OC4_SetConfig+0x98>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d109      	bne.n	800aa6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aa5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	695b      	ldr	r3, [r3, #20]
 800aa64:	019b      	lsls	r3, r3, #6
 800aa66:	697a      	ldr	r2, [r7, #20]
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	697a      	ldr	r2, [r7, #20]
 800aa70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68fa      	ldr	r2, [r7, #12]
 800aa76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	693a      	ldr	r2, [r7, #16]
 800aa84:	621a      	str	r2, [r3, #32]
}
 800aa86:	bf00      	nop
 800aa88:	371c      	adds	r7, #28
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bc80      	pop	{r7}
 800aa8e:	4770      	bx	lr
 800aa90:	40012c00 	.word	0x40012c00

0800aa94 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b087      	sub	sp, #28
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	60f8      	str	r0, [r7, #12]
 800aa9c:	60b9      	str	r1, [r7, #8]
 800aa9e:	607a      	str	r2, [r7, #4]
 800aaa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	6a1b      	ldr	r3, [r3, #32]
 800aaa6:	f023 0201 	bic.w	r2, r3, #1
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	699b      	ldr	r3, [r3, #24]
 800aab2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6a1b      	ldr	r3, [r3, #32]
 800aab8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	4a1f      	ldr	r2, [pc, #124]	; (800ab3c <TIM_TI1_SetConfig+0xa8>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d00b      	beq.n	800aada <TIM_TI1_SetConfig+0x46>
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aac8:	d007      	beq.n	800aada <TIM_TI1_SetConfig+0x46>
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	4a1c      	ldr	r2, [pc, #112]	; (800ab40 <TIM_TI1_SetConfig+0xac>)
 800aace:	4293      	cmp	r3, r2
 800aad0:	d003      	beq.n	800aada <TIM_TI1_SetConfig+0x46>
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	4a1b      	ldr	r2, [pc, #108]	; (800ab44 <TIM_TI1_SetConfig+0xb0>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d101      	bne.n	800aade <TIM_TI1_SetConfig+0x4a>
 800aada:	2301      	movs	r3, #1
 800aadc:	e000      	b.n	800aae0 <TIM_TI1_SetConfig+0x4c>
 800aade:	2300      	movs	r3, #0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d008      	beq.n	800aaf6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	f023 0303 	bic.w	r3, r3, #3
 800aaea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800aaec:	697a      	ldr	r2, [r7, #20]
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	617b      	str	r3, [r7, #20]
 800aaf4:	e003      	b.n	800aafe <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	f043 0301 	orr.w	r3, r3, #1
 800aafc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	011b      	lsls	r3, r3, #4
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	697a      	ldr	r2, [r7, #20]
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	f023 030a 	bic.w	r3, r3, #10
 800ab18:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	f003 030a 	and.w	r3, r3, #10
 800ab20:	693a      	ldr	r2, [r7, #16]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	697a      	ldr	r2, [r7, #20]
 800ab2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	693a      	ldr	r2, [r7, #16]
 800ab30:	621a      	str	r2, [r3, #32]
}
 800ab32:	bf00      	nop
 800ab34:	371c      	adds	r7, #28
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bc80      	pop	{r7}
 800ab3a:	4770      	bx	lr
 800ab3c:	40012c00 	.word	0x40012c00
 800ab40:	40000400 	.word	0x40000400
 800ab44:	40000800 	.word	0x40000800

0800ab48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b087      	sub	sp, #28
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6a1b      	ldr	r3, [r3, #32]
 800ab58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	6a1b      	ldr	r3, [r3, #32]
 800ab5e:	f023 0201 	bic.w	r2, r3, #1
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	699b      	ldr	r3, [r3, #24]
 800ab6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	011b      	lsls	r3, r3, #4
 800ab78:	693a      	ldr	r2, [r7, #16]
 800ab7a:	4313      	orrs	r3, r2
 800ab7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	f023 030a 	bic.w	r3, r3, #10
 800ab84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ab86:	697a      	ldr	r2, [r7, #20]
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	4313      	orrs	r3, r2
 800ab8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	697a      	ldr	r2, [r7, #20]
 800ab98:	621a      	str	r2, [r3, #32]
}
 800ab9a:	bf00      	nop
 800ab9c:	371c      	adds	r7, #28
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bc80      	pop	{r7}
 800aba2:	4770      	bx	lr

0800aba4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b087      	sub	sp, #28
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	607a      	str	r2, [r7, #4]
 800abb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	6a1b      	ldr	r3, [r3, #32]
 800abb6:	f023 0210 	bic.w	r2, r3, #16
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	699b      	ldr	r3, [r3, #24]
 800abc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6a1b      	ldr	r3, [r3, #32]
 800abc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800abd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	021b      	lsls	r3, r3, #8
 800abd6:	697a      	ldr	r2, [r7, #20]
 800abd8:	4313      	orrs	r3, r2
 800abda:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800abe2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	031b      	lsls	r3, r3, #12
 800abe8:	b29b      	uxth	r3, r3
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	4313      	orrs	r3, r2
 800abee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800abf6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	011b      	lsls	r3, r3, #4
 800abfc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ac00:	693a      	ldr	r2, [r7, #16]
 800ac02:	4313      	orrs	r3, r2
 800ac04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	697a      	ldr	r2, [r7, #20]
 800ac0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	621a      	str	r2, [r3, #32]
}
 800ac12:	bf00      	nop
 800ac14:	371c      	adds	r7, #28
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bc80      	pop	{r7}
 800ac1a:	4770      	bx	lr

0800ac1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b087      	sub	sp, #28
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	60f8      	str	r0, [r7, #12]
 800ac24:	60b9      	str	r1, [r7, #8]
 800ac26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6a1b      	ldr	r3, [r3, #32]
 800ac2c:	f023 0210 	bic.w	r2, r3, #16
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	699b      	ldr	r3, [r3, #24]
 800ac38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	6a1b      	ldr	r3, [r3, #32]
 800ac3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	031b      	lsls	r3, r3, #12
 800ac4c:	697a      	ldr	r2, [r7, #20]
 800ac4e:	4313      	orrs	r3, r2
 800ac50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ac58:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	011b      	lsls	r3, r3, #4
 800ac5e:	693a      	ldr	r2, [r7, #16]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	693a      	ldr	r2, [r7, #16]
 800ac6e:	621a      	str	r2, [r3, #32]
}
 800ac70:	bf00      	nop
 800ac72:	371c      	adds	r7, #28
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bc80      	pop	{r7}
 800ac78:	4770      	bx	lr

0800ac7a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ac7a:	b480      	push	{r7}
 800ac7c:	b087      	sub	sp, #28
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	60f8      	str	r0, [r7, #12]
 800ac82:	60b9      	str	r1, [r7, #8]
 800ac84:	607a      	str	r2, [r7, #4]
 800ac86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6a1b      	ldr	r3, [r3, #32]
 800ac8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	69db      	ldr	r3, [r3, #28]
 800ac98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6a1b      	ldr	r3, [r3, #32]
 800ac9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	f023 0303 	bic.w	r3, r3, #3
 800aca6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800aca8:	697a      	ldr	r2, [r7, #20]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	4313      	orrs	r3, r2
 800acae:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800acb6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	011b      	lsls	r3, r3, #4
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	697a      	ldr	r2, [r7, #20]
 800acc0:	4313      	orrs	r3, r2
 800acc2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800acca:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	021b      	lsls	r3, r3, #8
 800acd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	693a      	ldr	r2, [r7, #16]
 800ace4:	621a      	str	r2, [r3, #32]
}
 800ace6:	bf00      	nop
 800ace8:	371c      	adds	r7, #28
 800acea:	46bd      	mov	sp, r7
 800acec:	bc80      	pop	{r7}
 800acee:	4770      	bx	lr

0800acf0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b087      	sub	sp, #28
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	60f8      	str	r0, [r7, #12]
 800acf8:	60b9      	str	r1, [r7, #8]
 800acfa:	607a      	str	r2, [r7, #4]
 800acfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6a1b      	ldr	r3, [r3, #32]
 800ad02:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	69db      	ldr	r3, [r3, #28]
 800ad0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	6a1b      	ldr	r3, [r3, #32]
 800ad14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	021b      	lsls	r3, r3, #8
 800ad22:	697a      	ldr	r2, [r7, #20]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ad2e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	031b      	lsls	r3, r3, #12
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	697a      	ldr	r2, [r7, #20]
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ad42:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	031b      	lsls	r3, r3, #12
 800ad48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	697a      	ldr	r2, [r7, #20]
 800ad56:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	693a      	ldr	r2, [r7, #16]
 800ad5c:	621a      	str	r2, [r3, #32]
}
 800ad5e:	bf00      	nop
 800ad60:	371c      	adds	r7, #28
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bc80      	pop	{r7}
 800ad66:	4770      	bx	lr

0800ad68 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
 800ad70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	689b      	ldr	r3, [r3, #8]
 800ad76:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad7e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ad80:	683a      	ldr	r2, [r7, #0]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	4313      	orrs	r3, r2
 800ad86:	f043 0307 	orr.w	r3, r3, #7
 800ad8a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	68fa      	ldr	r2, [r7, #12]
 800ad90:	609a      	str	r2, [r3, #8]
}
 800ad92:	bf00      	nop
 800ad94:	3714      	adds	r7, #20
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bc80      	pop	{r7}
 800ad9a:	4770      	bx	lr

0800ad9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b087      	sub	sp, #28
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	60f8      	str	r0, [r7, #12]
 800ada4:	60b9      	str	r1, [r7, #8]
 800ada6:	607a      	str	r2, [r7, #4]
 800ada8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800adb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	021a      	lsls	r2, r3, #8
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	431a      	orrs	r2, r3
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	697a      	ldr	r2, [r7, #20]
 800adc6:	4313      	orrs	r3, r2
 800adc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	697a      	ldr	r2, [r7, #20]
 800adce:	609a      	str	r2, [r3, #8]
}
 800add0:	bf00      	nop
 800add2:	371c      	adds	r7, #28
 800add4:	46bd      	mov	sp, r7
 800add6:	bc80      	pop	{r7}
 800add8:	4770      	bx	lr

0800adda <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800adda:	b480      	push	{r7}
 800addc:	b087      	sub	sp, #28
 800adde:	af00      	add	r7, sp, #0
 800ade0:	60f8      	str	r0, [r7, #12]
 800ade2:	60b9      	str	r1, [r7, #8]
 800ade4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	f003 031f 	and.w	r3, r3, #31
 800adec:	2201      	movs	r2, #1
 800adee:	fa02 f303 	lsl.w	r3, r2, r3
 800adf2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	6a1a      	ldr	r2, [r3, #32]
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	43db      	mvns	r3, r3
 800adfc:	401a      	ands	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	6a1a      	ldr	r2, [r3, #32]
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	f003 031f 	and.w	r3, r3, #31
 800ae0c:	6879      	ldr	r1, [r7, #4]
 800ae0e:	fa01 f303 	lsl.w	r3, r1, r3
 800ae12:	431a      	orrs	r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	621a      	str	r2, [r3, #32]
}
 800ae18:	bf00      	nop
 800ae1a:	371c      	adds	r7, #28
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bc80      	pop	{r7}
 800ae20:	4770      	bx	lr
	...

0800ae24 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d109      	bne.n	800ae48 <HAL_TIMEx_PWMN_Start+0x24>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ae3a:	b2db      	uxtb	r3, r3
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	bf14      	ite	ne
 800ae40:	2301      	movne	r3, #1
 800ae42:	2300      	moveq	r3, #0
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	e022      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	2b04      	cmp	r3, #4
 800ae4c:	d109      	bne.n	800ae62 <HAL_TIMEx_PWMN_Start+0x3e>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	2b01      	cmp	r3, #1
 800ae58:	bf14      	ite	ne
 800ae5a:	2301      	movne	r3, #1
 800ae5c:	2300      	moveq	r3, #0
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	e015      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	2b08      	cmp	r3, #8
 800ae66:	d109      	bne.n	800ae7c <HAL_TIMEx_PWMN_Start+0x58>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	2b01      	cmp	r3, #1
 800ae72:	bf14      	ite	ne
 800ae74:	2301      	movne	r3, #1
 800ae76:	2300      	moveq	r3, #0
 800ae78:	b2db      	uxtb	r3, r3
 800ae7a:	e008      	b.n	800ae8e <HAL_TIMEx_PWMN_Start+0x6a>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae82:	b2db      	uxtb	r3, r3
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	bf14      	ite	ne
 800ae88:	2301      	movne	r3, #1
 800ae8a:	2300      	moveq	r3, #0
 800ae8c:	b2db      	uxtb	r3, r3
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d001      	beq.n	800ae96 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800ae92:	2301      	movs	r3, #1
 800ae94:	e059      	b.n	800af4a <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d104      	bne.n	800aea6 <HAL_TIMEx_PWMN_Start+0x82>
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2202      	movs	r2, #2
 800aea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800aea4:	e013      	b.n	800aece <HAL_TIMEx_PWMN_Start+0xaa>
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	2b04      	cmp	r3, #4
 800aeaa:	d104      	bne.n	800aeb6 <HAL_TIMEx_PWMN_Start+0x92>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2202      	movs	r2, #2
 800aeb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800aeb4:	e00b      	b.n	800aece <HAL_TIMEx_PWMN_Start+0xaa>
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	2b08      	cmp	r3, #8
 800aeba:	d104      	bne.n	800aec6 <HAL_TIMEx_PWMN_Start+0xa2>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2202      	movs	r2, #2
 800aec0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aec4:	e003      	b.n	800aece <HAL_TIMEx_PWMN_Start+0xaa>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2202      	movs	r2, #2
 800aeca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2204      	movs	r2, #4
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	4618      	mov	r0, r3
 800aed8:	f000 f903 	bl	800b0e2 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aeea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a18      	ldr	r2, [pc, #96]	; (800af54 <HAL_TIMEx_PWMN_Start+0x130>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d00e      	beq.n	800af14 <HAL_TIMEx_PWMN_Start+0xf0>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aefe:	d009      	beq.n	800af14 <HAL_TIMEx_PWMN_Start+0xf0>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a14      	ldr	r2, [pc, #80]	; (800af58 <HAL_TIMEx_PWMN_Start+0x134>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d004      	beq.n	800af14 <HAL_TIMEx_PWMN_Start+0xf0>
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	4a13      	ldr	r2, [pc, #76]	; (800af5c <HAL_TIMEx_PWMN_Start+0x138>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d111      	bne.n	800af38 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	689b      	ldr	r3, [r3, #8]
 800af1a:	f003 0307 	and.w	r3, r3, #7
 800af1e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2b06      	cmp	r3, #6
 800af24:	d010      	beq.n	800af48 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f042 0201 	orr.w	r2, r2, #1
 800af34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af36:	e007      	b.n	800af48 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f042 0201 	orr.w	r2, r2, #1
 800af46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800af48:	2300      	movs	r3, #0
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3710      	adds	r7, #16
 800af4e:	46bd      	mov	sp, r7
 800af50:	bd80      	pop	{r7, pc}
 800af52:	bf00      	nop
 800af54:	40012c00 	.word	0x40012c00
 800af58:	40000400 	.word	0x40000400
 800af5c:	40000800 	.word	0x40000800

0800af60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800af60:	b480      	push	{r7}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af70:	2b01      	cmp	r3, #1
 800af72:	d101      	bne.n	800af78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800af74:	2302      	movs	r3, #2
 800af76:	e046      	b.n	800b006 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2202      	movs	r2, #2
 800af84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	68fa      	ldr	r2, [r7, #12]
 800afa6:	4313      	orrs	r3, r2
 800afa8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	68fa      	ldr	r2, [r7, #12]
 800afb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	4a16      	ldr	r2, [pc, #88]	; (800b010 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d00e      	beq.n	800afda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800afc4:	d009      	beq.n	800afda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	4a12      	ldr	r2, [pc, #72]	; (800b014 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800afcc:	4293      	cmp	r3, r2
 800afce:	d004      	beq.n	800afda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4a10      	ldr	r2, [pc, #64]	; (800b018 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d10c      	bne.n	800aff4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afe0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	68ba      	ldr	r2, [r7, #8]
 800afe8:	4313      	orrs	r3, r2
 800afea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	68ba      	ldr	r2, [r7, #8]
 800aff2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	2201      	movs	r2, #1
 800aff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	2200      	movs	r2, #0
 800b000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b004:	2300      	movs	r3, #0
}
 800b006:	4618      	mov	r0, r3
 800b008:	3714      	adds	r7, #20
 800b00a:	46bd      	mov	sp, r7
 800b00c:	bc80      	pop	{r7}
 800b00e:	4770      	bx	lr
 800b010:	40012c00 	.word	0x40012c00
 800b014:	40000400 	.word	0x40000400
 800b018:	40000800 	.word	0x40000800

0800b01c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b085      	sub	sp, #20
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
 800b024:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b026:	2300      	movs	r3, #0
 800b028:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b030:	2b01      	cmp	r3, #1
 800b032:	d101      	bne.n	800b038 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b034:	2302      	movs	r3, #2
 800b036:	e03d      	b.n	800b0b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2201      	movs	r2, #1
 800b03c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	4313      	orrs	r3, r2
 800b04c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	4313      	orrs	r3, r2
 800b05a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	4313      	orrs	r3, r2
 800b068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4313      	orrs	r3, r2
 800b076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	691b      	ldr	r3, [r3, #16]
 800b082:	4313      	orrs	r3, r2
 800b084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	695b      	ldr	r3, [r3, #20]
 800b090:	4313      	orrs	r3, r2
 800b092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	69db      	ldr	r3, [r3, #28]
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	68fa      	ldr	r2, [r7, #12]
 800b0a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b0b2:	2300      	movs	r3, #0
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3714      	adds	r7, #20
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bc80      	pop	{r7}
 800b0bc:	4770      	bx	lr

0800b0be <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b0be:	b480      	push	{r7}
 800b0c0:	b083      	sub	sp, #12
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b0c6:	bf00      	nop
 800b0c8:	370c      	adds	r7, #12
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bc80      	pop	{r7}
 800b0ce:	4770      	bx	lr

0800b0d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b083      	sub	sp, #12
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b0d8:	bf00      	nop
 800b0da:	370c      	adds	r7, #12
 800b0dc:	46bd      	mov	sp, r7
 800b0de:	bc80      	pop	{r7}
 800b0e0:	4770      	bx	lr

0800b0e2 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800b0e2:	b480      	push	{r7}
 800b0e4:	b087      	sub	sp, #28
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	60f8      	str	r0, [r7, #12]
 800b0ea:	60b9      	str	r1, [r7, #8]
 800b0ec:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	f003 031f 	and.w	r3, r3, #31
 800b0f4:	2204      	movs	r2, #4
 800b0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6a1a      	ldr	r2, [r3, #32]
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	43db      	mvns	r3, r3
 800b104:	401a      	ands	r2, r3
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	6a1a      	ldr	r2, [r3, #32]
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	f003 031f 	and.w	r3, r3, #31
 800b114:	6879      	ldr	r1, [r7, #4]
 800b116:	fa01 f303 	lsl.w	r3, r1, r3
 800b11a:	431a      	orrs	r2, r3
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	621a      	str	r2, [r3, #32]
}
 800b120:	bf00      	nop
 800b122:	371c      	adds	r7, #28
 800b124:	46bd      	mov	sp, r7
 800b126:	bc80      	pop	{r7}
 800b128:	4770      	bx	lr

0800b12a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b12a:	b580      	push	{r7, lr}
 800b12c:	b082      	sub	sp, #8
 800b12e:	af00      	add	r7, sp, #0
 800b130:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d101      	bne.n	800b13c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b138:	2301      	movs	r3, #1
 800b13a:	e03f      	b.n	800b1bc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b142:	b2db      	uxtb	r3, r3
 800b144:	2b00      	cmp	r3, #0
 800b146:	d106      	bne.n	800b156 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b150:	6878      	ldr	r0, [r7, #4]
 800b152:	f7fa feb5 	bl	8005ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2224      	movs	r2, #36	; 0x24
 800b15a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	68da      	ldr	r2, [r3, #12]
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b16c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f000 fd04 	bl	800bb7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	691a      	ldr	r2, [r3, #16]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b182:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	695a      	ldr	r2, [r3, #20]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b192:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68da      	ldr	r2, [r3, #12]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b1a2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2220      	movs	r2, #32
 800b1ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b1ba:	2300      	movs	r3, #0
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3708      	adds	r7, #8
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b08a      	sub	sp, #40	; 0x28
 800b1c8:	af02      	add	r7, sp, #8
 800b1ca:	60f8      	str	r0, [r7, #12]
 800b1cc:	60b9      	str	r1, [r7, #8]
 800b1ce:	603b      	str	r3, [r7, #0]
 800b1d0:	4613      	mov	r3, r2
 800b1d2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b1de:	b2db      	uxtb	r3, r3
 800b1e0:	2b20      	cmp	r3, #32
 800b1e2:	d17c      	bne.n	800b2de <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d002      	beq.n	800b1f0 <HAL_UART_Transmit+0x2c>
 800b1ea:	88fb      	ldrh	r3, [r7, #6]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d101      	bne.n	800b1f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e075      	b.n	800b2e0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <HAL_UART_Transmit+0x3e>
 800b1fe:	2302      	movs	r3, #2
 800b200:	e06e      	b.n	800b2e0 <HAL_UART_Transmit+0x11c>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2200      	movs	r2, #0
 800b20e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2221      	movs	r2, #33	; 0x21
 800b214:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b218:	f7fa fff6 	bl	8006208 <HAL_GetTick>
 800b21c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	88fa      	ldrh	r2, [r7, #6]
 800b222:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	88fa      	ldrh	r2, [r7, #6]
 800b228:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	689b      	ldr	r3, [r3, #8]
 800b22e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b232:	d108      	bne.n	800b246 <HAL_UART_Transmit+0x82>
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	691b      	ldr	r3, [r3, #16]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d104      	bne.n	800b246 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b23c:	2300      	movs	r3, #0
 800b23e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b240:	68bb      	ldr	r3, [r7, #8]
 800b242:	61bb      	str	r3, [r7, #24]
 800b244:	e003      	b.n	800b24e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b24a:	2300      	movs	r3, #0
 800b24c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2200      	movs	r2, #0
 800b252:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b256:	e02a      	b.n	800b2ae <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	2200      	movs	r2, #0
 800b260:	2180      	movs	r1, #128	; 0x80
 800b262:	68f8      	ldr	r0, [r7, #12]
 800b264:	f000 fb13 	bl	800b88e <UART_WaitOnFlagUntilTimeout>
 800b268:	4603      	mov	r3, r0
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d001      	beq.n	800b272 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b26e:	2303      	movs	r3, #3
 800b270:	e036      	b.n	800b2e0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b272:	69fb      	ldr	r3, [r7, #28]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d10b      	bne.n	800b290 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b278:	69bb      	ldr	r3, [r7, #24]
 800b27a:	881b      	ldrh	r3, [r3, #0]
 800b27c:	461a      	mov	r2, r3
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b286:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b288:	69bb      	ldr	r3, [r7, #24]
 800b28a:	3302      	adds	r3, #2
 800b28c:	61bb      	str	r3, [r7, #24]
 800b28e:	e007      	b.n	800b2a0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b290:	69fb      	ldr	r3, [r7, #28]
 800b292:	781a      	ldrb	r2, [r3, #0]
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b29a:	69fb      	ldr	r3, [r7, #28]
 800b29c:	3301      	adds	r3, #1
 800b29e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2a4:	b29b      	uxth	r3, r3
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	b29a      	uxth	r2, r3
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1cf      	bne.n	800b258 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	2140      	movs	r1, #64	; 0x40
 800b2c2:	68f8      	ldr	r0, [r7, #12]
 800b2c4:	f000 fae3 	bl	800b88e <UART_WaitOnFlagUntilTimeout>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b2ce:	2303      	movs	r3, #3
 800b2d0:	e006      	b.n	800b2e0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	2220      	movs	r2, #32
 800b2d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	e000      	b.n	800b2e0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b2de:	2302      	movs	r3, #2
  }
}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	3720      	adds	r7, #32
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	4613      	mov	r3, r2
 800b2f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	2b20      	cmp	r3, #32
 800b300:	d153      	bne.n	800b3aa <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d002      	beq.n	800b30e <HAL_UART_Transmit_DMA+0x26>
 800b308:	88fb      	ldrh	r3, [r7, #6]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d101      	bne.n	800b312 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800b30e:	2301      	movs	r3, #1
 800b310:	e04c      	b.n	800b3ac <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d101      	bne.n	800b320 <HAL_UART_Transmit_DMA+0x38>
 800b31c:	2302      	movs	r3, #2
 800b31e:	e045      	b.n	800b3ac <HAL_UART_Transmit_DMA+0xc4>
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2201      	movs	r2, #1
 800b324:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800b328:	68ba      	ldr	r2, [r7, #8]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	88fa      	ldrh	r2, [r7, #6]
 800b332:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	88fa      	ldrh	r2, [r7, #6]
 800b338:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	2221      	movs	r2, #33	; 0x21
 800b344:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b34c:	4a19      	ldr	r2, [pc, #100]	; (800b3b4 <HAL_UART_Transmit_DMA+0xcc>)
 800b34e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b354:	4a18      	ldr	r2, [pc, #96]	; (800b3b8 <HAL_UART_Transmit_DMA+0xd0>)
 800b356:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b35c:	4a17      	ldr	r2, [pc, #92]	; (800b3bc <HAL_UART_Transmit_DMA+0xd4>)
 800b35e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b364:	2200      	movs	r2, #0
 800b366:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 800b368:	f107 0308 	add.w	r3, r7, #8
 800b36c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b372:	697b      	ldr	r3, [r7, #20]
 800b374:	6819      	ldr	r1, [r3, #0]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	3304      	adds	r3, #4
 800b37c:	461a      	mov	r2, r3
 800b37e:	88fb      	ldrh	r3, [r7, #6]
 800b380:	f7fb f8d8 	bl	8006534 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b38c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2200      	movs	r2, #0
 800b392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	695a      	ldr	r2, [r3, #20]
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b3a4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	e000      	b.n	800b3ac <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800b3aa:	2302      	movs	r3, #2
  }
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3718      	adds	r7, #24
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	0800b709 	.word	0x0800b709
 800b3b8:	0800b75b 	.word	0x0800b75b
 800b3bc:	0800b7fb 	.word	0x0800b7fb

0800b3c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b086      	sub	sp, #24
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	60f8      	str	r0, [r7, #12]
 800b3c8:	60b9      	str	r1, [r7, #8]
 800b3ca:	4613      	mov	r3, r2
 800b3cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b20      	cmp	r3, #32
 800b3d8:	d166      	bne.n	800b4a8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d002      	beq.n	800b3e6 <HAL_UART_Receive_DMA+0x26>
 800b3e0:	88fb      	ldrh	r3, [r7, #6]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d101      	bne.n	800b3ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	e05f      	b.n	800b4aa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d101      	bne.n	800b3f8 <HAL_UART_Receive_DMA+0x38>
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	e058      	b.n	800b4aa <HAL_UART_Receive_DMA+0xea>
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	88fa      	ldrh	r2, [r7, #6]
 800b40a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2200      	movs	r2, #0
 800b410:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	2222      	movs	r2, #34	; 0x22
 800b416:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b41e:	4a25      	ldr	r2, [pc, #148]	; (800b4b4 <HAL_UART_Receive_DMA+0xf4>)
 800b420:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b426:	4a24      	ldr	r2, [pc, #144]	; (800b4b8 <HAL_UART_Receive_DMA+0xf8>)
 800b428:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b42e:	4a23      	ldr	r2, [pc, #140]	; (800b4bc <HAL_UART_Receive_DMA+0xfc>)
 800b430:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b436:	2200      	movs	r2, #0
 800b438:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800b43a:	f107 0308 	add.w	r3, r7, #8
 800b43e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	3304      	adds	r3, #4
 800b44a:	4619      	mov	r1, r3
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	88fb      	ldrh	r3, [r7, #6]
 800b452:	f7fb f86f 	bl	8006534 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800b456:	2300      	movs	r3, #0
 800b458:	613b      	str	r3, [r7, #16]
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	613b      	str	r3, [r7, #16]
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	613b      	str	r3, [r7, #16]
 800b46a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2200      	movs	r2, #0
 800b470:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	68da      	ldr	r2, [r3, #12]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b482:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	695a      	ldr	r2, [r3, #20]
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	f042 0201 	orr.w	r2, r2, #1
 800b492:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	695a      	ldr	r2, [r3, #20]
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4a2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	e000      	b.n	800b4aa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b4a8:	2302      	movs	r3, #2
  }
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3718      	adds	r7, #24
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	0800b777 	.word	0x0800b777
 800b4b8:	0800b7df 	.word	0x0800b7df
 800b4bc:	0800b7fb 	.word	0x0800b7fb

0800b4c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b088      	sub	sp, #32
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	68db      	ldr	r3, [r3, #12]
 800b4d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	695b      	ldr	r3, [r3, #20]
 800b4de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b4e8:	69fb      	ldr	r3, [r7, #28]
 800b4ea:	f003 030f 	and.w	r3, r3, #15
 800b4ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d10d      	bne.n	800b512 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	f003 0320 	and.w	r3, r3, #32
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d008      	beq.n	800b512 <HAL_UART_IRQHandler+0x52>
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	f003 0320 	and.w	r3, r3, #32
 800b506:	2b00      	cmp	r3, #0
 800b508:	d003      	beq.n	800b512 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 fab6 	bl	800ba7c <UART_Receive_IT>
      return;
 800b510:	e0d0      	b.n	800b6b4 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	2b00      	cmp	r3, #0
 800b516:	f000 80b0 	beq.w	800b67a <HAL_UART_IRQHandler+0x1ba>
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	f003 0301 	and.w	r3, r3, #1
 800b520:	2b00      	cmp	r3, #0
 800b522:	d105      	bne.n	800b530 <HAL_UART_IRQHandler+0x70>
 800b524:	69bb      	ldr	r3, [r7, #24]
 800b526:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f000 80a5 	beq.w	800b67a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b530:	69fb      	ldr	r3, [r7, #28]
 800b532:	f003 0301 	and.w	r3, r3, #1
 800b536:	2b00      	cmp	r3, #0
 800b538:	d00a      	beq.n	800b550 <HAL_UART_IRQHandler+0x90>
 800b53a:	69bb      	ldr	r3, [r7, #24]
 800b53c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b548:	f043 0201 	orr.w	r2, r3, #1
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b550:	69fb      	ldr	r3, [r7, #28]
 800b552:	f003 0304 	and.w	r3, r3, #4
 800b556:	2b00      	cmp	r3, #0
 800b558:	d00a      	beq.n	800b570 <HAL_UART_IRQHandler+0xb0>
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	f003 0301 	and.w	r3, r3, #1
 800b560:	2b00      	cmp	r3, #0
 800b562:	d005      	beq.n	800b570 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b568:	f043 0202 	orr.w	r2, r3, #2
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b570:	69fb      	ldr	r3, [r7, #28]
 800b572:	f003 0302 	and.w	r3, r3, #2
 800b576:	2b00      	cmp	r3, #0
 800b578:	d00a      	beq.n	800b590 <HAL_UART_IRQHandler+0xd0>
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	f003 0301 	and.w	r3, r3, #1
 800b580:	2b00      	cmp	r3, #0
 800b582:	d005      	beq.n	800b590 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b588:	f043 0204 	orr.w	r2, r3, #4
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	f003 0308 	and.w	r3, r3, #8
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00f      	beq.n	800b5ba <HAL_UART_IRQHandler+0xfa>
 800b59a:	69bb      	ldr	r3, [r7, #24]
 800b59c:	f003 0320 	and.w	r3, r3, #32
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d104      	bne.n	800b5ae <HAL_UART_IRQHandler+0xee>
 800b5a4:	697b      	ldr	r3, [r7, #20]
 800b5a6:	f003 0301 	and.w	r3, r3, #1
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d005      	beq.n	800b5ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5b2:	f043 0208 	orr.w	r2, r3, #8
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d077      	beq.n	800b6b2 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b5c2:	69fb      	ldr	r3, [r7, #28]
 800b5c4:	f003 0320 	and.w	r3, r3, #32
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d007      	beq.n	800b5dc <HAL_UART_IRQHandler+0x11c>
 800b5cc:	69bb      	ldr	r3, [r7, #24]
 800b5ce:	f003 0320 	and.w	r3, r3, #32
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d002      	beq.n	800b5dc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 fa50 	bl	800ba7c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	bf14      	ite	ne
 800b5ea:	2301      	movne	r3, #1
 800b5ec:	2300      	moveq	r3, #0
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5f6:	f003 0308 	and.w	r3, r3, #8
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d102      	bne.n	800b604 <HAL_UART_IRQHandler+0x144>
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d031      	beq.n	800b668 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 f9a1 	bl	800b94c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	695b      	ldr	r3, [r3, #20]
 800b610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b614:	2b00      	cmp	r3, #0
 800b616:	d023      	beq.n	800b660 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	695a      	ldr	r2, [r3, #20]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b626:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d013      	beq.n	800b658 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b634:	4a21      	ldr	r2, [pc, #132]	; (800b6bc <HAL_UART_IRQHandler+0x1fc>)
 800b636:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7fa ffd9 	bl	80065f4 <HAL_DMA_Abort_IT>
 800b642:	4603      	mov	r3, r0
 800b644:	2b00      	cmp	r3, #0
 800b646:	d016      	beq.n	800b676 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b64c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b652:	4610      	mov	r0, r2
 800b654:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b656:	e00e      	b.n	800b676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f000 f84c 	bl	800b6f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b65e:	e00a      	b.n	800b676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f000 f848 	bl	800b6f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b666:	e006      	b.n	800b676 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f000 f844 	bl	800b6f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2200      	movs	r2, #0
 800b672:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b674:	e01d      	b.n	800b6b2 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b676:	bf00      	nop
    return;
 800b678:	e01b      	b.n	800b6b2 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b67a:	69fb      	ldr	r3, [r7, #28]
 800b67c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b680:	2b00      	cmp	r3, #0
 800b682:	d008      	beq.n	800b696 <HAL_UART_IRQHandler+0x1d6>
 800b684:	69bb      	ldr	r3, [r7, #24]
 800b686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d003      	beq.n	800b696 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 f98d 	bl	800b9ae <UART_Transmit_IT>
    return;
 800b694:	e00e      	b.n	800b6b4 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b696:	69fb      	ldr	r3, [r7, #28]
 800b698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d009      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x1f4>
 800b6a0:	69bb      	ldr	r3, [r7, #24]
 800b6a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d004      	beq.n	800b6b4 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 f9ce 	bl	800ba4c <UART_EndTransmit_IT>
    return;
 800b6b0:	e000      	b.n	800b6b4 <HAL_UART_IRQHandler+0x1f4>
    return;
 800b6b2:	bf00      	nop
  }
}
 800b6b4:	3720      	adds	r7, #32
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
 800b6ba:	bf00      	nop
 800b6bc:	0800b987 	.word	0x0800b987

0800b6c0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b083      	sub	sp, #12
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bc80      	pop	{r7}
 800b6d0:	4770      	bx	lr

0800b6d2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b6d2:	b480      	push	{r7}
 800b6d4:	b083      	sub	sp, #12
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b6da:	bf00      	nop
 800b6dc:	370c      	adds	r7, #12
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bc80      	pop	{r7}
 800b6e2:	4770      	bx	lr

0800b6e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b6e4:	b480      	push	{r7}
 800b6e6:	b083      	sub	sp, #12
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b6ec:	bf00      	nop
 800b6ee:	370c      	adds	r7, #12
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bc80      	pop	{r7}
 800b6f4:	4770      	bx	lr

0800b6f6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b6f6:	b480      	push	{r7}
 800b6f8:	b083      	sub	sp, #12
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b6fe:	bf00      	nop
 800b700:	370c      	adds	r7, #12
 800b702:	46bd      	mov	sp, r7
 800b704:	bc80      	pop	{r7}
 800b706:	4770      	bx	lr

0800b708 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b084      	sub	sp, #16
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b714:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f003 0320 	and.w	r3, r3, #32
 800b720:	2b00      	cmp	r3, #0
 800b722:	d113      	bne.n	800b74c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	2200      	movs	r2, #0
 800b728:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	695a      	ldr	r2, [r3, #20]
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b738:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	68da      	ldr	r2, [r3, #12]
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b748:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b74a:	e002      	b.n	800b752 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800b74c:	68f8      	ldr	r0, [r7, #12]
 800b74e:	f7f6 fe3f 	bl	80023d0 <HAL_UART_TxCpltCallback>
}
 800b752:	bf00      	nop
 800b754:	3710      	adds	r7, #16
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b084      	sub	sp, #16
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b766:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b768:	68f8      	ldr	r0, [r7, #12]
 800b76a:	f7ff ffa9 	bl	800b6c0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b76e:	bf00      	nop
 800b770:	3710      	adds	r7, #16
 800b772:	46bd      	mov	sp, r7
 800b774:	bd80      	pop	{r7, pc}

0800b776 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b776:	b580      	push	{r7, lr}
 800b778:	b084      	sub	sp, #16
 800b77a:	af00      	add	r7, sp, #0
 800b77c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b782:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f003 0320 	and.w	r3, r3, #32
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d11e      	bne.n	800b7d0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	2200      	movs	r2, #0
 800b796:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	68da      	ldr	r2, [r3, #12]
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b7a6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	695a      	ldr	r2, [r3, #20]
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f022 0201 	bic.w	r2, r2, #1
 800b7b6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	695a      	ldr	r2, [r3, #20]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7c6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	2220      	movs	r2, #32
 800b7cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b7d0:	68f8      	ldr	r0, [r7, #12]
 800b7d2:	f7ff ff7e 	bl	800b6d2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7d6:	bf00      	nop
 800b7d8:	3710      	adds	r7, #16
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}

0800b7de <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b7de:	b580      	push	{r7, lr}
 800b7e0:	b084      	sub	sp, #16
 800b7e2:	af00      	add	r7, sp, #0
 800b7e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7ea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b7ec:	68f8      	ldr	r0, [r7, #12]
 800b7ee:	f7ff ff79 	bl	800b6e4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b7f2:	bf00      	nop
 800b7f4:	3710      	adds	r7, #16
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	bd80      	pop	{r7, pc}

0800b7fa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b7fa:	b580      	push	{r7, lr}
 800b7fc:	b084      	sub	sp, #16
 800b7fe:	af00      	add	r7, sp, #0
 800b800:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b802:	2300      	movs	r3, #0
 800b804:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b80a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	695b      	ldr	r3, [r3, #20]
 800b812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b816:	2b00      	cmp	r3, #0
 800b818:	bf14      	ite	ne
 800b81a:	2301      	movne	r3, #1
 800b81c:	2300      	moveq	r3, #0
 800b81e:	b2db      	uxtb	r3, r3
 800b820:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	2b21      	cmp	r3, #33	; 0x21
 800b82c:	d108      	bne.n	800b840 <UART_DMAError+0x46>
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d005      	beq.n	800b840 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	2200      	movs	r2, #0
 800b838:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b83a:	68b8      	ldr	r0, [r7, #8]
 800b83c:	f000 f871 	bl	800b922 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	695b      	ldr	r3, [r3, #20]
 800b846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	bf14      	ite	ne
 800b84e:	2301      	movne	r3, #1
 800b850:	2300      	moveq	r3, #0
 800b852:	b2db      	uxtb	r3, r3
 800b854:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	2b22      	cmp	r3, #34	; 0x22
 800b860:	d108      	bne.n	800b874 <UART_DMAError+0x7a>
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d005      	beq.n	800b874 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	2200      	movs	r2, #0
 800b86c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b86e:	68b8      	ldr	r0, [r7, #8]
 800b870:	f000 f86c 	bl	800b94c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b878:	f043 0210 	orr.w	r2, r3, #16
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b880:	68b8      	ldr	r0, [r7, #8]
 800b882:	f7ff ff38 	bl	800b6f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b886:	bf00      	nop
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b084      	sub	sp, #16
 800b892:	af00      	add	r7, sp, #0
 800b894:	60f8      	str	r0, [r7, #12]
 800b896:	60b9      	str	r1, [r7, #8]
 800b898:	603b      	str	r3, [r7, #0]
 800b89a:	4613      	mov	r3, r2
 800b89c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b89e:	e02c      	b.n	800b8fa <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8a0:	69bb      	ldr	r3, [r7, #24]
 800b8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8a6:	d028      	beq.n	800b8fa <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b8a8:	69bb      	ldr	r3, [r7, #24]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d007      	beq.n	800b8be <UART_WaitOnFlagUntilTimeout+0x30>
 800b8ae:	f7fa fcab 	bl	8006208 <HAL_GetTick>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	683b      	ldr	r3, [r7, #0]
 800b8b6:	1ad3      	subs	r3, r2, r3
 800b8b8:	69ba      	ldr	r2, [r7, #24]
 800b8ba:	429a      	cmp	r2, r3
 800b8bc:	d21d      	bcs.n	800b8fa <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	68da      	ldr	r2, [r3, #12]
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b8cc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	695a      	ldr	r2, [r3, #20]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f022 0201 	bic.w	r2, r2, #1
 800b8dc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2220      	movs	r2, #32
 800b8e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2220      	movs	r2, #32
 800b8ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b8f6:	2303      	movs	r3, #3
 800b8f8:	e00f      	b.n	800b91a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	681a      	ldr	r2, [r3, #0]
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	4013      	ands	r3, r2
 800b904:	68ba      	ldr	r2, [r7, #8]
 800b906:	429a      	cmp	r2, r3
 800b908:	bf0c      	ite	eq
 800b90a:	2301      	moveq	r3, #1
 800b90c:	2300      	movne	r3, #0
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	461a      	mov	r2, r3
 800b912:	79fb      	ldrb	r3, [r7, #7]
 800b914:	429a      	cmp	r2, r3
 800b916:	d0c3      	beq.n	800b8a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b918:	2300      	movs	r3, #0
}
 800b91a:	4618      	mov	r0, r3
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}

0800b922 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b922:	b480      	push	{r7}
 800b924:	b083      	sub	sp, #12
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	68da      	ldr	r2, [r3, #12]
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b938:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2220      	movs	r2, #32
 800b93e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b942:	bf00      	nop
 800b944:	370c      	adds	r7, #12
 800b946:	46bd      	mov	sp, r7
 800b948:	bc80      	pop	{r7}
 800b94a:	4770      	bx	lr

0800b94c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b083      	sub	sp, #12
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	68da      	ldr	r2, [r3, #12]
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b962:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	695a      	ldr	r2, [r3, #20]
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	f022 0201 	bic.w	r2, r2, #1
 800b972:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	2220      	movs	r2, #32
 800b978:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b97c:	bf00      	nop
 800b97e:	370c      	adds	r7, #12
 800b980:	46bd      	mov	sp, r7
 800b982:	bc80      	pop	{r7}
 800b984:	4770      	bx	lr

0800b986 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b084      	sub	sp, #16
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b992:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	2200      	movs	r2, #0
 800b998:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2200      	movs	r2, #0
 800b99e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b9a0:	68f8      	ldr	r0, [r7, #12]
 800b9a2:	f7ff fea8 	bl	800b6f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9a6:	bf00      	nop
 800b9a8:	3710      	adds	r7, #16
 800b9aa:	46bd      	mov	sp, r7
 800b9ac:	bd80      	pop	{r7, pc}

0800b9ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b9ae:	b480      	push	{r7}
 800b9b0:	b085      	sub	sp, #20
 800b9b2:	af00      	add	r7, sp, #0
 800b9b4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b9bc:	b2db      	uxtb	r3, r3
 800b9be:	2b21      	cmp	r3, #33	; 0x21
 800b9c0:	d13e      	bne.n	800ba40 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b9ca:	d114      	bne.n	800b9f6 <UART_Transmit_IT+0x48>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	691b      	ldr	r3, [r3, #16]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d110      	bne.n	800b9f6 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6a1b      	ldr	r3, [r3, #32]
 800b9d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	881b      	ldrh	r3, [r3, #0]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b9e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a1b      	ldr	r3, [r3, #32]
 800b9ee:	1c9a      	adds	r2, r3, #2
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	621a      	str	r2, [r3, #32]
 800b9f4:	e008      	b.n	800ba08 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	6a1b      	ldr	r3, [r3, #32]
 800b9fa:	1c59      	adds	r1, r3, #1
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	6211      	str	r1, [r2, #32]
 800ba00:	781a      	ldrb	r2, [r3, #0]
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	687a      	ldr	r2, [r7, #4]
 800ba14:	4619      	mov	r1, r3
 800ba16:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d10f      	bne.n	800ba3c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	68da      	ldr	r2, [r3, #12]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba2a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	68da      	ldr	r2, [r3, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba3a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	e000      	b.n	800ba42 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ba40:	2302      	movs	r3, #2
  }
}
 800ba42:	4618      	mov	r0, r3
 800ba44:	3714      	adds	r7, #20
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bc80      	pop	{r7}
 800ba4a:	4770      	bx	lr

0800ba4c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	68da      	ldr	r2, [r3, #12]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba62:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2220      	movs	r2, #32
 800ba68:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f7f6 fcaf 	bl	80023d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba72:	2300      	movs	r3, #0
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3708      	adds	r7, #8
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}

0800ba7c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba7c:	b580      	push	{r7, lr}
 800ba7e:	b084      	sub	sp, #16
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800ba8a:	b2db      	uxtb	r3, r3
 800ba8c:	2b22      	cmp	r3, #34	; 0x22
 800ba8e:	d170      	bne.n	800bb72 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	689b      	ldr	r3, [r3, #8]
 800ba94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba98:	d117      	bne.n	800baca <UART_Receive_IT+0x4e>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	691b      	ldr	r3, [r3, #16]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d113      	bne.n	800baca <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800baa2:	2300      	movs	r3, #0
 800baa4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baaa:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	685b      	ldr	r3, [r3, #4]
 800bab2:	b29b      	uxth	r3, r3
 800bab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bab8:	b29a      	uxth	r2, r3
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bac2:	1c9a      	adds	r2, r3, #2
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	629a      	str	r2, [r3, #40]	; 0x28
 800bac8:	e026      	b.n	800bb18 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bace:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800bad0:	2300      	movs	r3, #0
 800bad2:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	689b      	ldr	r3, [r3, #8]
 800bad8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800badc:	d007      	beq.n	800baee <UART_Receive_IT+0x72>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10a      	bne.n	800bafc <UART_Receive_IT+0x80>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	691b      	ldr	r3, [r3, #16]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d106      	bne.n	800bafc <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	b2da      	uxtb	r2, r3
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	701a      	strb	r2, [r3, #0]
 800bafa:	e008      	b.n	800bb0e <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	685b      	ldr	r3, [r3, #4]
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb08:	b2da      	uxtb	r2, r3
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	3b01      	subs	r3, #1
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	4619      	mov	r1, r3
 800bb26:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d120      	bne.n	800bb6e <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	68da      	ldr	r2, [r3, #12]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f022 0220 	bic.w	r2, r2, #32
 800bb3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	68da      	ldr	r2, [r3, #12]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bb4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	695a      	ldr	r2, [r3, #20]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f022 0201 	bic.w	r2, r2, #1
 800bb5a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2220      	movs	r2, #32
 800bb60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7ff fdb4 	bl	800b6d2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	e002      	b.n	800bb74 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800bb6e:	2300      	movs	r3, #0
 800bb70:	e000      	b.n	800bb74 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800bb72:	2302      	movs	r3, #2
  }
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3710      	adds	r7, #16
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b084      	sub	sp, #16
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	691b      	ldr	r3, [r3, #16]
 800bb8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	68da      	ldr	r2, [r3, #12]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	430a      	orrs	r2, r1
 800bb98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	689a      	ldr	r2, [r3, #8]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	691b      	ldr	r3, [r3, #16]
 800bba2:	431a      	orrs	r2, r3
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	695b      	ldr	r3, [r3, #20]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	68db      	ldr	r3, [r3, #12]
 800bbb2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800bbb6:	f023 030c 	bic.w	r3, r3, #12
 800bbba:	687a      	ldr	r2, [r7, #4]
 800bbbc:	6812      	ldr	r2, [r2, #0]
 800bbbe:	68b9      	ldr	r1, [r7, #8]
 800bbc0:	430b      	orrs	r3, r1
 800bbc2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	695b      	ldr	r3, [r3, #20]
 800bbca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	699a      	ldr	r2, [r3, #24]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	4a2c      	ldr	r2, [pc, #176]	; (800bc90 <UART_SetConfig+0x114>)
 800bbe0:	4293      	cmp	r3, r2
 800bbe2:	d103      	bne.n	800bbec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800bbe4:	f7fd f914 	bl	8008e10 <HAL_RCC_GetPCLK2Freq>
 800bbe8:	60f8      	str	r0, [r7, #12]
 800bbea:	e002      	b.n	800bbf2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800bbec:	f7fd f8fc 	bl	8008de8 <HAL_RCC_GetPCLK1Freq>
 800bbf0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bbf2:	68fa      	ldr	r2, [r7, #12]
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	009b      	lsls	r3, r3, #2
 800bbf8:	4413      	add	r3, r2
 800bbfa:	009a      	lsls	r2, r3, #2
 800bbfc:	441a      	add	r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc08:	4a22      	ldr	r2, [pc, #136]	; (800bc94 <UART_SetConfig+0x118>)
 800bc0a:	fba2 2303 	umull	r2, r3, r2, r3
 800bc0e:	095b      	lsrs	r3, r3, #5
 800bc10:	0119      	lsls	r1, r3, #4
 800bc12:	68fa      	ldr	r2, [r7, #12]
 800bc14:	4613      	mov	r3, r2
 800bc16:	009b      	lsls	r3, r3, #2
 800bc18:	4413      	add	r3, r2
 800bc1a:	009a      	lsls	r2, r3, #2
 800bc1c:	441a      	add	r2, r3
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	685b      	ldr	r3, [r3, #4]
 800bc22:	009b      	lsls	r3, r3, #2
 800bc24:	fbb2 f2f3 	udiv	r2, r2, r3
 800bc28:	4b1a      	ldr	r3, [pc, #104]	; (800bc94 <UART_SetConfig+0x118>)
 800bc2a:	fba3 0302 	umull	r0, r3, r3, r2
 800bc2e:	095b      	lsrs	r3, r3, #5
 800bc30:	2064      	movs	r0, #100	; 0x64
 800bc32:	fb00 f303 	mul.w	r3, r0, r3
 800bc36:	1ad3      	subs	r3, r2, r3
 800bc38:	011b      	lsls	r3, r3, #4
 800bc3a:	3332      	adds	r3, #50	; 0x32
 800bc3c:	4a15      	ldr	r2, [pc, #84]	; (800bc94 <UART_SetConfig+0x118>)
 800bc3e:	fba2 2303 	umull	r2, r3, r2, r3
 800bc42:	095b      	lsrs	r3, r3, #5
 800bc44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc48:	4419      	add	r1, r3
 800bc4a:	68fa      	ldr	r2, [r7, #12]
 800bc4c:	4613      	mov	r3, r2
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	4413      	add	r3, r2
 800bc52:	009a      	lsls	r2, r3, #2
 800bc54:	441a      	add	r2, r3
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	009b      	lsls	r3, r3, #2
 800bc5c:	fbb2 f2f3 	udiv	r2, r2, r3
 800bc60:	4b0c      	ldr	r3, [pc, #48]	; (800bc94 <UART_SetConfig+0x118>)
 800bc62:	fba3 0302 	umull	r0, r3, r3, r2
 800bc66:	095b      	lsrs	r3, r3, #5
 800bc68:	2064      	movs	r0, #100	; 0x64
 800bc6a:	fb00 f303 	mul.w	r3, r0, r3
 800bc6e:	1ad3      	subs	r3, r2, r3
 800bc70:	011b      	lsls	r3, r3, #4
 800bc72:	3332      	adds	r3, #50	; 0x32
 800bc74:	4a07      	ldr	r2, [pc, #28]	; (800bc94 <UART_SetConfig+0x118>)
 800bc76:	fba2 2303 	umull	r2, r3, r2, r3
 800bc7a:	095b      	lsrs	r3, r3, #5
 800bc7c:	f003 020f 	and.w	r2, r3, #15
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	440a      	add	r2, r1
 800bc86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800bc88:	bf00      	nop
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}
 800bc90:	40013800 	.word	0x40013800
 800bc94:	51eb851f 	.word	0x51eb851f

0800bc98 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"



Controller::Controller() {}
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b086      	sub	sp, #24
 800bc9c:	af04      	add	r7, sp, #16
 800bc9e:	6078      	str	r0, [r7, #4]
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	4a6d      	ldr	r2, [pc, #436]	; (800be58 <_ZN10ControllerC1Ev+0x1c0>)
 800bca4:	639a      	str	r2, [r3, #56]	; 0x38
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	4a6c      	ldr	r2, [pc, #432]	; (800be5c <_ZN10ControllerC1Ev+0x1c4>)
 800bcaa:	63da      	str	r2, [r3, #60]	; 0x3c
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	22c8      	movs	r2, #200	; 0xc8
 800bcb0:	641a      	str	r2, [r3, #64]	; 0x40
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7f4 ffe8 	bl	8000c8c <__aeabi_i2f>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800bcc4:	f7f5 f8ea 	bl	8000e9c <__aeabi_fdiv>
 800bcc8:	4603      	mov	r3, r0
 800bcca:	461a      	mov	r2, r3
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	645a      	str	r2, [r3, #68]	; 0x44
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	4a63      	ldr	r2, [pc, #396]	; (800be60 <_ZN10ControllerC1Ev+0x1c8>)
 800bcd4:	649a      	str	r2, [r3, #72]	; 0x48
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	4a62      	ldr	r2, [pc, #392]	; (800be64 <_ZN10ControllerC1Ev+0x1cc>)
 800bcda:	64da      	str	r2, [r3, #76]	; 0x4c
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	4a62      	ldr	r2, [pc, #392]	; (800be68 <_ZN10ControllerC1Ev+0x1d0>)
 800bce0:	651a      	str	r2, [r3, #80]	; 0x50
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f04f 0200 	mov.w	r2, #0
 800bce8:	655a      	str	r2, [r3, #84]	; 0x54
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	4a5f      	ldr	r2, [pc, #380]	; (800be6c <_ZN10ControllerC1Ev+0x1d4>)
 800bcee:	659a      	str	r2, [r3, #88]	; 0x58
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	4a5f      	ldr	r2, [pc, #380]	; (800be70 <_ZN10ControllerC1Ev+0x1d8>)
 800bcf4:	65da      	str	r2, [r3, #92]	; 0x5c
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	4a5e      	ldr	r2, [pc, #376]	; (800be74 <_ZN10ControllerC1Ev+0x1dc>)
 800bcfa:	661a      	str	r2, [r3, #96]	; 0x60
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	665a      	str	r2, [r3, #100]	; 0x64
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	669a      	str	r2, [r3, #104]	; 0x68
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	66da      	str	r2, [r3, #108]	; 0x6c
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	4a58      	ldr	r2, [pc, #352]	; (800be78 <_ZN10ControllerC1Ev+0x1e0>)
 800bd18:	671a      	str	r2, [r3, #112]	; 0x70
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800bd20:	675a      	str	r2, [r3, #116]	; 0x74
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	f04f 0200 	mov.w	r2, #0
 800bd28:	679a      	str	r2, [r3, #120]	; 0x78
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	4a53      	ldr	r2, [pc, #332]	; (800be7c <_ZN10ControllerC1Ev+0x1e4>)
 800bd2e:	67da      	str	r2, [r3, #124]	; 0x7c
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f04f 0200 	mov.w	r2, #0
 800bd36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	4a4e      	ldr	r2, [pc, #312]	; (800be78 <_ZN10ControllerC1Ev+0x1e0>)
 800bd3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	4a4e      	ldr	r2, [pc, #312]	; (800be80 <_ZN10ControllerC1Ev+0x1e8>)
 800bd46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	4a4d      	ldr	r2, [pc, #308]	; (800be84 <_ZN10ControllerC1Ev+0x1ec>)
 800bd4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f04f 0200 	mov.w	r2, #0
 800bd58:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f04f 0200 	mov.w	r2, #0
 800bd62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800bd6c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f04f 0200 	mov.w	r2, #0
 800bd76:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f04f 0200 	mov.w	r2, #0
 800bd80:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 800bd8a:	a32f      	add	r3, pc, #188	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd94:	a32c      	add	r3, pc, #176	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bd96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9a:	e9cd 2300 	strd	r2, r3, [sp]
 800bd9e:	a32c      	add	r3, pc, #176	; (adr r3, 800be50 <_ZN10ControllerC1Ev+0x1b8>)
 800bda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda4:	4608      	mov	r0, r1
 800bda6:	f001 ff1f 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	f103 01d0 	add.w	r1, r3, #208	; 0xd0
 800bdb0:	a325      	add	r3, pc, #148	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bdb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bdba:	a323      	add	r3, pc, #140	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc0:	e9cd 2300 	strd	r2, r3, [sp]
 800bdc4:	a322      	add	r3, pc, #136	; (adr r3, 800be50 <_ZN10ControllerC1Ev+0x1b8>)
 800bdc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdca:	4608      	mov	r0, r1
 800bdcc:	f001 ff0c 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f103 01f8 	add.w	r1, r3, #248	; 0xf8
 800bdd6:	a31c      	add	r3, pc, #112	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bdd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bddc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bde0:	a319      	add	r3, pc, #100	; (adr r3, 800be48 <_ZN10ControllerC1Ev+0x1b0>)
 800bde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde6:	e9cd 2300 	strd	r2, r3, [sp]
 800bdea:	a319      	add	r3, pc, #100	; (adr r3, 800be50 <_ZN10ControllerC1Ev+0x1b8>)
 800bdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	f001 fef9 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f001 fae3 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800be08:	4618      	mov	r0, r3
 800be0a:	f001 fadd 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	f503 735a 	add.w	r3, r3, #872	; 0x368
 800be14:	4618      	mov	r0, r3
 800be16:	f001 fad7 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800be20:	4618      	mov	r0, r3
 800be22:	f001 fad1 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f503 639b 	add.w	r3, r3, #1240	; 0x4d8
 800be2c:	4618      	mov	r0, r3
 800be2e:	f001 facb 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
 800be38:	4618      	mov	r0, r3
 800be3a:	f001 fac5 	bl	800d3c8 <_ZN3PIDC1Ev>
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	4618      	mov	r0, r3
 800be42:	3708      	adds	r7, #8
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}
 800be48:	fc3b4f61 	.word	0xfc3b4f61
 800be4c:	3fa35935 	.word	0x3fa35935
 800be50:	4f0d844d 	.word	0x4f0d844d
 800be54:	3fed94af 	.word	0x3fed94af
 800be58:	44c1c000 	.word	0x44c1c000
 800be5c:	42654ca3 	.word	0x42654ca3
 800be60:	3fb33333 	.word	0x3fb33333
 800be64:	411cf5c3 	.word	0x411cf5c3
 800be68:	41f9d70a 	.word	0x41f9d70a
 800be6c:	3eb33333 	.word	0x3eb33333
 800be70:	3da3d70a 	.word	0x3da3d70a
 800be74:	3c03126f 	.word	0x3c03126f
 800be78:	41200000 	.word	0x41200000
 800be7c:	40900000 	.word	0x40900000
 800be80:	41700000 	.word	0x41700000
 800be84:	c0800000 	.word	0xc0800000

0800be88 <_ZN10Controller3RunEv>:

void Controller::Run (void) {
 800be88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be8c:	b092      	sub	sp, #72	; 0x48
 800be8e:	af04      	add	r7, sp, #16
 800be90:	6078      	str	r0, [r7, #4]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
		vel_controller_counter++;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be96:	1c5a      	adds	r2, r3, #1
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	625a      	str	r2, [r3, #36]	; 0x24

        roll  = state.angles[0];
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	f8d3 2170 	ldr.w	r2, [r3, #368]	; 0x170
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	609a      	str	r2, [r3, #8]

    int thr;
    int thr2 = pid_roll.Sat(ch3, 2000, 1000);
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 11b0 	ldr.w	r1, [r3, #432]	; 0x1b0
 800bf02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf06:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bf0a:	f001 fdf7 	bl	800dafc <_ZN3PID3SatEfii>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	4618      	mov	r0, r3
 800bf12:	f7f5 f8eb 	bl	80010ec <__aeabi_f2iz>
 800bf16:	4603      	mov	r3, r0
 800bf18:	62fb      	str	r3, [r7, #44]	; 0x2c
    float K_swarm;

    if(swarm) {
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f893 31d5 	ldrb.w	r3, [r3, #469]	; 0x1d5
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <_ZN10Controller3RunEv+0xa2>
    	K_swarm = 3;
 800bf24:	4b99      	ldr	r3, [pc, #612]	; (800c18c <_ZN10Controller3RunEv+0x304>)
 800bf26:	633b      	str	r3, [r7, #48]	; 0x30
 800bf28:	e002      	b.n	800bf30 <_ZN10Controller3RunEv+0xa8>
    }

    else {
    	K_swarm = 1;
 800bf2a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800bf2e:	633b      	str	r3, [r7, #48]	; 0x30
    }

    switch(mod) {
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f893 31d4 	ldrb.w	r3, [r3, #468]	; 0x1d4
 800bf36:	2b02      	cmp	r3, #2
 800bf38:	f000 812c 	beq.w	800c194 <_ZN10Controller3RunEv+0x30c>
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	f300 819f 	bgt.w	800c280 <_ZN10Controller3RunEv+0x3f8>
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d002      	beq.n	800bf4c <_ZN10Controller3RunEv+0xc4>
 800bf46:	2b01      	cmp	r3, #1
 800bf48:	d041      	beq.n	800bfce <_ZN10Controller3RunEv+0x146>
 800bf4a:	e199      	b.n	800c280 <_ZN10Controller3RunEv+0x3f8>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 11b0 	ldr.w	r1, [r3, #432]	; 0x1b0
 800bf58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf5c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800bf60:	f001 fdcc 	bl	800dafc <_ZN3PID3SatEfii>
 800bf64:	4603      	mov	r3, r0
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7f5 f8c0 	bl	80010ec <__aeabi_f2iz>
 800bf6c:	4603      	mov	r3, r0
 800bf6e:	637b      	str	r3, [r7, #52]	; 0x34
            roll_des     = state_des.angles[0];
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
            pitch_des 	 = state_des.angles[1];
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
            yaw_rate_des = state_des.rates[2];
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 2194 	ldr.w	r2, [r3, #404]	; 0x194
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	4610      	mov	r0, r2
 800bfa4:	f001 fe3b 	bl	800dc1e <_ZN3lpf3RunEf>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	f001 fe2d 	bl	800dc1e <_ZN3lpf3RunEf>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
            //yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
    	    break;
 800bfcc:	e158      	b.n	800c280 <_ZN10Controller3RunEv+0x3f8>
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f503 6684 	add.w	r6, r3, #1056	; 0x420
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 81a8 	ldr.w	r8, [r3, #424]	; 0x1a8
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8d3 91ac 	ldr.w	r9, [r3, #428]	; 0x1ac
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 a1a4 	ldr.w	sl, [r3, #420]	; 0x1a4
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 800bff8:	4618      	mov	r0, r3
 800bffa:	f7f5 f89d 	bl	8001138 <__aeabi_f2uiz>
 800bffe:	4603      	mov	r3, r0
 800c000:	9302      	str	r3, [sp, #8]
 800c002:	9501      	str	r5, [sp, #4]
 800c004:	9400      	str	r4, [sp, #0]
 800c006:	4653      	mov	r3, sl
 800c008:	464a      	mov	r2, r9
 800c00a:	4641      	mov	r1, r8
 800c00c:	4630      	mov	r0, r6
 800c00e:	f001 fad3 	bl	800d5b8 <_ZN3PID6PI_VelEfffffj>
 800c012:	4604      	mov	r4, r0
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c01c:	4619      	mov	r1, r3
 800c01e:	4610      	mov	r0, r2
 800c020:	f7f4 fe88 	bl	8000d34 <__aeabi_fmul>
 800c024:	4603      	mov	r3, r0
 800c026:	4619      	mov	r1, r3
 800c028:	4620      	mov	r0, r4
 800c02a:	f7f4 fd7b 	bl	8000b24 <__addsf3>
 800c02e:	4603      	mov	r3, r0
 800c030:	461a      	mov	r2, r3
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			float deg2rad = 0.0175;
 800c038:	4b55      	ldr	r3, [pc, #340]	; (800c190 <_ZN10Controller3RunEv+0x308>)
 800c03a:	62bb      	str	r3, [r7, #40]	; 0x28
			float roll_r = roll * deg2rad;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	68db      	ldr	r3, [r3, #12]
 800c040:	4619      	mov	r1, r3
 800c042:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c044:	f7f4 fe76 	bl	8000d34 <__aeabi_fmul>
 800c048:	4603      	mov	r3, r0
 800c04a:	627b      	str	r3, [r7, #36]	; 0x24
			float pitch_r = pitch * deg2rad;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	691b      	ldr	r3, [r3, #16]
 800c050:	4619      	mov	r1, r3
 800c052:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c054:	f7f4 fe6e 	bl	8000d34 <__aeabi_fmul>
 800c058:	4603      	mov	r3, r0
 800c05a:	623b      	str	r3, [r7, #32]
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800c05c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c05e:	f7f5 fecf 	bl	8001e00 <_ZSt3cosf>
 800c062:	4603      	mov	r3, r0
 800c064:	4619      	mov	r1, r3
 800c066:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c06a:	f7f4 ff17 	bl	8000e9c <__aeabi_fdiv>
 800c06e:	4603      	mov	r3, r0
 800c070:	461c      	mov	r4, r3
 800c072:	6a38      	ldr	r0, [r7, #32]
 800c074:	f7f5 fec4 	bl	8001e00 <_ZSt3cosf>
 800c078:	4603      	mov	r3, r0
 800c07a:	4619      	mov	r1, r3
 800c07c:	4620      	mov	r0, r4
 800c07e:	f7f4 ff0d 	bl	8000e9c <__aeabi_fdiv>
 800c082:	4603      	mov	r3, r0
 800c084:	61fb      	str	r3, [r7, #28]

			F = F * b2e ; // Body to Earth
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c08c:	69f9      	ldr	r1, [r7, #28]
 800c08e:	4618      	mov	r0, r3
 800c090:	f7f4 fe50 	bl	8000d34 <__aeabi_fmul>
 800c094:	4603      	mov	r3, r0
 800c096:	461a      	mov	r2, r3
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			F = p_alt.Sat(F, F_max, F_min);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f503 6484 	add.w	r4, r3, #1056	; 0x420
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 5158 	ldr.w	r5, [r3, #344]	; 0x158
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f7f5 f81c 	bl	80010ec <__aeabi_f2iz>
 800c0b4:	4606      	mov	r6, r0
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7f5 f816 	bl	80010ec <__aeabi_f2iz>
 800c0c0:	4603      	mov	r3, r0
 800c0c2:	4632      	mov	r2, r6
 800c0c4:	4629      	mov	r1, r5
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f001 fd18 	bl	800dafc <_ZN3PID3SatEfii>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			thr = p_alt.F2thr(F);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f503 6284 	add.w	r2, r3, #1056	; 0x420
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	4610      	mov	r0, r2
 800c0e4:	f001 fd3a 	bl	800db5c <_ZN3PID5F2thrEf>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	637b      	str	r3, [r7, #52]	; 0x34
			thr = p_alt.Sat(thr, 1800, 1100);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f503 6484 	add.w	r4, r3, #1056	; 0x420
 800c0f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c0f4:	f7f4 fdca 	bl	8000c8c <__aeabi_i2f>
 800c0f8:	4601      	mov	r1, r0
 800c0fa:	f240 434c 	movw	r3, #1100	; 0x44c
 800c0fe:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800c102:	4620      	mov	r0, r4
 800c104:	f001 fcfa 	bl	800dafc <_ZN3PID3SatEfii>
 800c108:	4603      	mov	r3, r0
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7f4 ffee 	bl	80010ec <__aeabi_f2iz>
 800c110:	4603      	mov	r3, r0
 800c112:	637b      	str	r3, [r7, #52]	; 0x34
			alt_thr = thr;
 800c114:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c116:	f7f4 fdb9 	bl	8000c8c <__aeabi_i2f>
 800c11a:	4602      	mov	r2, r0
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8c3 2648 	str.w	r2, [r3, #1608]	; 0x648
			z0 = p_alt.zi;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8d3 24cc 	ldr.w	r2, [r3, #1228]	; 0x4cc
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

            roll_des     = state_des.angles[0];
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
            pitch_des 	 = state_des.angles[1];
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
            yaw_rate_des = state_des.rates[2];
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f8d3 2194 	ldr.w	r2, [r3, #404]	; 0x194
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f103 02a8 	add.w	r2, r3, #168	; 0xa8
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 31d8 	ldr.w	r3, [r3, #472]	; 0x1d8
 800c15e:	4619      	mov	r1, r3
 800c160:	4610      	mov	r0, r2
 800c162:	f001 fd5c 	bl	800dc1e <_ZN3lpf3RunEf>
 800c166:	4602      	mov	r2, r0
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800c17a:	4619      	mov	r1, r3
 800c17c:	4610      	mov	r0, r2
 800c17e:	f001 fd4e 	bl	800dc1e <_ZN3lpf3RunEf>
 800c182:	4602      	mov	r2, r0
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
            //yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
			break;
 800c18a:	e079      	b.n	800c280 <_ZN10Controller3RunEv+0x3f8>
 800c18c:	40400000 	.word	0x40400000
 800c190:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f8d3 11b0 	ldr.w	r1, [r3, #432]	; 0x1b0
 800c1a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c1a4:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800c1a8:	f001 fca8 	bl	800dafc <_ZN3PID3SatEfii>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f7f4 ff9c 	bl	80010ec <__aeabi_f2iz>
 800c1b4:	4603      	mov	r3, r0
 800c1b6:	637b      	str	r3, [r7, #52]	; 0x34

    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);

    	    if(vel_controller_counter >= 10) {
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1bc:	2b09      	cmp	r3, #9
 800c1be:	d958      	bls.n	800c272 <_ZN10Controller3RunEv+0x3ea>
    	    	//PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd)
    	    	vel_controller_counter = 0;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	625a      	str	r2, [r3, #36]	; 0x24
        		pitch_des = p_velx.PID_Pos(x0,x,Kp_velx,Ki_velx,Kd_velx);
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f503 609b 	add.w	r0, r3, #1240	; 0x4d8
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8d3 11b8 	ldr.w	r1, [r3, #440]	; 0x1b8
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	f8d3 41bc 	ldr.w	r4, [r3, #444]	; 0x1bc
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 800c1ea:	9201      	str	r2, [sp, #4]
 800c1ec:	9300      	str	r3, [sp, #0]
 800c1ee:	462b      	mov	r3, r5
 800c1f0:	4622      	mov	r2, r4
 800c1f2:	f001 fae5 	bl	800d7c0 <_ZN3PID7PID_PosEfffff>
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
        		roll_des  = p_vely.PID_Pos(y0,y,Kp_vely,Ki_vely,Kd_vely);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	f503 60b2 	add.w	r0, r3, #1424	; 0x590
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	f8d3 11c8 	ldr.w	r1, [r3, #456]	; 0x1c8
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	f8d3 41cc 	ldr.w	r4, [r3, #460]	; 0x1cc
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 5098 	ldr.w	r5, [r3, #152]	; 0x98
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 800c222:	9201      	str	r2, [sp, #4]
 800c224:	9300      	str	r3, [sp, #0]
 800c226:	462b      	mov	r3, r5
 800c228:	4622      	mov	r2, r4
 800c22a:	f001 fac9 	bl	800d7c0 <_ZN3PID7PID_PosEfffff>
 800c22e:	4602      	mov	r2, r0
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8

        		pitch_des = p_velx.Sat(pitch_des, 20, -20);
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f503 609b 	add.w	r0, r3, #1240	; 0x4d8
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8d3 11dc 	ldr.w	r1, [r3, #476]	; 0x1dc
 800c242:	f06f 0313 	mvn.w	r3, #19
 800c246:	2214      	movs	r2, #20
 800c248:	f001 fc58 	bl	800dafc <_ZN3PID3SatEfii>
 800c24c:	4602      	mov	r2, r0
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
        		roll_des = p_vely.Sat(roll_des, 20, -20);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f503 60b2 	add.w	r0, r3, #1424	; 0x590
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 800c260:	f06f 0313 	mvn.w	r3, #19
 800c264:	2214      	movs	r2, #20
 800c266:	f001 fc49 	bl	800dafc <_ZN3PID3SatEfii>
 800c26a:	4602      	mov	r2, r0
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8

    	    }

            yaw_rate_des = state_des.rates[2];
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	f8d3 2194 	ldr.w	r2, [r3, #404]	; 0x194
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
            //yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);

    		break;
 800c27e:	bf00      	nop
    	}

    }

    if(angle_loop_counter == 3) {
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
 800c286:	2b03      	cmp	r3, #3
 800c288:	d165      	bne.n	800c356 <_ZN10Controller3RunEv+0x4ce>
    	//float sqrt_controller(float alpha_des, float _alpha_des, uint8_t angle_counter,float Kff);
    	angle_ff_roll  = pid_roll.sqrt_controller(roll_des, _roll_des, angle_loop_counter,Kff);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	f893 4120 	ldrb.w	r4, [r3, #288]	; 0x120
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	4623      	mov	r3, r4
 800c2aa:	f001 f927 	bl	800d4fc <_ZN3PID15sqrt_controllerEffhf>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
    	angle_ff_pitch = pid_pitch.sqrt_controller(pitch_des, _pitch_des, angle_loop_counter,Kff);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 11dc 	ldr.w	r1, [r3, #476]	; 0x1dc
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f893 4120 	ldrb.w	r4, [r3, #288]	; 0x120
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c2d2:	9300      	str	r3, [sp, #0]
 800c2d4:	4623      	mov	r3, r4
 800c2d6:	f001 f911 	bl	800d4fc <_ZN3PID15sqrt_controllerEffhf>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
    	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle);// + angle_ff_roll;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 11d8 	ldr.w	r1, [r3, #472]	; 0x1d8
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	68da      	ldr	r2, [r3, #12]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c2fc:	9300      	str	r3, [sp, #0]
 800c2fe:	4623      	mov	r3, r4
 800c300:	f001 f8be 	bl	800d480 <_ZN3PID7P_AngleEffff>
 800c304:	4602      	mov	r2, r0
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle);// + angle_ff_pitch ;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	f8d3 11dc 	ldr.w	r1, [r3, #476]	; 0x1dc
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	691a      	ldr	r2, [r3, #16]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c326:	9300      	str	r3, [sp, #0]
 800c328:	4623      	mov	r3, r4
 800c32a:	f001 f8a9 	bl	800d480 <_ZN3PID7P_AngleEffff>
 800c32e:	4602      	mov	r2, r0
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    	_roll_des  = roll_des;
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	f8d3 21d8 	ldr.w	r2, [r3, #472]	; 0x1d8
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
    	_pitch_des = pitch_des;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f8d3 21dc 	ldr.w	r2, [r3, #476]	; 0x1dc
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
    	angle_loop_counter = 0;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2200      	movs	r2, #0
 800c352:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120


//	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
//	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle);// + pd_roll_ff;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8d3 5150 	ldr.w	r5, [r3, #336]	; 0x150
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	699e      	ldr	r6, [r3, #24]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800c374:	6879      	ldr	r1, [r7, #4]
 800c376:	6e09      	ldr	r1, [r1, #96]	; 0x60
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800c37c:	9003      	str	r0, [sp, #12]
 800c37e:	9102      	str	r1, [sp, #8]
 800c380:	9201      	str	r2, [sp, #4]
 800c382:	9300      	str	r3, [sp, #0]
 800c384:	4663      	mov	r3, ip
 800c386:	4632      	mov	r2, r6
 800c388:	4629      	mov	r1, r5
 800c38a:	4620      	mov	r0, r4
 800c38c:	f001 f970 	bl	800d670 <_ZN3PID9PID_Rate2Efffffff>
 800c390:	4602      	mov	r2, r0
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle);// + pd_pitch_ff;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f503 742c 	add.w	r4, r3, #688	; 0x2b0
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f8d3 5154 	ldr.w	r5, [r3, #340]	; 0x154
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	69de      	ldr	r6, [r3, #28]
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3b2:	687a      	ldr	r2, [r7, #4]
 800c3b4:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c3b6:	6879      	ldr	r1, [r7, #4]
 800c3b8:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800c3be:	9003      	str	r0, [sp, #12]
 800c3c0:	9102      	str	r1, [sp, #8]
 800c3c2:	9201      	str	r2, [sp, #4]
 800c3c4:	9300      	str	r3, [sp, #0]
 800c3c6:	4663      	mov	r3, ip
 800c3c8:	4632      	mov	r2, r6
 800c3ca:	4629      	mov	r1, r5
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f001 f94f 	bl	800d670 <_ZN3PID9PID_Rate2Efffffff>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f503 705a 	add.w	r0, r3, #872	; 0x368
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f8d3 11e0 	ldr.w	r1, [r3, #480]	; 0x1e0
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	6a1a      	ldr	r2, [r3, #32]
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c3f2:	f04f 0500 	mov.w	r5, #0
 800c3f6:	9501      	str	r5, [sp, #4]
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	4623      	mov	r3, r4
 800c3fc:	f001 fa1e 	bl	800d83c <_ZN3PID7PD_RateEfffff>
 800c400:	4602      	mov	r2, r0
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	angle_loop_counter++;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
 800c40e:	3301      	adds	r3, #1
 800c410:	b2da      	uxtb	r2, r3
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120

#ifdef UAV1


    int pwm1 = thr + K_swarm*(+ pd_pitch - pd_roll)  - p_yaw + PITCH_TRIM - ROLL_TRIM - YAW_TRIM;
 800c418:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c41a:	f7f4 fc37 	bl	8000c8c <__aeabi_i2f>
 800c41e:	4604      	mov	r4, r0
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c42c:	4619      	mov	r1, r3
 800c42e:	4610      	mov	r0, r2
 800c430:	f7f4 fb76 	bl	8000b20 <__aeabi_fsub>
 800c434:	4603      	mov	r3, r0
 800c436:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c438:	4618      	mov	r0, r3
 800c43a:	f7f4 fc7b 	bl	8000d34 <__aeabi_fmul>
 800c43e:	4603      	mov	r3, r0
 800c440:	4619      	mov	r1, r3
 800c442:	4620      	mov	r0, r4
 800c444:	f7f4 fb6e 	bl	8000b24 <__addsf3>
 800c448:	4603      	mov	r3, r0
 800c44a:	461a      	mov	r2, r3
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c452:	4619      	mov	r1, r3
 800c454:	4610      	mov	r0, r2
 800c456:	f7f4 fb63 	bl	8000b20 <__aeabi_fsub>
 800c45a:	4603      	mov	r3, r0
 800c45c:	4618      	mov	r0, r3
 800c45e:	f7f3 ffdb 	bl	8000418 <__aeabi_f2d>
 800c462:	a3a7      	add	r3, pc, #668	; (adr r3, 800c700 <_ZN10Controller3RunEv+0x878>)
 800c464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c468:	f7f3 fe78 	bl	800015c <__adddf3>
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	4610      	mov	r0, r2
 800c472:	4619      	mov	r1, r3
 800c474:	f04f 0200 	mov.w	r2, #0
 800c478:	4ba3      	ldr	r3, [pc, #652]	; (800c708 <_ZN10Controller3RunEv+0x880>)
 800c47a:	f7f3 fe6d 	bl	8000158 <__aeabi_dsub>
 800c47e:	4602      	mov	r2, r0
 800c480:	460b      	mov	r3, r1
 800c482:	4610      	mov	r0, r2
 800c484:	4619      	mov	r1, r3
 800c486:	f04f 0200 	mov.w	r2, #0
 800c48a:	4ba0      	ldr	r3, [pc, #640]	; (800c70c <_ZN10Controller3RunEv+0x884>)
 800c48c:	f7f3 fe66 	bl	800015c <__adddf3>
 800c490:	4602      	mov	r2, r0
 800c492:	460b      	mov	r3, r1
 800c494:	4610      	mov	r0, r2
 800c496:	4619      	mov	r1, r3
 800c498:	f7f4 fac6 	bl	8000a28 <__aeabi_d2iz>
 800c49c:	4603      	mov	r3, r0
 800c49e:	61bb      	str	r3, [r7, #24]
    int pwm2 = thr + K_swarm*(- pd_pitch + pd_roll)  - p_yaw - PITCH_TRIM + ROLL_TRIM - YAW_TRIM;
 800c4a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c4a2:	f7f4 fbf3 	bl	8000c8c <__aeabi_i2f>
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	4610      	mov	r0, r2
 800c4b8:	f7f4 fb32 	bl	8000b20 <__aeabi_fsub>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7f4 fc37 	bl	8000d34 <__aeabi_fmul>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4620      	mov	r0, r4
 800c4cc:	f7f4 fb2a 	bl	8000b24 <__addsf3>
 800c4d0:	4603      	mov	r3, r0
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c4da:	4619      	mov	r1, r3
 800c4dc:	4610      	mov	r0, r2
 800c4de:	f7f4 fb1f 	bl	8000b20 <__aeabi_fsub>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7f3 ff97 	bl	8000418 <__aeabi_f2d>
 800c4ea:	a385      	add	r3, pc, #532	; (adr r3, 800c700 <_ZN10Controller3RunEv+0x878>)
 800c4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f0:	f7f3 fe32 	bl	8000158 <__aeabi_dsub>
 800c4f4:	4602      	mov	r2, r0
 800c4f6:	460b      	mov	r3, r1
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	f04f 0200 	mov.w	r2, #0
 800c500:	4b81      	ldr	r3, [pc, #516]	; (800c708 <_ZN10Controller3RunEv+0x880>)
 800c502:	f7f3 fe2b 	bl	800015c <__adddf3>
 800c506:	4602      	mov	r2, r0
 800c508:	460b      	mov	r3, r1
 800c50a:	4610      	mov	r0, r2
 800c50c:	4619      	mov	r1, r3
 800c50e:	f04f 0200 	mov.w	r2, #0
 800c512:	4b7e      	ldr	r3, [pc, #504]	; (800c70c <_ZN10Controller3RunEv+0x884>)
 800c514:	f7f3 fe22 	bl	800015c <__adddf3>
 800c518:	4602      	mov	r2, r0
 800c51a:	460b      	mov	r3, r1
 800c51c:	4610      	mov	r0, r2
 800c51e:	4619      	mov	r1, r3
 800c520:	f7f4 fa82 	bl	8000a28 <__aeabi_d2iz>
 800c524:	4603      	mov	r3, r0
 800c526:	617b      	str	r3, [r7, #20]
    int pwm3 = thr + K_swarm*(+ pd_pitch + pd_roll)  + p_yaw + PITCH_TRIM + ROLL_TRIM + YAW_TRIM;
 800c528:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c52a:	f7f4 fbaf 	bl	8000c8c <__aeabi_i2f>
 800c52e:	4604      	mov	r4, r0
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c53c:	4619      	mov	r1, r3
 800c53e:	4610      	mov	r0, r2
 800c540:	f7f4 faf0 	bl	8000b24 <__addsf3>
 800c544:	4603      	mov	r3, r0
 800c546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c548:	4618      	mov	r0, r3
 800c54a:	f7f4 fbf3 	bl	8000d34 <__aeabi_fmul>
 800c54e:	4603      	mov	r3, r0
 800c550:	4619      	mov	r1, r3
 800c552:	4620      	mov	r0, r4
 800c554:	f7f4 fae6 	bl	8000b24 <__addsf3>
 800c558:	4603      	mov	r3, r0
 800c55a:	461a      	mov	r2, r3
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c562:	4619      	mov	r1, r3
 800c564:	4610      	mov	r0, r2
 800c566:	f7f4 fadd 	bl	8000b24 <__addsf3>
 800c56a:	4603      	mov	r3, r0
 800c56c:	4618      	mov	r0, r3
 800c56e:	f7f3 ff53 	bl	8000418 <__aeabi_f2d>
 800c572:	a363      	add	r3, pc, #396	; (adr r3, 800c700 <_ZN10Controller3RunEv+0x878>)
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f7f3 fdf0 	bl	800015c <__adddf3>
 800c57c:	4602      	mov	r2, r0
 800c57e:	460b      	mov	r3, r1
 800c580:	4610      	mov	r0, r2
 800c582:	4619      	mov	r1, r3
 800c584:	f04f 0200 	mov.w	r2, #0
 800c588:	4b5f      	ldr	r3, [pc, #380]	; (800c708 <_ZN10Controller3RunEv+0x880>)
 800c58a:	f7f3 fde7 	bl	800015c <__adddf3>
 800c58e:	4602      	mov	r2, r0
 800c590:	460b      	mov	r3, r1
 800c592:	4610      	mov	r0, r2
 800c594:	4619      	mov	r1, r3
 800c596:	f04f 0200 	mov.w	r2, #0
 800c59a:	4b5c      	ldr	r3, [pc, #368]	; (800c70c <_ZN10Controller3RunEv+0x884>)
 800c59c:	f7f3 fddc 	bl	8000158 <__aeabi_dsub>
 800c5a0:	4602      	mov	r2, r0
 800c5a2:	460b      	mov	r3, r1
 800c5a4:	4610      	mov	r0, r2
 800c5a6:	4619      	mov	r1, r3
 800c5a8:	f7f4 fa3e 	bl	8000a28 <__aeabi_d2iz>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	613b      	str	r3, [r7, #16]
    int pwm4 = thr + K_swarm*(- pd_pitch - pd_roll)  + p_yaw - PITCH_TRIM - ROLL_TRIM + YAW_TRIM;
 800c5b0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c5b2:	f7f4 fb6b 	bl	8000c8c <__aeabi_i2f>
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800c5be:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	4610      	mov	r0, r2
 800c5cc:	f7f4 faa8 	bl	8000b20 <__aeabi_fsub>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7f4 fbad 	bl	8000d34 <__aeabi_fmul>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4620      	mov	r0, r4
 800c5e0:	f7f4 faa0 	bl	8000b24 <__addsf3>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c5ee:	4619      	mov	r1, r3
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	f7f4 fa97 	bl	8000b24 <__addsf3>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f7f3 ff0d 	bl	8000418 <__aeabi_f2d>
 800c5fe:	a340      	add	r3, pc, #256	; (adr r3, 800c700 <_ZN10Controller3RunEv+0x878>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	f7f3 fda8 	bl	8000158 <__aeabi_dsub>
 800c608:	4602      	mov	r2, r0
 800c60a:	460b      	mov	r3, r1
 800c60c:	4610      	mov	r0, r2
 800c60e:	4619      	mov	r1, r3
 800c610:	f04f 0200 	mov.w	r2, #0
 800c614:	4b3c      	ldr	r3, [pc, #240]	; (800c708 <_ZN10Controller3RunEv+0x880>)
 800c616:	f7f3 fd9f 	bl	8000158 <__aeabi_dsub>
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	4610      	mov	r0, r2
 800c620:	4619      	mov	r1, r3
 800c622:	f04f 0200 	mov.w	r2, #0
 800c626:	4b39      	ldr	r3, [pc, #228]	; (800c70c <_ZN10Controller3RunEv+0x884>)
 800c628:	f7f3 fd96 	bl	8000158 <__aeabi_dsub>
 800c62c:	4602      	mov	r2, r0
 800c62e:	460b      	mov	r3, r1
 800c630:	4610      	mov	r0, r2
 800c632:	4619      	mov	r1, r3
 800c634:	f7f4 f9f8 	bl	8000a28 <__aeabi_d2iz>
 800c638:	4603      	mov	r3, r0
 800c63a:	60fb      	str	r3, [r7, #12]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;

#endif

    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c642:	69b8      	ldr	r0, [r7, #24]
 800c644:	f7f4 fb22 	bl	8000c8c <__aeabi_i2f>
 800c648:	4601      	mov	r1, r0
 800c64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c64c:	9300      	str	r3, [sp, #0]
 800c64e:	f240 434c 	movw	r3, #1100	; 0x44c
 800c652:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c656:	4620      	mov	r0, r4
 800c658:	f001 fa16 	bl	800da88 <_ZN3PID3SatEfiii>
 800c65c:	4603      	mov	r3, r0
 800c65e:	4618      	mov	r0, r3
 800c660:	f7f4 fd44 	bl	80010ec <__aeabi_f2iz>
 800c664:	4603      	mov	r3, r0
 800c666:	61bb      	str	r3, [r7, #24]
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c66e:	6978      	ldr	r0, [r7, #20]
 800c670:	f7f4 fb0c 	bl	8000c8c <__aeabi_i2f>
 800c674:	4601      	mov	r1, r0
 800c676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c678:	9300      	str	r3, [sp, #0]
 800c67a:	f240 434c 	movw	r3, #1100	; 0x44c
 800c67e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c682:	4620      	mov	r0, r4
 800c684:	f001 fa00 	bl	800da88 <_ZN3PID3SatEfiii>
 800c688:	4603      	mov	r3, r0
 800c68a:	4618      	mov	r0, r3
 800c68c:	f7f4 fd2e 	bl	80010ec <__aeabi_f2iz>
 800c690:	4603      	mov	r3, r0
 800c692:	617b      	str	r3, [r7, #20]
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c69a:	6938      	ldr	r0, [r7, #16]
 800c69c:	f7f4 faf6 	bl	8000c8c <__aeabi_i2f>
 800c6a0:	4601      	mov	r1, r0
 800c6a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6a4:	9300      	str	r3, [sp, #0]
 800c6a6:	f240 434c 	movw	r3, #1100	; 0x44c
 800c6aa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	f001 f9ea 	bl	800da88 <_ZN3PID3SatEfiii>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	f7f4 fd18 	bl	80010ec <__aeabi_f2iz>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	613b      	str	r3, [r7, #16]
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c6c6:	68f8      	ldr	r0, [r7, #12]
 800c6c8:	f7f4 fae0 	bl	8000c8c <__aeabi_i2f>
 800c6cc:	4601      	mov	r1, r0
 800c6ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6d0:	9300      	str	r3, [sp, #0]
 800c6d2:	f240 434c 	movw	r3, #1100	; 0x44c
 800c6d6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c6da:	4620      	mov	r0, r4
 800c6dc:	f001 f9d4 	bl	800da88 <_ZN3PID3SatEfiii>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	f7f4 fd02 	bl	80010ec <__aeabi_f2iz>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	60fb      	str	r3, [r7, #12]

    //SECOND DRONE
    if(swarm) {
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	f893 31d5 	ldrb.w	r3, [r3, #469]	; 0x1d5
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	f000 80b3 	beq.w	800c85e <_ZN10Controller3RunEv+0x9d6>
 800c6f8:	e00a      	b.n	800c710 <_ZN10Controller3RunEv+0x888>
 800c6fa:	bf00      	nop
 800c6fc:	f3af 8000 	nop.w
 800c700:	7ae147ae 	.word	0x7ae147ae
 800c704:	40272e14 	.word	0x40272e14
 800c708:	40260000 	.word	0x40260000
 800c70c:	40538000 	.word	0x40538000
		controller_output_pwm2[0] = thr + K_swarm*(+ pd_pitch - pd_roll) + p_yaw;
 800c710:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c712:	f7f4 fabb 	bl	8000c8c <__aeabi_i2f>
 800c716:	4604      	mov	r4, r0
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c724:	4619      	mov	r1, r3
 800c726:	4610      	mov	r0, r2
 800c728:	f7f4 f9fa 	bl	8000b20 <__aeabi_fsub>
 800c72c:	4603      	mov	r3, r0
 800c72e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c730:	4618      	mov	r0, r3
 800c732:	f7f4 faff 	bl	8000d34 <__aeabi_fmul>
 800c736:	4603      	mov	r3, r0
 800c738:	4619      	mov	r1, r3
 800c73a:	4620      	mov	r0, r4
 800c73c:	f7f4 f9f2 	bl	8000b24 <__addsf3>
 800c740:	4603      	mov	r3, r0
 800c742:	461a      	mov	r2, r3
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c74a:	4619      	mov	r1, r3
 800c74c:	4610      	mov	r0, r2
 800c74e:	f7f4 f9e9 	bl	8000b24 <__addsf3>
 800c752:	4603      	mov	r3, r0
 800c754:	4618      	mov	r0, r3
 800c756:	f7f4 fcc9 	bl	80010ec <__aeabi_f2iz>
 800c75a:	4602      	mov	r2, r0
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
		controller_output_pwm2[1] = thr + K_swarm*(- pd_pitch + pd_roll) + p_yaw;
 800c762:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c764:	f7f4 fa92 	bl	8000c8c <__aeabi_i2f>
 800c768:	4604      	mov	r4, r0
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800c776:	4619      	mov	r1, r3
 800c778:	4610      	mov	r0, r2
 800c77a:	f7f4 f9d1 	bl	8000b20 <__aeabi_fsub>
 800c77e:	4603      	mov	r3, r0
 800c780:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c782:	4618      	mov	r0, r3
 800c784:	f7f4 fad6 	bl	8000d34 <__aeabi_fmul>
 800c788:	4603      	mov	r3, r0
 800c78a:	4619      	mov	r1, r3
 800c78c:	4620      	mov	r0, r4
 800c78e:	f7f4 f9c9 	bl	8000b24 <__addsf3>
 800c792:	4603      	mov	r3, r0
 800c794:	461a      	mov	r2, r3
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c79c:	4619      	mov	r1, r3
 800c79e:	4610      	mov	r0, r2
 800c7a0:	f7f4 f9c0 	bl	8000b24 <__addsf3>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7f4 fca0 	bl	80010ec <__aeabi_f2iz>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
		controller_output_pwm2[2] = thr + K_swarm*(+ pd_pitch + pd_roll) - p_yaw;
 800c7b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c7b6:	f7f4 fa69 	bl	8000c8c <__aeabi_i2f>
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	4610      	mov	r0, r2
 800c7cc:	f7f4 f9aa 	bl	8000b24 <__addsf3>
 800c7d0:	4603      	mov	r3, r0
 800c7d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	f7f4 faad 	bl	8000d34 <__aeabi_fmul>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	4619      	mov	r1, r3
 800c7de:	4620      	mov	r0, r4
 800c7e0:	f7f4 f9a0 	bl	8000b24 <__addsf3>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c7ee:	4619      	mov	r1, r3
 800c7f0:	4610      	mov	r0, r2
 800c7f2:	f7f4 f995 	bl	8000b20 <__aeabi_fsub>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f7f4 fc77 	bl	80010ec <__aeabi_f2iz>
 800c7fe:	4602      	mov	r2, r0
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		controller_output_pwm2[3] = thr + K_swarm*(- pd_pitch - pd_roll) - p_yaw;
 800c806:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c808:	f7f4 fa40 	bl	8000c8c <__aeabi_i2f>
 800c80c:	4604      	mov	r4, r0
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800c814:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c81e:	4619      	mov	r1, r3
 800c820:	4610      	mov	r0, r2
 800c822:	f7f4 f97d 	bl	8000b20 <__aeabi_fsub>
 800c826:	4603      	mov	r3, r0
 800c828:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7f4 fa82 	bl	8000d34 <__aeabi_fmul>
 800c830:	4603      	mov	r3, r0
 800c832:	4619      	mov	r1, r3
 800c834:	4620      	mov	r0, r4
 800c836:	f7f4 f975 	bl	8000b24 <__addsf3>
 800c83a:	4603      	mov	r3, r0
 800c83c:	461a      	mov	r2, r3
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c844:	4619      	mov	r1, r3
 800c846:	4610      	mov	r0, r2
 800c848:	f7f4 f96a 	bl	8000b20 <__aeabi_fsub>
 800c84c:	4603      	mov	r3, r0
 800c84e:	4618      	mov	r0, r3
 800c850:	f7f4 fc4c 	bl	80010ec <__aeabi_f2iz>
 800c854:	4602      	mov	r2, r0
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 800c85c:	e013      	b.n	800c886 <_ZN10Controller3RunEv+0x9fe>

    }

    else {
        controller_output_pwm2[0] = 1000;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c864:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
        controller_output_pwm2[1] = 1000;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c86e:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
        controller_output_pwm2[2] = 1000;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c878:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
        controller_output_pwm2[3] = 1000;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c882:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    }



    //Saturate pwm values
    controller_output_pwm2[0] = (int)pid_roll.Sat(controller_output_pwm2[0],PWM_UPPER,1000,thr);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800c892:	4618      	mov	r0, r3
 800c894:	f7f4 f9fa 	bl	8000c8c <__aeabi_i2f>
 800c898:	4601      	mov	r1, r0
 800c89a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c89c:	9300      	str	r3, [sp, #0]
 800c89e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c8a2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	f001 f8ee 	bl	800da88 <_ZN3PID3SatEfiii>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7f4 fc1c 	bl	80010ec <__aeabi_f2iz>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    controller_output_pwm2[1] = (int)pid_roll.Sat(controller_output_pwm2[1],PWM_UPPER,1000,thr);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f7f4 f9df 	bl	8000c8c <__aeabi_i2f>
 800c8ce:	4601      	mov	r1, r0
 800c8d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c8d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c8dc:	4620      	mov	r0, r4
 800c8de:	f001 f8d3 	bl	800da88 <_ZN3PID3SatEfiii>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	f7f4 fc01 	bl	80010ec <__aeabi_f2iz>
 800c8ea:	4602      	mov	r2, r0
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
    controller_output_pwm2[2] = (int)pid_roll.Sat(controller_output_pwm2[2],PWM_UPPER,1000,thr);
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800c8fe:	4618      	mov	r0, r3
 800c900:	f7f4 f9c4 	bl	8000c8c <__aeabi_i2f>
 800c904:	4601      	mov	r1, r0
 800c906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c908:	9300      	str	r3, [sp, #0]
 800c90a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c90e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c912:	4620      	mov	r0, r4
 800c914:	f001 f8b8 	bl	800da88 <_ZN3PID3SatEfiii>
 800c918:	4603      	mov	r3, r0
 800c91a:	4618      	mov	r0, r3
 800c91c:	f7f4 fbe6 	bl	80010ec <__aeabi_f2iz>
 800c920:	4602      	mov	r2, r0
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    controller_output_pwm2[3] = (int)pid_roll.Sat(controller_output_pwm2[3],PWM_UPPER,1000,thr);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f503 74fc 	add.w	r4, r3, #504	; 0x1f8
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c934:	4618      	mov	r0, r3
 800c936:	f7f4 f9a9 	bl	8000c8c <__aeabi_i2f>
 800c93a:	4601      	mov	r1, r0
 800c93c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c93e:	9300      	str	r3, [sp, #0]
 800c940:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c944:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c948:	4620      	mov	r0, r4
 800c94a:	f001 f89d 	bl	800da88 <_ZN3PID3SatEfiii>
 800c94e:	4603      	mov	r3, r0
 800c950:	4618      	mov	r0, r3
 800c952:	f7f4 fbcb 	bl	80010ec <__aeabi_f2iz>
 800c956:	4602      	mov	r2, r0
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    w3 = pid_roll.pwm2mot(pwm3,-1);
    w4 = pid_roll.pwm2mot(pwm4,-1);
*/

   // std::vector<float> controller_output = 	{w1,w2,w3,w4};
    controller_output_pwm[0] = pwm1;
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	69ba      	ldr	r2, [r7, #24]
 800c962:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    controller_output_pwm[1] = pwm2;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	697a      	ldr	r2, [r7, #20]
 800c96a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    controller_output_pwm[2] = pwm3;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	693a      	ldr	r2, [r7, #16]
 800c972:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    controller_output_pwm[3] = pwm4;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	68fa      	ldr	r2, [r7, #12]
 800c97a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130

  //  return controller_output;
}
 800c97e:	bf00      	nop
 800c980:	3738      	adds	r7, #56	; 0x38
 800c982:	46bd      	mov	sp, r7
 800c984:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800c988 <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800c988:	b580      	push	{r7, lr}
 800c98a:	b082      	sub	sp, #8
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
 800c996:	4618      	mov	r0, r3
 800c998:	f001 f918 	bl	800dbcc <_ZN3PIDD1Ev>
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f503 639b 	add.w	r3, r3, #1240	; 0x4d8
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	f001 f912 	bl	800dbcc <_ZN3PIDD1Ev>
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	f001 f90c 	bl	800dbcc <_ZN3PIDD1Ev>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f503 735a 	add.w	r3, r3, #872	; 0x368
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f001 f906 	bl	800dbcc <_ZN3PIDD1Ev>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800c9c6:	4618      	mov	r0, r3
 800c9c8:	f001 f900 	bl	800dbcc <_ZN3PIDD1Ev>
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f001 f8fa 	bl	800dbcc <_ZN3PIDD1Ev>
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	33f8      	adds	r3, #248	; 0xf8
 800c9dc:	4618      	mov	r0, r3
 800c9de:	f001 f974 	bl	800dcca <_ZN3lpfD1Ev>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	33d0      	adds	r3, #208	; 0xd0
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f001 f96f 	bl	800dcca <_ZN3lpfD1Ev>
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	33a8      	adds	r3, #168	; 0xa8
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f001 f96a 	bl	800dcca <_ZN3lpfD1Ev>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3708      	adds	r7, #8
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <_ZN15Kalman_FiltresiC1Ev>:
#include <Kalman.hpp>
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af04      	add	r7, sp, #16
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f04f 0200 	mov.w	r2, #0
 800ca0e:	60da      	str	r2, [r3, #12]
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	4aab      	ldr	r2, [pc, #684]	; (800ccc0 <_ZN15Kalman_FiltresiC1Ev+0x2c0>)
 800ca14:	611a      	str	r2, [r3, #16]
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f04f 0200 	mov.w	r2, #0
 800ca1c:	62da      	str	r2, [r3, #44]	; 0x2c
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f04f 0200 	mov.w	r2, #0
 800ca24:	631a      	str	r2, [r3, #48]	; 0x30
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	f04f 0200 	mov.w	r2, #0
 800ca2c:	635a      	str	r2, [r3, #52]	; 0x34
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	4aa4      	ldr	r2, [pc, #656]	; (800ccc4 <_ZN15Kalman_FiltresiC1Ev+0x2c4>)
 800ca32:	639a      	str	r2, [r3, #56]	; 0x38
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ca3a:	651a      	str	r2, [r3, #80]	; 0x50
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	4aa2      	ldr	r2, [pc, #648]	; (800ccc8 <_ZN15Kalman_FiltresiC1Ev+0x2c8>)
 800ca40:	655a      	str	r2, [r3, #84]	; 0x54
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	4aa1      	ldr	r2, [pc, #644]	; (800cccc <_ZN15Kalman_FiltresiC1Ev+0x2cc>)
 800ca46:	659a      	str	r2, [r3, #88]	; 0x58
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f04f 0200 	mov.w	r2, #0
 800ca4e:	65da      	str	r2, [r3, #92]	; 0x5c
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f04f 0200 	mov.w	r2, #0
 800ca56:	661a      	str	r2, [r3, #96]	; 0x60
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f04f 0200 	mov.w	r2, #0
 800ca5e:	665a      	str	r2, [r3, #100]	; 0x64
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	4a98      	ldr	r2, [pc, #608]	; (800ccc4 <_ZN15Kalman_FiltresiC1Ev+0x2c4>)
 800ca64:	669a      	str	r2, [r3, #104]	; 0x68
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	4a99      	ldr	r2, [pc, #612]	; (800ccd0 <_ZN15Kalman_FiltresiC1Ev+0x2d0>)
 800ca6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f04f 0200 	mov.w	r2, #0
 800ca74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f04f 0200 	mov.w	r2, #0
 800ca7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	4a93      	ldr	r2, [pc, #588]	; (800ccd4 <_ZN15Kalman_FiltresiC1Ev+0x2d4>)
 800ca86:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	4a8d      	ldr	r2, [pc, #564]	; (800ccc4 <_ZN15Kalman_FiltresiC1Ev+0x2c4>)
 800ca8e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	4a8b      	ldr	r2, [pc, #556]	; (800ccc4 <_ZN15Kalman_FiltresiC1Ev+0x2c4>)
 800ca96:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	4a8e      	ldr	r2, [pc, #568]	; (800ccd8 <_ZN15Kalman_FiltresiC1Ev+0x2d8>)
 800ca9e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	4a8d      	ldr	r2, [pc, #564]	; (800ccdc <_ZN15Kalman_FiltresiC1Ev+0x2dc>)
 800caa6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cab0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	4a8a      	ldr	r2, [pc, #552]	; (800cce0 <_ZN15Kalman_FiltresiC1Ev+0x2e0>)
 800cab8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	4a89      	ldr	r2, [pc, #548]	; (800cce4 <_ZN15Kalman_FiltresiC1Ev+0x2e4>)
 800cac0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800caca:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	4a85      	ldr	r2, [pc, #532]	; (800cce8 <_ZN15Kalman_FiltresiC1Ev+0x2e8>)
 800cad2:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	4a84      	ldr	r2, [pc, #528]	; (800ccec <_ZN15Kalman_FiltresiC1Ev+0x2ec>)
 800cada:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	4a83      	ldr	r2, [pc, #524]	; (800ccf0 <_ZN15Kalman_FiltresiC1Ev+0x2f0>)
 800cae2:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	22c8      	movs	r2, #200	; 0xc8
 800caea:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800caf4:	4618      	mov	r0, r3
 800caf6:	f7f4 f8c9 	bl	8000c8c <__aeabi_i2f>
 800cafa:	4603      	mov	r3, r0
 800cafc:	4619      	mov	r1, r3
 800cafe:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800cb02:	f7f4 f9cb 	bl	8000e9c <__aeabi_fdiv>
 800cb06:	4603      	mov	r3, r0
 800cb08:	4618      	mov	r0, r3
 800cb0a:	f7f3 fc85 	bl	8000418 <__aeabi_f2d>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	6879      	ldr	r1, [r7, #4]
 800cb14:	e9c1 2360 	strd	r2, r3, [r1, #384]	; 0x180
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	4a76      	ldr	r2, [pc, #472]	; (800ccf4 <_ZN15Kalman_FiltresiC1Ev+0x2f4>)
 800cb1c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	4a75      	ldr	r2, [pc, #468]	; (800ccf8 <_ZN15Kalman_FiltresiC1Ev+0x2f8>)
 800cb24:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	4a74      	ldr	r2, [pc, #464]	; (800ccfc <_ZN15Kalman_FiltresiC1Ev+0x2fc>)
 800cb2c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	4a73      	ldr	r2, [pc, #460]	; (800cd00 <_ZN15Kalman_FiltresiC1Ev+0x300>)
 800cb34:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800cb3e:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	4a6f      	ldr	r2, [pc, #444]	; (800cd04 <_ZN15Kalman_FiltresiC1Ev+0x304>)
 800cb46:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800cb50:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	4a68      	ldr	r2, [pc, #416]	; (800ccf8 <_ZN15Kalman_FiltresiC1Ev+0x2f8>)
 800cb58:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	4a6a      	ldr	r2, [pc, #424]	; (800cd08 <_ZN15Kalman_FiltresiC1Ev+0x308>)
 800cb60:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	4a69      	ldr	r2, [pc, #420]	; (800cd0c <_ZN15Kalman_FiltresiC1Ev+0x30c>)
 800cb68:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cb72:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cb7c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f04f 0200 	mov.w	r2, #0
 800cb86:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	4a60      	ldr	r2, [pc, #384]	; (800cd10 <_ZN15Kalman_FiltresiC1Ev+0x310>)
 800cb8e:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	f503 7136 	add.w	r1, r3, #728	; 0x2d8
 800cb98:	a339      	add	r3, pc, #228	; (adr r3, 800cc80 <_ZN15Kalman_FiltresiC1Ev+0x280>)
 800cb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cba2:	a337      	add	r3, pc, #220	; (adr r3, 800cc80 <_ZN15Kalman_FiltresiC1Ev+0x280>)
 800cba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba8:	e9cd 2300 	strd	r2, r3, [sp]
 800cbac:	a336      	add	r3, pc, #216	; (adr r3, 800cc88 <_ZN15Kalman_FiltresiC1Ev+0x288>)
 800cbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb2:	4608      	mov	r0, r1
 800cbb4:	f001 f818 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	f503 7140 	add.w	r1, r3, #768	; 0x300
 800cbbe:	a334      	add	r3, pc, #208	; (adr r3, 800cc90 <_ZN15Kalman_FiltresiC1Ev+0x290>)
 800cbc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbc8:	a331      	add	r3, pc, #196	; (adr r3, 800cc90 <_ZN15Kalman_FiltresiC1Ev+0x290>)
 800cbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbce:	e9cd 2300 	strd	r2, r3, [sp]
 800cbd2:	a331      	add	r3, pc, #196	; (adr r3, 800cc98 <_ZN15Kalman_FiltresiC1Ev+0x298>)
 800cbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd8:	4608      	mov	r0, r1
 800cbda:	f001 f805 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f503 714a 	add.w	r1, r3, #808	; 0x328
 800cbe4:	a32e      	add	r3, pc, #184	; (adr r3, 800cca0 <_ZN15Kalman_FiltresiC1Ev+0x2a0>)
 800cbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbee:	a32c      	add	r3, pc, #176	; (adr r3, 800cca0 <_ZN15Kalman_FiltresiC1Ev+0x2a0>)
 800cbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf4:	e9cd 2300 	strd	r2, r3, [sp]
 800cbf8:	a32b      	add	r3, pc, #172	; (adr r3, 800cca8 <_ZN15Kalman_FiltresiC1Ev+0x2a8>)
 800cbfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbfe:	4608      	mov	r0, r1
 800cc00:	f000 fff2 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f503 7154 	add.w	r1, r3, #848	; 0x350
 800cc0a:	a329      	add	r3, pc, #164	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc14:	a326      	add	r3, pc, #152	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc1a:	e9cd 2300 	strd	r2, r3, [sp]
 800cc1e:	a326      	add	r3, pc, #152	; (adr r3, 800ccb8 <_ZN15Kalman_FiltresiC1Ev+0x2b8>)
 800cc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc24:	4608      	mov	r0, r1
 800cc26:	f000 ffdf 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f503 715e 	add.w	r1, r3, #888	; 0x378
 800cc30:	a31f      	add	r3, pc, #124	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc3a:	a31d      	add	r3, pc, #116	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc40:	e9cd 2300 	strd	r2, r3, [sp]
 800cc44:	a31c      	add	r3, pc, #112	; (adr r3, 800ccb8 <_ZN15Kalman_FiltresiC1Ev+0x2b8>)
 800cc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4a:	4608      	mov	r0, r1
 800cc4c:	f000 ffcc 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	f503 7168 	add.w	r1, r3, #928	; 0x3a0
 800cc56:	a316      	add	r3, pc, #88	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc60:	a313      	add	r3, pc, #76	; (adr r3, 800ccb0 <_ZN15Kalman_FiltresiC1Ev+0x2b0>)
 800cc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc66:	e9cd 2300 	strd	r2, r3, [sp]
 800cc6a:	a313      	add	r3, pc, #76	; (adr r3, 800ccb8 <_ZN15Kalman_FiltresiC1Ev+0x2b8>)
 800cc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc70:	4608      	mov	r0, r1
 800cc72:	f000 ffb9 	bl	800dbe8 <_ZN3lpfC1Eddd>

}
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3708      	adds	r7, #8
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	de7ea5f8 	.word	0xde7ea5f8
 800cc84:	3fb2a454 	.word	0x3fb2a454
 800cc88:	ab367a10 	.word	0xab367a10
 800cc8c:	3feb573e 	.word	0x3feb573e
 800cc90:	fc3b4f61 	.word	0xfc3b4f61
 800cc94:	3fa35935 	.word	0x3fa35935
 800cc98:	4f0d844d 	.word	0x4f0d844d
 800cc9c:	3fed94af 	.word	0x3fed94af
 800cca0:	e5c91d15 	.word	0xe5c91d15
 800cca4:	3feda43f 	.word	0x3feda43f
 800cca8:	cb923a2a 	.word	0xcb923a2a
 800ccac:	bfeb487f 	.word	0xbfeb487f
 800ccb0:	2c3c9eed 	.word	0x2c3c9eed
 800ccb4:	3fce9ad4 	.word	0x3fce9ad4
 800ccb8:	a0f9096c 	.word	0xa0f9096c
 800ccbc:	3fe0b367 	.word	0x3fe0b367
 800ccc0:	3ca3d70a 	.word	0x3ca3d70a
 800ccc4:	4e6e6b28 	.word	0x4e6e6b28
 800ccc8:	3f333333 	.word	0x3f333333
 800cccc:	3c23d70a 	.word	0x3c23d70a
 800ccd0:	47c35000 	.word	0x47c35000
 800ccd4:	461c4000 	.word	0x461c4000
 800ccd8:	41200000 	.word	0x41200000
 800ccdc:	4b189680 	.word	0x4b189680
 800cce0:	40a00000 	.word	0x40a00000
 800cce4:	42480000 	.word	0x42480000
 800cce8:	42652ee1 	.word	0x42652ee1
 800ccec:	3c8efa35 	.word	0x3c8efa35
 800ccf0:	411cf5c3 	.word	0x411cf5c3
 800ccf4:	3e99999a 	.word	0x3e99999a
 800ccf8:	48f42400 	.word	0x48f42400
 800ccfc:	40400000 	.word	0x40400000
 800cd00:	41a00000 	.word	0x41a00000
 800cd04:	3cdd2f1b 	.word	0x3cdd2f1b
 800cd08:	3727c5ac 	.word	0x3727c5ac
 800cd0c:	322bcc77 	.word	0x322bcc77
 800cd10:	c0200000 	.word	0xc0200000

0800cd14 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb>:


}


void Kalman_Filtresi::EKF_Attitude(euler_angle euler_angle, bool update_enable) {
 800cd14:	b5b0      	push	{r4, r5, r7, lr}
 800cd16:	b098      	sub	sp, #96	; 0x60
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	70fb      	strb	r3, [r7, #3]
 800cd20:	4613      	mov	r3, r2
 800cd22:	70bb      	strb	r3, [r7, #2]
	  float accX = acc[0];
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800cd2a:	63bb      	str	r3, [r7, #56]	; 0x38
	  float accY = acc[1];
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cd32:	637b      	str	r3, [r7, #52]	; 0x34
	  float accZ = acc[2];
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800cd3a:	633b      	str	r3, [r7, #48]	; 0x30

	  float gyroX = gyro[0]*deg2rad;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800cd48:	4619      	mov	r1, r3
 800cd4a:	4610      	mov	r0, r2
 800cd4c:	f7f3 fff2 	bl	8000d34 <__aeabi_fmul>
 800cd50:	4603      	mov	r3, r0
 800cd52:	62fb      	str	r3, [r7, #44]	; 0x2c
	  float gyroY = gyro[1]*deg2rad;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800cd60:	4619      	mov	r1, r3
 800cd62:	4610      	mov	r0, r2
 800cd64:	f7f3 ffe6 	bl	8000d34 <__aeabi_fmul>
 800cd68:	4603      	mov	r3, r0
 800cd6a:	62bb      	str	r3, [r7, #40]	; 0x28
	  float gyroZ = gyro[2]*deg2rad;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800cd78:	4619      	mov	r1, r3
 800cd7a:	4610      	mov	r0, r2
 800cd7c:	f7f3 ffda 	bl	8000d34 <__aeabi_fmul>
 800cd80:	4603      	mov	r3, r0
 800cd82:	627b      	str	r3, [r7, #36]	; 0x24

	  //gyroZ = lpf_yaw.Run(gyroZ);

	  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800cd84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cd86:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cd88:	f7f3 ffd4 	bl	8000d34 <__aeabi_fmul>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	461c      	mov	r4, r3
 800cd90:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800cd92:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cd94:	f7f3 ffce 	bl	8000d34 <__aeabi_fmul>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	f7f3 fec1 	bl	8000b24 <__addsf3>
 800cda2:	4603      	mov	r3, r0
 800cda4:	461c      	mov	r4, r3
 800cda6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cda8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdaa:	f7f3 ffc3 	bl	8000d34 <__aeabi_fmul>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f7f3 feb6 	bl	8000b24 <__addsf3>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f7f5 f9d4 	bl	8002168 <_ZSt4sqrtf>
 800cdc0:	6238      	str	r0, [r7, #32]



	  pitch_acc =  asin(accX/g) + PITCH_OFFSET*deg2rad;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800cdc8:	4619      	mov	r1, r3
 800cdca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cdcc:	f7f4 f866 	bl	8000e9c <__aeabi_fdiv>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	f7f5 f9a2 	bl	800211c <_ZSt4asinf>
 800cdd8:	4604      	mov	r4, r0
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	f8d3 22cc 	ldr.w	r2, [r3, #716]	; 0x2cc
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800cde6:	4619      	mov	r1, r3
 800cde8:	4610      	mov	r0, r2
 800cdea:	f7f3 ffa3 	bl	8000d34 <__aeabi_fmul>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	4620      	mov	r0, r4
 800cdf4:	f7f3 fe96 	bl	8000b24 <__addsf3>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	  roll_acc  =  atan(accY/accZ) + ROLL_OFFSET*deg2rad;
 800ce02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ce04:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ce06:	f7f4 f849 	bl	8000e9c <__aeabi_fdiv>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f7f5 f991 	bl	8002134 <_ZSt4atanf>
 800ce12:	4604      	mov	r4, r0
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	f8d3 22d0 	ldr.w	r2, [r3, #720]	; 0x2d0
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800ce20:	4619      	mov	r1, r3
 800ce22:	4610      	mov	r0, r2
 800ce24:	f7f3 ff86 	bl	8000d34 <__aeabi_fmul>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f7f3 fe79 	bl	8000b24 <__addsf3>
 800ce32:	4603      	mov	r3, r0
 800ce34:	461a      	mov	r2, r3
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0

	float angle_ekf, angle_rate, angle_bias, angle_acc, gyro;
	float S11_angle, S12_angle, S13_angle, S21_angle, S22_angle, S23_angle, S31_angle, S32_angle, S33_angle ;


	switch(euler_angle) {
 800ce3c:	78fb      	ldrb	r3, [r7, #3]
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d004      	beq.n	800ce4c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x138>
	default:
		Qa = 5e4;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	4a27      	ldr	r2, [pc, #156]	; (800cee4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x1d0>)
 800ce46:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		break;
 800ce4a:	e004      	b.n	800ce56 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x142>

	case YAW:
		Qa = 5e8;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	4a26      	ldr	r2, [pc, #152]	; (800cee8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x1d4>)
 800ce50:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
		break;
 800ce54:	bf00      	nop

	}


	//ANGLE PREDICTION
	switch(euler_angle) {
 800ce56:	78fb      	ldrb	r3, [r7, #3]
 800ce58:	2b02      	cmp	r3, #2
 800ce5a:	d047      	beq.n	800ceec <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x1d8>
 800ce5c:	2b02      	cmp	r3, #2
 800ce5e:	dc6f      	bgt.n	800cf40 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x22c>
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d002      	beq.n	800ce6a <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x156>
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d01e      	beq.n	800cea6 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x192>
 800ce68:	e06a      	b.n	800cf40 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x22c>
		case ROLL:
			angle_ekf = roll_ekf;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800ce70:	65fb      	str	r3, [r7, #92]	; 0x5c
			angle_rate = roll_rate;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6a1b      	ldr	r3, [r3, #32]
 800ce76:	65bb      	str	r3, [r7, #88]	; 0x58
			angle_bias = roll_bias;
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800ce7e:	657b      	str	r3, [r7, #84]	; 0x54
			angle_acc = roll_acc;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f8d3 31e0 	ldr.w	r3, [r3, #480]	; 0x1e0
 800ce86:	653b      	str	r3, [r7, #80]	; 0x50
			gyro = gyroX;
 800ce88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce8a:	64fb      	str	r3, [r7, #76]	; 0x4c

			S11_angle = S11_roll;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce90:	64bb      	str	r3, [r7, #72]	; 0x48
			S12_angle = S12_roll;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ce96:	647b      	str	r3, [r7, #68]	; 0x44
			S21_angle = S21_roll;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce9c:	643b      	str	r3, [r7, #64]	; 0x40
			S22_angle = S22_roll;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800cea2:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800cea4:	e04c      	b.n	800cf40 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x22c>

		case PITCH:
			angle_ekf = pitch_ekf;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 800ceac:	65fb      	str	r3, [r7, #92]	; 0x5c
			angle_rate = pitch_rate;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceb2:	65bb      	str	r3, [r7, #88]	; 0x58
			angle_bias = pitch_bias;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800ceba:	657b      	str	r3, [r7, #84]	; 0x54
			angle_acc = pitch_acc;
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 800cec2:	653b      	str	r3, [r7, #80]	; 0x50
			gyro = gyroY;
 800cec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cec6:	64fb      	str	r3, [r7, #76]	; 0x4c

			S11_angle = S11_pitch;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cecc:	64bb      	str	r3, [r7, #72]	; 0x48
			S12_angle = S12_pitch;
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ced2:	647b      	str	r3, [r7, #68]	; 0x44
			S21_angle = S21_pitch;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ced8:	643b      	str	r3, [r7, #64]	; 0x40
			S22_angle = S22_pitch;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cede:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800cee0:	e02e      	b.n	800cf40 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x22c>
 800cee2:	bf00      	nop
 800cee4:	47435000 	.word	0x47435000
 800cee8:	4dee6b28 	.word	0x4dee6b28

		case YAW:
			angle_ekf = yaw_ekf;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800cef2:	65fb      	str	r3, [r7, #92]	; 0x5c
			angle_rate = yaw_rate;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cef8:	65bb      	str	r3, [r7, #88]	; 0x58
			angle_bias = yaw_bias;
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800cf00:	657b      	str	r3, [r7, #84]	; 0x54
			angle_acc = yaw_acc*deg2rad;
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 800cf0e:	4619      	mov	r1, r3
 800cf10:	4610      	mov	r0, r2
 800cf12:	f7f3 ff0f 	bl	8000d34 <__aeabi_fmul>
 800cf16:	4603      	mov	r3, r0
 800cf18:	653b      	str	r3, [r7, #80]	; 0x50
			gyro = gyroZ;
 800cf1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf1c:	64fb      	str	r3, [r7, #76]	; 0x4c


			S11_angle = S11_yaw;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cf24:	64bb      	str	r3, [r7, #72]	; 0x48
			S12_angle = S12_yaw;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cf2c:	647b      	str	r3, [r7, #68]	; 0x44
			S21_angle = S21_yaw;
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf34:	643b      	str	r3, [r7, #64]	; 0x40
			S22_angle = S22_yaw;
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf3c:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800cf3e:	bf00      	nop

	}

    angle_ekf = angle_ekf - angle_bias*st + gyro*st;
 800cf40:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800cf42:	f7f3 fa69 	bl	8000418 <__aeabi_f2d>
 800cf46:	4604      	mov	r4, r0
 800cf48:	460d      	mov	r5, r1
 800cf4a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800cf4c:	f7f3 fa64 	bl	8000418 <__aeabi_f2d>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	e9d3 2360 	ldrd	r2, r3, [r3, #384]	; 0x180
 800cf56:	f7f3 fab7 	bl	80004c8 <__aeabi_dmul>
 800cf5a:	4602      	mov	r2, r0
 800cf5c:	460b      	mov	r3, r1
 800cf5e:	4620      	mov	r0, r4
 800cf60:	4629      	mov	r1, r5
 800cf62:	f7f3 f8f9 	bl	8000158 <__aeabi_dsub>
 800cf66:	4602      	mov	r2, r0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	4614      	mov	r4, r2
 800cf6c:	461d      	mov	r5, r3
 800cf6e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800cf70:	f7f3 fa52 	bl	8000418 <__aeabi_f2d>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	e9d3 2360 	ldrd	r2, r3, [r3, #384]	; 0x180
 800cf7a:	f7f3 faa5 	bl	80004c8 <__aeabi_dmul>
 800cf7e:	4602      	mov	r2, r0
 800cf80:	460b      	mov	r3, r1
 800cf82:	4620      	mov	r0, r4
 800cf84:	4629      	mov	r1, r5
 800cf86:	f7f3 f8e9 	bl	800015c <__adddf3>
 800cf8a:	4602      	mov	r2, r0
 800cf8c:	460b      	mov	r3, r1
 800cf8e:	4610      	mov	r0, r2
 800cf90:	4619      	mov	r1, r3
 800cf92:	f7f3 fd71 	bl	8000a78 <__aeabi_d2f>
 800cf96:	4603      	mov	r3, r0
 800cf98:	65fb      	str	r3, [r7, #92]	; 0x5c

    if(update_enable) {
 800cf9a:	78bb      	ldrb	r3, [r7, #2]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	f000 80c9 	beq.w	800d134 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x420>

		float CS11 = -S22_angle*st;
 800cfa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfa4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800cfa8:	4618      	mov	r0, r3
 800cfaa:	f7f3 fa35 	bl	8000418 <__aeabi_f2d>
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	e9d3 2360 	ldrd	r2, r3, [r3, #384]	; 0x180
 800cfb4:	f7f3 fa88 	bl	80004c8 <__aeabi_dmul>
 800cfb8:	4602      	mov	r2, r0
 800cfba:	460b      	mov	r3, r1
 800cfbc:	4610      	mov	r0, r2
 800cfbe:	4619      	mov	r1, r3
 800cfc0:	f7f3 fd5a 	bl	8000a78 <__aeabi_d2f>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	61fb      	str	r3, [r7, #28]
		float CS12 = CS11 + S12_angle;
 800cfc8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cfca:	69f8      	ldr	r0, [r7, #28]
 800cfcc:	f7f3 fdaa 	bl	8000b24 <__addsf3>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	61bb      	str	r3, [r7, #24]

		S11_angle = S11_angle + sa - CS12*st - S21_angle*st;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cfd8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cfda:	4618      	mov	r0, r3
 800cfdc:	f7f3 fda2 	bl	8000b24 <__addsf3>
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7f3 fa18 	bl	8000418 <__aeabi_f2d>
 800cfe8:	4604      	mov	r4, r0
 800cfea:	460d      	mov	r5, r1
 800cfec:	69b8      	ldr	r0, [r7, #24]
 800cfee:	f7f3 fa13 	bl	8000418 <__aeabi_f2d>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	e9d3 2360 	ldrd	r2, r3, [r3, #384]	; 0x180
 800cff8:	f7f3 fa66 	bl	80004c8 <__aeabi_dmul>
 800cffc:	4602      	mov	r2, r0
 800cffe:	460b      	mov	r3, r1
 800d000:	4620      	mov	r0, r4
 800d002:	4629      	mov	r1, r5
 800d004:	f7f3 f8a8 	bl	8000158 <__aeabi_dsub>
 800d008:	4602      	mov	r2, r0
 800d00a:	460b      	mov	r3, r1
 800d00c:	4614      	mov	r4, r2
 800d00e:	461d      	mov	r5, r3
 800d010:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d012:	f7f3 fa01 	bl	8000418 <__aeabi_f2d>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	e9d3 2360 	ldrd	r2, r3, [r3, #384]	; 0x180
 800d01c:	f7f3 fa54 	bl	80004c8 <__aeabi_dmul>
 800d020:	4602      	mov	r2, r0
 800d022:	460b      	mov	r3, r1
 800d024:	4620      	mov	r0, r4
 800d026:	4629      	mov	r1, r5
 800d028:	f7f3 f896 	bl	8000158 <__aeabi_dsub>
 800d02c:	4602      	mov	r2, r0
 800d02e:	460b      	mov	r3, r1
 800d030:	4610      	mov	r0, r2
 800d032:	4619      	mov	r1, r3
 800d034:	f7f3 fd20 	bl	8000a78 <__aeabi_d2f>
 800d038:	4603      	mov	r3, r0
 800d03a:	64bb      	str	r3, [r7, #72]	; 0x48
		S12_angle = CS12;
 800d03c:	69bb      	ldr	r3, [r7, #24]
 800d03e:	647b      	str	r3, [r7, #68]	; 0x44
		S21_angle = CS11 + S21_angle;
 800d040:	69f9      	ldr	r1, [r7, #28]
 800d042:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d044:	f7f3 fd6e 	bl	8000b24 <__addsf3>
 800d048:	4603      	mov	r3, r0
 800d04a:	643b      	str	r3, [r7, #64]	; 0x40
		S22_angle = S22_angle + sb;
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d050:	4619      	mov	r1, r3
 800d052:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d054:	f7f3 fd66 	bl	8000b24 <__addsf3>
 800d058:	4603      	mov	r3, r0
 800d05a:	63fb      	str	r3, [r7, #60]	; 0x3c

		//ANGLE CORRECTION
		float CK = 1/(Qa + S11_angle);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800d062:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d064:	4618      	mov	r0, r3
 800d066:	f7f3 fd5d 	bl	8000b24 <__addsf3>
 800d06a:	4603      	mov	r3, r0
 800d06c:	4619      	mov	r1, r3
 800d06e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d072:	f7f3 ff13 	bl	8000e9c <__aeabi_fdiv>
 800d076:	4603      	mov	r3, r0
 800d078:	617b      	str	r3, [r7, #20]

		float Kt11 = CK*S11_angle;
 800d07a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d07c:	6978      	ldr	r0, [r7, #20]
 800d07e:	f7f3 fe59 	bl	8000d34 <__aeabi_fmul>
 800d082:	4603      	mov	r3, r0
 800d084:	613b      	str	r3, [r7, #16]
		float Kt21 = CK*S21_angle;
 800d086:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d088:	6978      	ldr	r0, [r7, #20]
 800d08a:	f7f3 fe53 	bl	8000d34 <__aeabi_fmul>
 800d08e:	4603      	mov	r3, r0
 800d090:	60fb      	str	r3, [r7, #12]

		float Cx11 = angle_acc - angle_ekf;
 800d092:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d094:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800d096:	f7f3 fd43 	bl	8000b20 <__aeabi_fsub>
 800d09a:	4603      	mov	r3, r0
 800d09c:	60bb      	str	r3, [r7, #8]

		angle_ekf  = angle_ekf  + Cx11*Kt11;
 800d09e:	6939      	ldr	r1, [r7, #16]
 800d0a0:	68b8      	ldr	r0, [r7, #8]
 800d0a2:	f7f3 fe47 	bl	8000d34 <__aeabi_fmul>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800d0ac:	f7f3 fd3a 	bl	8000b24 <__addsf3>
 800d0b0:	4603      	mov	r3, r0
 800d0b2:	65fb      	str	r3, [r7, #92]	; 0x5c
		angle_bias = angle_bias + Cx11*Kt21;
 800d0b4:	68f9      	ldr	r1, [r7, #12]
 800d0b6:	68b8      	ldr	r0, [r7, #8]
 800d0b8:	f7f3 fe3c 	bl	8000d34 <__aeabi_fmul>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	4619      	mov	r1, r3
 800d0c0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d0c2:	f7f3 fd2f 	bl	8000b24 <__addsf3>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	657b      	str	r3, [r7, #84]	; 0x54
		angle_rate = gyro - angle_bias;
 800d0ca:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d0cc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800d0ce:	f7f3 fd27 	bl	8000b20 <__aeabi_fsub>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	65bb      	str	r3, [r7, #88]	; 0x58

		CS11 = Kt11 - 1;
 800d0d6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d0da:	6938      	ldr	r0, [r7, #16]
 800d0dc:	f7f3 fd20 	bl	8000b20 <__aeabi_fsub>
 800d0e0:	4603      	mov	r3, r0
 800d0e2:	61fb      	str	r3, [r7, #28]

		S11_angle = -CS11*S11_angle;
 800d0e4:	69fb      	ldr	r3, [r7, #28]
 800d0e6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800d0ee:	f7f3 fe21 	bl	8000d34 <__aeabi_fmul>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	64bb      	str	r3, [r7, #72]	; 0x48
		S12_angle = -CS11*S12_angle;
 800d0f6:	69fb      	ldr	r3, [r7, #28]
 800d0f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d0fc:	4619      	mov	r1, r3
 800d0fe:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800d100:	f7f3 fe18 	bl	8000d34 <__aeabi_fmul>
 800d104:	4603      	mov	r3, r0
 800d106:	647b      	str	r3, [r7, #68]	; 0x44
		S21_angle = S21_angle - Kt21*S11_angle;
 800d108:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d10a:	68f8      	ldr	r0, [r7, #12]
 800d10c:	f7f3 fe12 	bl	8000d34 <__aeabi_fmul>
 800d110:	4603      	mov	r3, r0
 800d112:	4619      	mov	r1, r3
 800d114:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800d116:	f7f3 fd03 	bl	8000b20 <__aeabi_fsub>
 800d11a:	4603      	mov	r3, r0
 800d11c:	643b      	str	r3, [r7, #64]	; 0x40
		S22_angle = S22_angle - Kt21*S12_angle;
 800d11e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d120:	68f8      	ldr	r0, [r7, #12]
 800d122:	f7f3 fe07 	bl	8000d34 <__aeabi_fmul>
 800d126:	4603      	mov	r3, r0
 800d128:	4619      	mov	r1, r3
 800d12a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d12c:	f7f3 fcf8 	bl	8000b20 <__aeabi_fsub>
 800d130:	4603      	mov	r3, r0
 800d132:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
    switch(euler_angle) {
 800d134:	78fb      	ldrb	r3, [r7, #3]
 800d136:	2b02      	cmp	r3, #2
 800d138:	d03e      	beq.n	800d1b8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x4a4>
 800d13a:	2b02      	cmp	r3, #2
 800d13c:	dc5c      	bgt.n	800d1f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x4e4>
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d002      	beq.n	800d148 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x434>
 800d142:	2b01      	cmp	r3, #1
 800d144:	d01c      	beq.n	800d180 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x46c>
    			 S21_yaw = S21_angle;
    			 S22_yaw = S22_angle;
    			break;

    }
}
 800d146:	e057      	b.n	800d1f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x4e4>
    			 roll_ekf = angle_ekf ;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d14c:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
    			 roll_rate = angle_rate;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d154:	621a      	str	r2, [r3, #32]
    			 roll_bias = angle_bias;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d15a:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
    			 roll_acc = angle_acc ;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d162:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
    			 S11_roll = S11_angle;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d16a:	65da      	str	r2, [r3, #92]	; 0x5c
    			 S12_roll = S12_angle;
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d170:	661a      	str	r2, [r3, #96]	; 0x60
    			 S21_roll = S21_angle;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d176:	665a      	str	r2, [r3, #100]	; 0x64
    			 S22_roll = S22_angle;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d17c:	669a      	str	r2, [r3, #104]	; 0x68
    			break;
 800d17e:	e03b      	b.n	800d1f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x4e4>
    			 pitch_ekf = angle_ekf ;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d184:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
    			 pitch_rate = angle_rate;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d18c:	625a      	str	r2, [r3, #36]	; 0x24
    			 pitch_bias = angle_bias;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d192:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    			 pitch_acc = angle_acc ;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d19a:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
    			 S11_pitch = S11_angle;
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d1a2:	62da      	str	r2, [r3, #44]	; 0x2c
    			 S12_pitch = S12_angle;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d1a8:	631a      	str	r2, [r3, #48]	; 0x30
    			 S21_pitch = S21_angle;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d1ae:	635a      	str	r2, [r3, #52]	; 0x34
    			 S22_pitch = S22_angle;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d1b4:	639a      	str	r2, [r3, #56]	; 0x38
    			break;
 800d1b6:	e01f      	b.n	800d1f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb+0x4e4>
    			 yaw_ekf = angle_ekf ;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d1bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    			 yaw_rate = gyroZ;
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1c4:	629a      	str	r2, [r3, #40]	; 0x28
    			 yaw_bias = angle_bias;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d1ca:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
    			 yaw_acc = angle_acc ;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d1d2:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
    			 S11_yaw = S11_angle;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d1da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    			 S12_yaw = S12_angle;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d1e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    			 S21_yaw = S21_angle;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d1ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    			 S22_yaw = S22_angle;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d1f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    			break;
 800d1f6:	bf00      	nop
}
 800d1f8:	bf00      	nop
 800d1fa:	3760      	adds	r7, #96	; 0x60
 800d1fc:	46bd      	mov	sp, r7
 800d1fe:	bdb0      	pop	{r4, r5, r7, pc}

0800d200 <_ZN15Kalman_Filtresi3RunEv>:

	xgps = xbody;
	ygps = ybody;

}
void Kalman_Filtresi::Run() {
 800d200:	b580      	push	{r7, lr}
 800d202:	b086      	sub	sp, #24
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]

  acc_pos_x_med += acc_pos_x;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	681a      	ldr	r2, [r3, #0]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800d212:	4619      	mov	r1, r3
 800d214:	4610      	mov	r0, r2
 800d216:	f7f3 fc85 	bl	8000b24 <__addsf3>
 800d21a:	4603      	mov	r3, r0
 800d21c:	461a      	mov	r2, r3
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	601a      	str	r2, [r3, #0]
  float accX = acc[0];
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800d228:	617b      	str	r3, [r7, #20]
  float accY = acc[1];
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d230:	613b      	str	r3, [r7, #16]
  float accZ = acc[2];
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800d238:	60fb      	str	r3, [r7, #12]



//    if(gyro_ready) {

    pos_ekf_counter++;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	1c5a      	adds	r2, r3, #1
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	605a      	str	r2, [r3, #4]
    EKF_Attitude(ROLL, ekf_update);
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f893 3199 	ldrb.w	r3, [r3, #409]	; 0x199
 800d24a:	461a      	mov	r2, r3
 800d24c:	2100      	movs	r1, #0
 800d24e:	6878      	ldr	r0, [r7, #4]
 800d250:	f7ff fd60 	bl	800cd14 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb>
    EKF_Attitude(PITCH, ekf_update);
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f893 3199 	ldrb.w	r3, [r3, #409]	; 0x199
 800d25a:	461a      	mov	r2, r3
 800d25c:	2101      	movs	r1, #1
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f7ff fd58 	bl	800cd14 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb>
    EKF_Attitude(YAW, ekf_update);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f893 3199 	ldrb.w	r3, [r3, #409]	; 0x199
 800d26a:	461a      	mov	r2, r3
 800d26c:	2102      	movs	r1, #2
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f7ff fd50 	bl	800cd14 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angleb>
//
//    	gyro_ready = true;
//    }


	pitch_eski=pitch_comp;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 21f0 	ldr.w	r2, [r3, #496]	; 0x1f0
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	roll_eski=roll_comp;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f8d3 21f4 	ldr.w	r2, [r3, #500]	; 0x1f4
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190

    state.angles[0] = roll_ekf*rad2deg;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f8d3 21f8 	ldr.w	r2, [r3, #504]	; 0x1f8
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d298:	4619      	mov	r1, r3
 800d29a:	4610      	mov	r0, r2
 800d29c:	f7f3 fd4a 	bl	8000d34 <__aeabi_fmul>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	461a      	mov	r2, r3
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    state.angles[1] = pitch_ekf*rad2deg;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f8d3 21fc 	ldr.w	r2, [r3, #508]	; 0x1fc
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d2b6:	4619      	mov	r1, r3
 800d2b8:	4610      	mov	r0, r2
 800d2ba:	f7f3 fd3b 	bl	8000d34 <__aeabi_fmul>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	461a      	mov	r2, r3
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
    state.angles[2] = -1*yaw_ekf*rad2deg;
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800d2ce:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d2d8:	4619      	mov	r1, r3
 800d2da:	4610      	mov	r0, r2
 800d2dc:	f7f3 fd2a 	bl	8000d34 <__aeabi_fmul>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac

    state.rates[0] = roll_rate*rad2deg;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	6a1a      	ldr	r2, [r3, #32]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d2f4:	4619      	mov	r1, r3
 800d2f6:	4610      	mov	r0, r2
 800d2f8:	f7f3 fd1c 	bl	8000d34 <__aeabi_fmul>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	461a      	mov	r2, r3
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
    state.rates[1] = pitch_rate*rad2deg;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d310:	4619      	mov	r1, r3
 800d312:	4610      	mov	r0, r2
 800d314:	f7f3 fd0e 	bl	8000d34 <__aeabi_fmul>
 800d318:	4603      	mov	r3, r0
 800d31a:	461a      	mov	r2, r3
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
    state.rates[2] = yaw_rate*rad2deg;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800d32c:	4619      	mov	r1, r3
 800d32e:	4610      	mov	r0, r2
 800d330:	f7f3 fd00 	bl	8000d34 <__aeabi_fmul>
 800d334:	4603      	mov	r3, r0
 800d336:	461a      	mov	r2, r3
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8

    state.bias[0] = roll_bias;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
    state.bias[1] = pitch_bias;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
    state.bias[2] = yaw_bias;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f8d3 2224 	ldr.w	r2, [r3, #548]	; 0x224
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4

}
 800d362:	bf00      	nop
 800d364:	3718      	adds	r7, #24
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}

0800d36a <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800d36a:	b580      	push	{r7, lr}
 800d36c:	b082      	sub	sp, #8
 800d36e:	af00      	add	r7, sp, #0
 800d370:	6078      	str	r0, [r7, #4]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 800d378:	4618      	mov	r0, r3
 800d37a:	f000 fca6 	bl	800dcca <_ZN3lpfD1Ev>
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f503 735e 	add.w	r3, r3, #888	; 0x378
 800d384:	4618      	mov	r0, r3
 800d386:	f000 fca0 	bl	800dcca <_ZN3lpfD1Ev>
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d390:	4618      	mov	r0, r3
 800d392:	f000 fc9a 	bl	800dcca <_ZN3lpfD1Ev>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	f503 734a 	add.w	r3, r3, #808	; 0x328
 800d39c:	4618      	mov	r0, r3
 800d39e:	f000 fc94 	bl	800dcca <_ZN3lpfD1Ev>
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f000 fc8e 	bl	800dcca <_ZN3lpfD1Ev>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f503 7336 	add.w	r3, r3, #728	; 0x2d8
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	f000 fc88 	bl	800dcca <_ZN3lpfD1Ev>
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3708      	adds	r7, #8
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	0000      	movs	r0, r0
	...

0800d3c8 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b086      	sub	sp, #24
 800d3cc:	af04      	add	r7, sp, #16
 800d3ce:	6078      	str	r0, [r7, #4]
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	4a27      	ldr	r2, [pc, #156]	; (800d470 <_ZN3PIDC1Ev+0xa8>)
 800d3d4:	609a      	str	r2, [r3, #8]
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	4a26      	ldr	r2, [pc, #152]	; (800d474 <_ZN3PIDC1Ev+0xac>)
 800d3da:	60da      	str	r2, [r3, #12]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	4a26      	ldr	r2, [pc, #152]	; (800d478 <_ZN3PIDC1Ev+0xb0>)
 800d3e0:	611a      	str	r2, [r3, #16]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	22c8      	movs	r2, #200	; 0xc8
 800d3e6:	615a      	str	r2, [r3, #20]
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	695b      	ldr	r3, [r3, #20]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f7f3 fc4d 	bl	8000c8c <__aeabi_i2f>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	4619      	mov	r1, r3
 800d3f6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d3fa:	f7f3 fd4f 	bl	8000e9c <__aeabi_fdiv>
 800d3fe:	4603      	mov	r3, r0
 800d400:	461a      	mov	r2, r3
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	619a      	str	r2, [r3, #24]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	4a1c      	ldr	r2, [pc, #112]	; (800d47c <_ZN3PIDC1Ev+0xb4>)
 800d40a:	61da      	str	r2, [r3, #28]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	69da      	ldr	r2, [r3, #28]
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	699b      	ldr	r3, [r3, #24]
 800d414:	4619      	mov	r1, r3
 800d416:	4610      	mov	r0, r2
 800d418:	f7f3 fc8c 	bl	8000d34 <__aeabi_fmul>
 800d41c:	4603      	mov	r3, r0
 800d41e:	461a      	mov	r2, r3
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	621a      	str	r2, [r3, #32]
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d42a:	a30d      	add	r3, pc, #52	; (adr r3, 800d460 <_ZN3PIDC1Ev+0x98>)
 800d42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d430:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d434:	a30a      	add	r3, pc, #40	; (adr r3, 800d460 <_ZN3PIDC1Ev+0x98>)
 800d436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d43a:	e9cd 2300 	strd	r2, r3, [sp]
 800d43e:	a30a      	add	r3, pc, #40	; (adr r3, 800d468 <_ZN3PIDC1Ev+0xa0>)
 800d440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d444:	4608      	mov	r0, r1
 800d446:	f000 fbcf 	bl	800dbe8 <_ZN3lpfC1Eddd>
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800d450:	669a      	str	r2, [r3, #104]	; 0x68
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	4618      	mov	r0, r3
 800d456:	3708      	adds	r7, #8
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}
 800d45c:	f3af 8000 	nop.w
 800d460:	de7ea5f8 	.word	0xde7ea5f8
 800d464:	3fb2a454 	.word	0x3fb2a454
 800d468:	ab367a10 	.word	0xab367a10
 800d46c:	3feb573e 	.word	0x3feb573e
 800d470:	3d4ccccd 	.word	0x3d4ccccd
 800d474:	42f00000 	.word	0x42f00000
 800d478:	c2f00000 	.word	0xc2f00000
 800d47c:	3e99999a 	.word	0x3e99999a

0800d480 <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800d480:	b590      	push	{r4, r7, lr}
 800d482:	b087      	sub	sp, #28
 800d484:	af00      	add	r7, sp, #0
 800d486:	60f8      	str	r0, [r7, #12]
 800d488:	60b9      	str	r1, [r7, #8]
 800d48a:	607a      	str	r2, [r7, #4]
 800d48c:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800d48e:	6879      	ldr	r1, [r7, #4]
 800d490:	68b8      	ldr	r0, [r7, #8]
 800d492:	f7f3 fb45 	bl	8000b20 <__aeabi_fsub>
 800d496:	4603      	mov	r3, r0
 800d498:	461a      	mov	r2, r3
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ie_roll += e_angle*st;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	699b      	ldr	r3, [r3, #24]
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	4610      	mov	r0, r2
 800d4b2:	f7f3 fc3f 	bl	8000d34 <__aeabi_fmul>
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	4620      	mov	r0, r4
 800d4bc:	f7f3 fb32 	bl	8000b24 <__addsf3>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	67da      	str	r2, [r3, #124]	; 0x7c
	P = Kp_angle*e_angle;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800d4ce:	4619      	mov	r1, r3
 800d4d0:	6838      	ldr	r0, [r7, #0]
 800d4d2:	f7f3 fc2f 	bl	8000d34 <__aeabi_fmul>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d4de:	4619      	mov	r1, r3
 800d4e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4e2:	f7f3 fc27 	bl	8000d34 <__aeabi_fmul>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	613b      	str	r3, [r7, #16]
    return P+I;
 800d4ea:	6939      	ldr	r1, [r7, #16]
 800d4ec:	6978      	ldr	r0, [r7, #20]
 800d4ee:	f7f3 fb19 	bl	8000b24 <__addsf3>
 800d4f2:	4603      	mov	r3, r0

}
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	371c      	adds	r7, #28
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd90      	pop	{r4, r7, pc}

0800d4fc <_ZN3PID15sqrt_controllerEffhf>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::sqrt_controller(float alpha_des, float _alpha_des, uint8_t angle_counter, float Kff) {
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b08a      	sub	sp, #40	; 0x28
 800d500:	af00      	add	r7, sp, #0
 800d502:	60f8      	str	r0, [r7, #12]
 800d504:	60b9      	str	r1, [r7, #8]
 800d506:	607a      	str	r2, [r7, #4]
 800d508:	70fb      	strb	r3, [r7, #3]
	float e_angle = alpha_des - _alpha_des;
 800d50a:	6879      	ldr	r1, [r7, #4]
 800d50c:	68b8      	ldr	r0, [r7, #8]
 800d50e:	f7f3 fb07 	bl	8000b20 <__aeabi_fsub>
 800d512:	4603      	mov	r3, r0
 800d514:	627b      	str	r3, [r7, #36]	; 0x24
	e_angle = e_angle/((angle_counter+1)*st);
 800d516:	78fb      	ldrb	r3, [r7, #3]
 800d518:	3301      	adds	r3, #1
 800d51a:	4618      	mov	r0, r3
 800d51c:	f7f3 fbb6 	bl	8000c8c <__aeabi_i2f>
 800d520:	4602      	mov	r2, r0
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	699b      	ldr	r3, [r3, #24]
 800d526:	4619      	mov	r1, r3
 800d528:	4610      	mov	r0, r2
 800d52a:	f7f3 fc03 	bl	8000d34 <__aeabi_fmul>
 800d52e:	4603      	mov	r3, r0
 800d530:	4619      	mov	r1, r3
 800d532:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d534:	f7f3 fcb2 	bl	8000e9c <__aeabi_fdiv>
 800d538:	4603      	mov	r3, r0
 800d53a:	627b      	str	r3, [r7, #36]	; 0x24
	float abs_e = abs(e_angle);
 800d53c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d53e:	f7f4 fde1 	bl	8002104 <_ZSt3absf>
 800d542:	6238      	str	r0, [r7, #32]
	uint8_t sign_e = sgn(e_angle);
 800d544:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d546:	68f8      	ldr	r0, [r7, #12]
 800d548:	f000 fa80 	bl	800da4c <_ZN3PID3sgnEf>
 800d54c:	4603      	mov	r3, r0
 800d54e:	77fb      	strb	r3, [r7, #31]
	float sqrt_e = sqrt((int)(100*abs_e));
 800d550:	4917      	ldr	r1, [pc, #92]	; (800d5b0 <_ZN3PID15sqrt_controllerEffhf+0xb4>)
 800d552:	6a38      	ldr	r0, [r7, #32]
 800d554:	f7f3 fbee 	bl	8000d34 <__aeabi_fmul>
 800d558:	4603      	mov	r3, r0
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7f3 fdc6 	bl	80010ec <__aeabi_f2iz>
 800d560:	4603      	mov	r3, r0
 800d562:	4618      	mov	r0, r3
 800d564:	f7f5 fec0 	bl	80032e8 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 800d568:	4602      	mov	r2, r0
 800d56a:	460b      	mov	r3, r1
 800d56c:	4610      	mov	r0, r2
 800d56e:	4619      	mov	r1, r3
 800d570:	f7f3 fa82 	bl	8000a78 <__aeabi_d2f>
 800d574:	4603      	mov	r3, r0
 800d576:	61bb      	str	r3, [r7, #24]
	float P = Kff * sqrt_e/10;
 800d578:	69b9      	ldr	r1, [r7, #24]
 800d57a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d57c:	f7f3 fbda 	bl	8000d34 <__aeabi_fmul>
 800d580:	4603      	mov	r3, r0
 800d582:	490c      	ldr	r1, [pc, #48]	; (800d5b4 <_ZN3PID15sqrt_controllerEffhf+0xb8>)
 800d584:	4618      	mov	r0, r3
 800d586:	f7f3 fc89 	bl	8000e9c <__aeabi_fdiv>
 800d58a:	4603      	mov	r3, r0
 800d58c:	617b      	str	r3, [r7, #20]
	P = P * sign_e;
 800d58e:	7ffb      	ldrb	r3, [r7, #31]
 800d590:	4618      	mov	r0, r3
 800d592:	f7f3 fb7b 	bl	8000c8c <__aeabi_i2f>
 800d596:	4603      	mov	r3, r0
 800d598:	4619      	mov	r1, r3
 800d59a:	6978      	ldr	r0, [r7, #20]
 800d59c:	f7f3 fbca 	bl	8000d34 <__aeabi_fmul>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	617b      	str	r3, [r7, #20]
	return P;
 800d5a4:	697b      	ldr	r3, [r7, #20]
}
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	3728      	adds	r7, #40	; 0x28
 800d5aa:	46bd      	mov	sp, r7
 800d5ac:	bd80      	pop	{r7, pc}
 800d5ae:	bf00      	nop
 800d5b0:	42c80000 	.word	0x42c80000
 800d5b4:	41200000 	.word	0x41200000

0800d5b8 <_ZN3PID6PI_VelEfffffj>:

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b08a      	sub	sp, #40	; 0x28
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	60f8      	str	r0, [r7, #12]
 800d5c0:	60b9      	str	r1, [r7, #8]
 800d5c2:	607a      	str	r2, [r7, #4]
 800d5c4:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800d5c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5c8:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800d5cc:	4293      	cmp	r3, r2
 800d5ce:	d90e      	bls.n	800d5ee <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	6a1b      	ldr	r3, [r3, #32]
 800d5d4:	68b9      	ldr	r1, [r7, #8]
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f7f3 faa4 	bl	8000b24 <__addsf3>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	461a      	mov	r2, r3
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = vz_def;
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	69db      	ldr	r3, [r3, #28]
 800d5ea:	627b      	str	r3, [r7, #36]	; 0x24
 800d5ec:	e01c      	b.n	800d628 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800d5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5f0:	f240 5213 	movw	r2, #1299	; 0x513
 800d5f4:	4293      	cmp	r3, r2
 800d5f6:	d810      	bhi.n	800d61a <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	6a1b      	ldr	r3, [r3, #32]
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	68b8      	ldr	r0, [r7, #8]
 800d600:	f7f3 fa8e 	bl	8000b20 <__aeabi_fsub>
 800d604:	4603      	mov	r3, r0
 800d606:	461a      	mov	r2, r3
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = -1 * vz_def;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	69db      	ldr	r3, [r3, #28]
 800d612:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d616:	627b      	str	r3, [r7, #36]	; 0x24
 800d618:	e006      	b.n	800d628 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	68ba      	ldr	r2, [r7, #8]
 800d61e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = 0;
 800d622:	f04f 0300 	mov.w	r3, #0
 800d626:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800d628:	6839      	ldr	r1, [r7, #0]
 800d62a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d62c:	f7f3 fa78 	bl	8000b20 <__aeabi_fsub>
 800d630:	4603      	mov	r3, r0
 800d632:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800d634:	6a39      	ldr	r1, [r7, #32]
 800d636:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d638:	f7f3 fb7c 	bl	8000d34 <__aeabi_fmul>
 800d63c:	4603      	mov	r3, r0
 800d63e:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800d640:	6879      	ldr	r1, [r7, #4]
 800d642:	68b8      	ldr	r0, [r7, #8]
 800d644:	f7f3 fa6c 	bl	8000b20 <__aeabi_fsub>
 800d648:	4603      	mov	r3, r0
 800d64a:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800d64c:	69b9      	ldr	r1, [r7, #24]
 800d64e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800d650:	f7f3 fb70 	bl	8000d34 <__aeabi_fmul>
 800d654:	4603      	mov	r3, r0
 800d656:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800d658:	6979      	ldr	r1, [r7, #20]
 800d65a:	69f8      	ldr	r0, [r7, #28]
 800d65c:	f7f3 fa62 	bl	8000b24 <__addsf3>
 800d660:	4603      	mov	r3, r0
 800d662:	613b      	str	r3, [r7, #16]
    return PI;
 800d664:	693b      	ldr	r3, [r7, #16]

}
 800d666:	4618      	mov	r0, r3
 800d668:	3728      	adds	r7, #40	; 0x28
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}
	...

0800d670 <_ZN3PID9PID_Rate2Efffffff>:
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
	return K_ff*ff;
}


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800d670:	b590      	push	{r4, r7, lr}
 800d672:	b087      	sub	sp, #28
 800d674:	af00      	add	r7, sp, #0
 800d676:	60f8      	str	r0, [r7, #12]
 800d678:	60b9      	str	r1, [r7, #8]
 800d67a:	607a      	str	r2, [r7, #4]
 800d67c:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800d67e:	6879      	ldr	r1, [r7, #4]
 800d680:	68b8      	ldr	r0, [r7, #8]
 800d682:	f7f3 fa4d 	bl	8000b20 <__aeabi_fsub>
 800d686:	4603      	mov	r3, r0
 800d688:	461a      	mov	r2, r3
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate += e_roll*st;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	699b      	ldr	r3, [r3, #24]
 800d69c:	4619      	mov	r1, r3
 800d69e:	4610      	mov	r0, r2
 800d6a0:	f7f3 fb48 	bl	8000d34 <__aeabi_fmul>
 800d6a4:	4603      	mov	r3, r0
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	4620      	mov	r0, r4
 800d6aa:	f7f3 fa3b 	bl	8000b24 <__addsf3>
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	461a      	mov	r2, r3
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	P = Kp * e_roll;
 800d6b8:	68fb      	ldr	r3, [r7, #12]
 800d6ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7f3 fb38 	bl	8000d34 <__aeabi_fmul>
 800d6c4:	4603      	mov	r3, r0
 800d6c6:	461a      	mov	r2, r3
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d6d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7f3 fb2c 	bl	8000d34 <__aeabi_fmul>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	461a      	mov	r2, r3
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	//float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f7f3 fa17 	bl	8000b20 <__aeabi_fsub>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	461a      	mov	r2, r3
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	699b      	ldr	r3, [r3, #24]
 800d6fa:	4619      	mov	r1, r3
 800d6fc:	4610      	mov	r0, r2
 800d6fe:	f7f3 fbcd 	bl	8000e9c <__aeabi_fdiv>
 800d702:	4603      	mov	r3, r0
 800d704:	617b      	str	r3, [r7, #20]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	3338      	adds	r3, #56	; 0x38
 800d70a:	6979      	ldr	r1, [r7, #20]
 800d70c:	4618      	mov	r0, r3
 800d70e:	f000 fa86 	bl	800dc1e <_ZN3lpf3RunEf>
 800d712:	6178      	str	r0, [r7, #20]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d71a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d71c:	4618      	mov	r0, r3
 800d71e:	f7f3 fb09 	bl	8000d34 <__aeabi_fmul>
 800d722:	4603      	mov	r3, r0
 800d724:	6979      	ldr	r1, [r7, #20]
 800d726:	4618      	mov	r0, r3
 800d728:	f7f3 f9fa 	bl	8000b20 <__aeabi_fsub>
 800d72c:	4603      	mov	r3, r0
 800d72e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d730:	4618      	mov	r0, r3
 800d732:	f7f3 faff 	bl	8000d34 <__aeabi_fmul>
 800d736:	4603      	mov	r3, r0
 800d738:	461a      	mov	r2, r3
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
//  	de_filt = N * (Kd * alpha_dot_des - de_int);
//  	de_int += de_filt*st;
//  	D = de_filt;


	pd = P + I + D;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d74c:	4619      	mov	r1, r3
 800d74e:	4610      	mov	r0, r2
 800d750:	f7f3 f9e8 	bl	8000b24 <__addsf3>
 800d754:	4603      	mov	r3, r0
 800d756:	461a      	mov	r2, r3
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d75e:	4619      	mov	r1, r3
 800d760:	4610      	mov	r0, r2
 800d762:	f7f3 f9df 	bl	8000b24 <__addsf3>
 800d766:	4603      	mov	r3, r0
 800d768:	461a      	mov	r2, r3
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  300, -300);
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 800d780:	4b0e      	ldr	r3, [pc, #56]	; (800d7bc <_ZN3PID9PID_Rate2Efffffff+0x14c>)
 800d782:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800d786:	68f8      	ldr	r0, [r7, #12]
 800d788:	f000 f9b8 	bl	800dafc <_ZN3PID3SatEfii>
 800d78c:	4602      	mov	r2, r0
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	alpha_dot_des_ = alpha_dot_des;
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	68ba      	ldr	r2, [r7, #8]
 800d7a4:	62da      	str	r2, [r3, #44]	; 0x2c
	alpha_dot_ = alpha_dot;
 800d7a6:	68fb      	ldr	r3, [r7, #12]
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	631a      	str	r2, [r3, #48]	; 0x30
	return pd;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
}
 800d7b2:	4618      	mov	r0, r3
 800d7b4:	371c      	adds	r7, #28
 800d7b6:	46bd      	mov	sp, r7
 800d7b8:	bd90      	pop	{r4, r7, pc}
 800d7ba:	bf00      	nop
 800d7bc:	fffffed4 	.word	0xfffffed4

0800d7c0 <_ZN3PID7PID_PosEfffff>:

float PID::PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd) {
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b088      	sub	sp, #32
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	60f8      	str	r0, [r7, #12]
 800d7c8:	60b9      	str	r1, [r7, #8]
 800d7ca:	607a      	str	r2, [r7, #4]
 800d7cc:	603b      	str	r3, [r7, #0]
	_e_pos = e_pos;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	685a      	ldr	r2, [r3, #4]
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	601a      	str	r2, [r3, #0]
	e_pos = pos_des - pos;
 800d7d6:	6879      	ldr	r1, [r7, #4]
 800d7d8:	68b8      	ldr	r0, [r7, #8]
 800d7da:	f7f3 f9a1 	bl	8000b20 <__aeabi_fsub>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	461a      	mov	r2, r3
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	605a      	str	r2, [r3, #4]
	float P = Kp * e_pos;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	685b      	ldr	r3, [r3, #4]
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	6838      	ldr	r0, [r7, #0]
 800d7ee:	f7f3 faa1 	bl	8000d34 <__aeabi_fmul>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	61fb      	str	r3, [r7, #28]

	float e_pos_dot = (e_pos - _e_pos)/st_pos;
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	685a      	ldr	r2, [r3, #4]
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	4619      	mov	r1, r3
 800d800:	4610      	mov	r0, r2
 800d802:	f7f3 f98d 	bl	8000b20 <__aeabi_fsub>
 800d806:	4603      	mov	r3, r0
 800d808:	461a      	mov	r2, r3
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	4619      	mov	r1, r3
 800d810:	4610      	mov	r0, r2
 800d812:	f7f3 fb43 	bl	8000e9c <__aeabi_fdiv>
 800d816:	4603      	mov	r3, r0
 800d818:	61bb      	str	r3, [r7, #24]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	//alpha_dot_dot = d_filt.Run(alpha_dot_dot);

	float D = Kd * e_pos_dot;
 800d81a:	69b9      	ldr	r1, [r7, #24]
 800d81c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d81e:	f7f3 fa89 	bl	8000d34 <__aeabi_fmul>
 800d822:	4603      	mov	r3, r0
 800d824:	617b      	str	r3, [r7, #20]
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	float pd = P + D;
 800d826:	6979      	ldr	r1, [r7, #20]
 800d828:	69f8      	ldr	r0, [r7, #28]
 800d82a:	f7f3 f97b 	bl	8000b24 <__addsf3>
 800d82e:	4603      	mov	r3, r0
 800d830:	613b      	str	r3, [r7, #16]
	return pd;
 800d832:	693b      	ldr	r3, [r7, #16]
}
 800d834:	4618      	mov	r0, r3
 800d836:	3720      	adds	r7, #32
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800d83c:	b590      	push	{r4, r7, lr}
 800d83e:	b087      	sub	sp, #28
 800d840:	af00      	add	r7, sp, #0
 800d842:	60f8      	str	r0, [r7, #12]
 800d844:	60b9      	str	r1, [r7, #8]
 800d846:	607a      	str	r2, [r7, #4]
 800d848:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	68b8      	ldr	r0, [r7, #8]
 800d84e:	f7f3 f967 	bl	8000b20 <__aeabi_fsub>
 800d852:	4603      	mov	r3, r0
 800d854:	461a      	mov	r2, r3
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	66da      	str	r2, [r3, #108]	; 0x6c
  float e_roll_der = - alpha_dot;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d860:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d866:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d86c:	4618      	mov	r0, r3
 800d86e:	f7f3 fc3d 	bl	80010ec <__aeabi_f2iz>
 800d872:	4604      	mov	r4, r0
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d87a:	4618      	mov	r0, r3
 800d87c:	f7f3 fc36 	bl	80010ec <__aeabi_f2iz>
 800d880:	4603      	mov	r3, r0
 800d882:	429c      	cmp	r4, r3
 800d884:	d019      	beq.n	800d8ba <_ZN3PID7PD_RateEfffff+0x7e>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d88a:	4619      	mov	r1, r3
 800d88c:	68f8      	ldr	r0, [r7, #12]
 800d88e:	f000 f8dd 	bl	800da4c <_ZN3PID3sgnEf>
 800d892:	4603      	mov	r3, r0
 800d894:	461c      	mov	r4, r3
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d89c:	4619      	mov	r1, r3
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f000 f8d4 	bl	800da4c <_ZN3PID3sgnEf>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	429c      	cmp	r4, r3
 800d8a8:	bf0c      	ite	eq
 800d8aa:	2301      	moveq	r3, #1
 800d8ac:	2300      	movne	r3, #0
 800d8ae:	b2db      	uxtb	r3, r3
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d002      	beq.n	800d8ba <_ZN3PID7PD_RateEfffff+0x7e>
      e_roll_int = 0;
 800d8b4:	f04f 0300 	mov.w	r3, #0
 800d8b8:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d8be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f7f3 fa37 	bl	8000d34 <__aeabi_fmul>
 800d8c6:	4603      	mov	r3, r0
 800d8c8:	461a      	mov	r2, r3
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d8d0:	4619      	mov	r1, r3
 800d8d2:	4610      	mov	r0, r2
 800d8d4:	f7f3 f924 	bl	8000b20 <__aeabi_fsub>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	494d      	ldr	r1, [pc, #308]	; (800da10 <_ZN3PID7PD_RateEfffff+0x1d4>)
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7f3 fa29 	bl	8000d34 <__aeabi_fmul>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	461a      	mov	r2, r3
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_int += de_filt*st;
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	699b      	ldr	r3, [r3, #24]
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	4610      	mov	r0, r2
 800d900:	f7f3 fa18 	bl	8000d34 <__aeabi_fmul>
 800d904:	4603      	mov	r3, r0
 800d906:	4619      	mov	r1, r3
 800d908:	4620      	mov	r0, r4
 800d90a:	f7f3 f90b 	bl	8000b24 <__addsf3>
 800d90e:	4603      	mov	r3, r0
 800d910:	461a      	mov	r2, r3
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	de = e_roll - e_eski_roll;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d920:	4619      	mov	r1, r3
 800d922:	4610      	mov	r0, r2
 800d924:	f7f3 f8fc 	bl	8000b20 <__aeabi_fsub>
 800d928:	4603      	mov	r3, r0
 800d92a:	461a      	mov	r2, r3
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	e_eski_roll = e_roll;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	675a      	str	r2, [r3, #116]	; 0x74

  ie_roll += e_roll_int*st;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	699b      	ldr	r3, [r3, #24]
 800d942:	6979      	ldr	r1, [r7, #20]
 800d944:	4618      	mov	r0, r3
 800d946:	f7f3 f9f5 	bl	8000d34 <__aeabi_fmul>
 800d94a:	4603      	mov	r3, r0
 800d94c:	4619      	mov	r1, r3
 800d94e:	4620      	mov	r0, r4
 800d950:	f7f3 f8e8 	bl	8000b24 <__addsf3>
 800d954:	4603      	mov	r3, r0
 800d956:	461a      	mov	r2, r3
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	67da      	str	r2, [r3, #124]	; 0x7c

  ie_roll_sat = ie_roll;
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800d960:	68fb      	ldr	r3, [r7, #12]
 800d962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d96a:	6839      	ldr	r1, [r7, #0]
 800d96c:	4618      	mov	r0, r3
 800d96e:	f7f3 f9e1 	bl	8000d34 <__aeabi_fmul>
 800d972:	4603      	mov	r3, r0
 800d974:	461a      	mov	r2, r3
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d98e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d990:	4618      	mov	r0, r3
 800d992:	f7f3 f9cf 	bl	8000d34 <__aeabi_fmul>
 800d996:	4603      	mov	r3, r0
 800d998:	461a      	mov	r2, r3
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//D = lpf.update(D);
	pd = P + I + D;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	4610      	mov	r0, r2
 800d9b0:	f7f3 f8b8 	bl	8000b24 <__addsf3>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800d9be:	4619      	mov	r1, r3
 800d9c0:	4610      	mov	r0, r2
 800d9c2:	f7f3 f8af 	bl	8000b24 <__addsf3>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	461a      	mov	r2, r3
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  200, -200);
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 800d9e0:	f06f 03c7 	mvn.w	r3, #199	; 0xc7
 800d9e4:	22c8      	movs	r2, #200	; 0xc8
 800d9e6:	68f8      	ldr	r0, [r7, #12]
 800d9e8:	f000 f888 	bl	800dafc <_ZN3PID3SatEfii>
 800d9ec:	4602      	mov	r2, r0
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    return pd;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8

}
 800da06:	4618      	mov	r0, r3
 800da08:	371c      	adds	r7, #28
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd90      	pop	{r4, r7, pc}
 800da0e:	bf00      	nop
 800da10:	42c80000 	.word	0x42c80000

0800da14 <_ZN3PID5resetEv>:

void PID::reset() {
 800da14:	b480      	push	{r7}
 800da16:	b083      	sub	sp, #12
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	f04f 0200 	mov.w	r2, #0
 800da22:	67da      	str	r2, [r3, #124]	; 0x7c
	ie_roll_rate = 0;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	f04f 0200 	mov.w	r2, #0
 800da2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_filt = 0;
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f04f 0200 	mov.w	r2, #0
 800da34:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	de_int = 0;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f04f 0200 	mov.w	r2, #0
 800da3e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 800da42:	bf00      	nop
 800da44:	370c      	adds	r7, #12
 800da46:	46bd      	mov	sp, r7
 800da48:	bc80      	pop	{r7}
 800da4a:	4770      	bx	lr

0800da4c <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
 800da52:	6078      	str	r0, [r7, #4]
 800da54:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800da56:	f04f 0100 	mov.w	r1, #0
 800da5a:	6838      	ldr	r0, [r7, #0]
 800da5c:	f7f3 fb08 	bl	8001070 <__aeabi_fcmplt>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <_ZN3PID3sgnEf+0x1e>
 800da66:	23ff      	movs	r3, #255	; 0xff
 800da68:	e00a      	b.n	800da80 <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800da6a:	f04f 0100 	mov.w	r1, #0
 800da6e:	6838      	ldr	r0, [r7, #0]
 800da70:	f7f3 fb1c 	bl	80010ac <__aeabi_fcmpgt>
 800da74:	4603      	mov	r3, r0
 800da76:	2b00      	cmp	r3, #0
 800da78:	d001      	beq.n	800da7e <_ZN3PID3sgnEf+0x32>
 800da7a:	2301      	movs	r3, #1
 800da7c:	e000      	b.n	800da80 <_ZN3PID3sgnEf+0x34>
  return 0;
 800da7e:	2300      	movs	r3, #0
}
 800da80:	4618      	mov	r0, r3
 800da82:	3708      	adds	r7, #8
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}

0800da88 <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800da88:	b580      	push	{r7, lr}
 800da8a:	b086      	sub	sp, #24
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	60f8      	str	r0, [r7, #12]
 800da90:	60b9      	str	r1, [r7, #8]
 800da92:	607a      	str	r2, [r7, #4]
 800da94:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800da96:	6a3b      	ldr	r3, [r7, #32]
 800da98:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800da9c:	dd24      	ble.n	800dae8 <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f7f3 f8f4 	bl	8000c8c <__aeabi_i2f>
 800daa4:	4603      	mov	r3, r0
 800daa6:	4619      	mov	r1, r3
 800daa8:	68b8      	ldr	r0, [r7, #8]
 800daaa:	f7f3 faff 	bl	80010ac <__aeabi_fcmpgt>
 800daae:	4603      	mov	r3, r0
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d005      	beq.n	800dac0 <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f7f3 f8e9 	bl	8000c8c <__aeabi_i2f>
 800daba:	4603      	mov	r3, r0
 800dabc:	617b      	str	r3, [r7, #20]
 800dabe:	e015      	b.n	800daec <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800dac0:	6838      	ldr	r0, [r7, #0]
 800dac2:	f7f3 f8e3 	bl	8000c8c <__aeabi_i2f>
 800dac6:	4603      	mov	r3, r0
 800dac8:	4619      	mov	r1, r3
 800daca:	68b8      	ldr	r0, [r7, #8]
 800dacc:	f7f3 fad0 	bl	8001070 <__aeabi_fcmplt>
 800dad0:	4603      	mov	r3, r0
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d005      	beq.n	800dae2 <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800dad6:	6838      	ldr	r0, [r7, #0]
 800dad8:	f7f3 f8d8 	bl	8000c8c <__aeabi_i2f>
 800dadc:	4603      	mov	r3, r0
 800dade:	617b      	str	r3, [r7, #20]
 800dae0:	e004      	b.n	800daec <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800dae2:	68bb      	ldr	r3, [r7, #8]
 800dae4:	617b      	str	r3, [r7, #20]
 800dae6:	e001      	b.n	800daec <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800dae8:	4b03      	ldr	r3, [pc, #12]	; (800daf8 <_ZN3PID3SatEfiii+0x70>)
 800daea:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800daec:	697b      	ldr	r3, [r7, #20]
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3718      	adds	r7, #24
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}
 800daf6:	bf00      	nop
 800daf8:	447a0000 	.word	0x447a0000

0800dafc <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b086      	sub	sp, #24
 800db00:	af00      	add	r7, sp, #0
 800db02:	60f8      	str	r0, [r7, #12]
 800db04:	60b9      	str	r1, [r7, #8]
 800db06:	607a      	str	r2, [r7, #4]
 800db08:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f7f3 f8be 	bl	8000c8c <__aeabi_i2f>
 800db10:	4603      	mov	r3, r0
 800db12:	4619      	mov	r1, r3
 800db14:	68b8      	ldr	r0, [r7, #8]
 800db16:	f7f3 fac9 	bl	80010ac <__aeabi_fcmpgt>
 800db1a:	4603      	mov	r3, r0
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d005      	beq.n	800db2c <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800db20:	6878      	ldr	r0, [r7, #4]
 800db22:	f7f3 f8b3 	bl	8000c8c <__aeabi_i2f>
 800db26:	4603      	mov	r3, r0
 800db28:	617b      	str	r3, [r7, #20]
 800db2a:	e012      	b.n	800db52 <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800db2c:	6838      	ldr	r0, [r7, #0]
 800db2e:	f7f3 f8ad 	bl	8000c8c <__aeabi_i2f>
 800db32:	4603      	mov	r3, r0
 800db34:	4619      	mov	r1, r3
 800db36:	68b8      	ldr	r0, [r7, #8]
 800db38:	f7f3 fa9a 	bl	8001070 <__aeabi_fcmplt>
 800db3c:	4603      	mov	r3, r0
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d005      	beq.n	800db4e <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800db42:	6838      	ldr	r0, [r7, #0]
 800db44:	f7f3 f8a2 	bl	8000c8c <__aeabi_i2f>
 800db48:	4603      	mov	r3, r0
 800db4a:	617b      	str	r3, [r7, #20]
 800db4c:	e001      	b.n	800db52 <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800db52:	697b      	ldr	r3, [r7, #20]
}
 800db54:	4618      	mov	r0, r3
 800db56:	3718      	adds	r7, #24
 800db58:	46bd      	mov	sp, r7
 800db5a:	bd80      	pop	{r7, pc}

0800db5c <_ZN3PID5F2thrEf>:
	float out_max  = 1326;

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int PID::F2thr(float F) {
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b088      	sub	sp, #32
 800db60:	af00      	add	r7, sp, #0
 800db62:	6078      	str	r0, [r7, #4]
 800db64:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800db66:	4b16      	ldr	r3, [pc, #88]	; (800dbc0 <_ZN3PID5F2thrEf+0x64>)
 800db68:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800db6a:	4b16      	ldr	r3, [pc, #88]	; (800dbc4 <_ZN3PID5F2thrEf+0x68>)
 800db6c:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800db6e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800db72:	6838      	ldr	r0, [r7, #0]
 800db74:	f7f3 f992 	bl	8000e9c <__aeabi_fdiv>
 800db78:	4603      	mov	r3, r0
 800db7a:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800db7c:	69f9      	ldr	r1, [r7, #28]
 800db7e:	6978      	ldr	r0, [r7, #20]
 800db80:	f7f3 f98c 	bl	8000e9c <__aeabi_fdiv>
 800db84:	4603      	mov	r3, r0
 800db86:	4618      	mov	r0, r3
 800db88:	f7f4 faee 	bl	8002168 <_ZSt4sqrtf>
 800db8c:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800db8e:	490e      	ldr	r1, [pc, #56]	; (800dbc8 <_ZN3PID5F2thrEf+0x6c>)
 800db90:	6938      	ldr	r0, [r7, #16]
 800db92:	f7f3 f8cf 	bl	8000d34 <__aeabi_fmul>
 800db96:	4603      	mov	r3, r0
 800db98:	69b9      	ldr	r1, [r7, #24]
 800db9a:	4618      	mov	r0, r3
 800db9c:	f7f3 f97e 	bl	8000e9c <__aeabi_fdiv>
 800dba0:	4603      	mov	r3, r0
 800dba2:	4909      	ldr	r1, [pc, #36]	; (800dbc8 <_ZN3PID5F2thrEf+0x6c>)
 800dba4:	4618      	mov	r0, r3
 800dba6:	f7f2 ffbd 	bl	8000b24 <__addsf3>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7f3 fac3 	bl	8001138 <__aeabi_f2uiz>
 800dbb2:	4603      	mov	r3, r0
 800dbb4:	60fb      	str	r3, [r7, #12]
	return thr;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
}
 800dbb8:	4618      	mov	r0, r3
 800dbba:	3720      	adds	r7, #32
 800dbbc:	46bd      	mov	sp, r7
 800dbbe:	bd80      	pop	{r7, pc}
 800dbc0:	3359f513 	.word	0x3359f513
 800dbc4:	46896e00 	.word	0x46896e00
 800dbc8:	447a0000 	.word	0x447a0000

0800dbcc <_ZN3PIDD1Ev>:

PID::~PID() {};
 800dbcc:	b580      	push	{r7, lr}
 800dbce:	b082      	sub	sp, #8
 800dbd0:	af00      	add	r7, sp, #0
 800dbd2:	6078      	str	r0, [r7, #4]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	3338      	adds	r3, #56	; 0x38
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f000 f876 	bl	800dcca <_ZN3lpfD1Ev>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3708      	adds	r7, #8
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800dbe8:	b480      	push	{r7}
 800dbea:	b085      	sub	sp, #20
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	60f8      	str	r0, [r7, #12]
 800dbf0:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800dbf4:	68f9      	ldr	r1, [r7, #12]
 800dbf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbfa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800dbfe:	68f9      	ldr	r1, [r7, #12]
 800dc00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800dc04:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800dc08:	68f9      	ldr	r1, [r7, #12]
 800dc0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dc0e:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	4618      	mov	r0, r3
 800dc16:	3714      	adds	r7, #20
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bc80      	pop	{r7}
 800dc1c:	4770      	bx	lr

0800dc1e <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800dc1e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800dc22:	b084      	sub	sp, #16
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	685b      	ldr	r3, [r3, #4]
 800dc34:	4618      	mov	r0, r3
 800dc36:	f7f2 fbef 	bl	8000418 <__aeabi_f2d>
 800dc3a:	4602      	mov	r2, r0
 800dc3c:	460b      	mov	r3, r1
 800dc3e:	4620      	mov	r0, r4
 800dc40:	4629      	mov	r1, r5
 800dc42:	f7f2 fc41 	bl	80004c8 <__aeabi_dmul>
 800dc46:	4602      	mov	r2, r0
 800dc48:	460b      	mov	r3, r1
 800dc4a:	4690      	mov	r8, r2
 800dc4c:	4699      	mov	r9, r3
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800dc54:	6838      	ldr	r0, [r7, #0]
 800dc56:	f7f2 fbdf 	bl	8000418 <__aeabi_f2d>
 800dc5a:	4602      	mov	r2, r0
 800dc5c:	460b      	mov	r3, r1
 800dc5e:	4620      	mov	r0, r4
 800dc60:	4629      	mov	r1, r5
 800dc62:	f7f2 fc31 	bl	80004c8 <__aeabi_dmul>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	4640      	mov	r0, r8
 800dc6c:	4649      	mov	r1, r9
 800dc6e:	f7f2 fa75 	bl	800015c <__adddf3>
 800dc72:	4602      	mov	r2, r0
 800dc74:	460b      	mov	r3, r1
 800dc76:	4690      	mov	r8, r2
 800dc78:	4699      	mov	r9, r3
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	4618      	mov	r0, r3
 800dc86:	f7f2 fbc7 	bl	8000418 <__aeabi_f2d>
 800dc8a:	4602      	mov	r2, r0
 800dc8c:	460b      	mov	r3, r1
 800dc8e:	4620      	mov	r0, r4
 800dc90:	4629      	mov	r1, r5
 800dc92:	f7f2 fc19 	bl	80004c8 <__aeabi_dmul>
 800dc96:	4602      	mov	r2, r0
 800dc98:	460b      	mov	r3, r1
 800dc9a:	4640      	mov	r0, r8
 800dc9c:	4649      	mov	r1, r9
 800dc9e:	f7f2 fa5d 	bl	800015c <__adddf3>
 800dca2:	4602      	mov	r2, r0
 800dca4:	460b      	mov	r3, r1
 800dca6:	4610      	mov	r0, r2
 800dca8:	4619      	mov	r1, r3
 800dcaa:	f7f2 fee5 	bl	8000a78 <__aeabi_d2f>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	683a      	ldr	r2, [r7, #0]
 800dcb6:	601a      	str	r2, [r3, #0]
	y_ = y;
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	68fa      	ldr	r2, [r7, #12]
 800dcbc:	605a      	str	r2, [r3, #4]
	return y;
 800dcbe:	68fb      	ldr	r3, [r7, #12]

}
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	3710      	adds	r7, #16
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800dcca <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800dcca:	b480      	push	{r7}
 800dccc:	b083      	sub	sp, #12
 800dcce:	af00      	add	r7, sp, #0
 800dcd0:	6078      	str	r0, [r7, #4]
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	370c      	adds	r7, #12
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bc80      	pop	{r7}
 800dcdc:	4770      	bx	lr
	...

0800dce0 <atanf>:
 800dce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dce4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800dce8:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800dcec:	4604      	mov	r4, r0
 800dcee:	4680      	mov	r8, r0
 800dcf0:	db0e      	blt.n	800dd10 <atanf+0x30>
 800dcf2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800dcf6:	dd04      	ble.n	800dd02 <atanf+0x22>
 800dcf8:	4601      	mov	r1, r0
 800dcfa:	f7f2 ff13 	bl	8000b24 <__addsf3>
 800dcfe:	4604      	mov	r4, r0
 800dd00:	e003      	b.n	800dd0a <atanf+0x2a>
 800dd02:	2800      	cmp	r0, #0
 800dd04:	f300 80ce 	bgt.w	800dea4 <atanf+0x1c4>
 800dd08:	4c67      	ldr	r4, [pc, #412]	; (800dea8 <atanf+0x1c8>)
 800dd0a:	4620      	mov	r0, r4
 800dd0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd10:	4b66      	ldr	r3, [pc, #408]	; (800deac <atanf+0x1cc>)
 800dd12:	429d      	cmp	r5, r3
 800dd14:	dc0e      	bgt.n	800dd34 <atanf+0x54>
 800dd16:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800dd1a:	da08      	bge.n	800dd2e <atanf+0x4e>
 800dd1c:	4964      	ldr	r1, [pc, #400]	; (800deb0 <atanf+0x1d0>)
 800dd1e:	f7f2 ff01 	bl	8000b24 <__addsf3>
 800dd22:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dd26:	f7f3 f9c1 	bl	80010ac <__aeabi_fcmpgt>
 800dd2a:	2800      	cmp	r0, #0
 800dd2c:	d1ed      	bne.n	800dd0a <atanf+0x2a>
 800dd2e:	f04f 36ff 	mov.w	r6, #4294967295
 800dd32:	e01c      	b.n	800dd6e <atanf+0x8e>
 800dd34:	f000 f914 	bl	800df60 <fabsf>
 800dd38:	4b5e      	ldr	r3, [pc, #376]	; (800deb4 <atanf+0x1d4>)
 800dd3a:	4604      	mov	r4, r0
 800dd3c:	429d      	cmp	r5, r3
 800dd3e:	dc7c      	bgt.n	800de3a <atanf+0x15a>
 800dd40:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800dd44:	429d      	cmp	r5, r3
 800dd46:	dc67      	bgt.n	800de18 <atanf+0x138>
 800dd48:	4601      	mov	r1, r0
 800dd4a:	f7f2 feeb 	bl	8000b24 <__addsf3>
 800dd4e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800dd52:	f7f2 fee5 	bl	8000b20 <__aeabi_fsub>
 800dd56:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800dd5a:	4605      	mov	r5, r0
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	f7f2 fee1 	bl	8000b24 <__addsf3>
 800dd62:	4601      	mov	r1, r0
 800dd64:	4628      	mov	r0, r5
 800dd66:	f7f3 f899 	bl	8000e9c <__aeabi_fdiv>
 800dd6a:	2600      	movs	r6, #0
 800dd6c:	4604      	mov	r4, r0
 800dd6e:	4621      	mov	r1, r4
 800dd70:	4620      	mov	r0, r4
 800dd72:	f7f2 ffdf 	bl	8000d34 <__aeabi_fmul>
 800dd76:	4601      	mov	r1, r0
 800dd78:	4607      	mov	r7, r0
 800dd7a:	f7f2 ffdb 	bl	8000d34 <__aeabi_fmul>
 800dd7e:	4605      	mov	r5, r0
 800dd80:	494d      	ldr	r1, [pc, #308]	; (800deb8 <atanf+0x1d8>)
 800dd82:	f7f2 ffd7 	bl	8000d34 <__aeabi_fmul>
 800dd86:	494d      	ldr	r1, [pc, #308]	; (800debc <atanf+0x1dc>)
 800dd88:	f7f2 fecc 	bl	8000b24 <__addsf3>
 800dd8c:	4629      	mov	r1, r5
 800dd8e:	f7f2 ffd1 	bl	8000d34 <__aeabi_fmul>
 800dd92:	494b      	ldr	r1, [pc, #300]	; (800dec0 <atanf+0x1e0>)
 800dd94:	f7f2 fec6 	bl	8000b24 <__addsf3>
 800dd98:	4629      	mov	r1, r5
 800dd9a:	f7f2 ffcb 	bl	8000d34 <__aeabi_fmul>
 800dd9e:	4949      	ldr	r1, [pc, #292]	; (800dec4 <atanf+0x1e4>)
 800dda0:	f7f2 fec0 	bl	8000b24 <__addsf3>
 800dda4:	4629      	mov	r1, r5
 800dda6:	f7f2 ffc5 	bl	8000d34 <__aeabi_fmul>
 800ddaa:	4947      	ldr	r1, [pc, #284]	; (800dec8 <atanf+0x1e8>)
 800ddac:	f7f2 feba 	bl	8000b24 <__addsf3>
 800ddb0:	4629      	mov	r1, r5
 800ddb2:	f7f2 ffbf 	bl	8000d34 <__aeabi_fmul>
 800ddb6:	4945      	ldr	r1, [pc, #276]	; (800decc <atanf+0x1ec>)
 800ddb8:	f7f2 feb4 	bl	8000b24 <__addsf3>
 800ddbc:	4639      	mov	r1, r7
 800ddbe:	f7f2 ffb9 	bl	8000d34 <__aeabi_fmul>
 800ddc2:	4943      	ldr	r1, [pc, #268]	; (800ded0 <atanf+0x1f0>)
 800ddc4:	4607      	mov	r7, r0
 800ddc6:	4628      	mov	r0, r5
 800ddc8:	f7f2 ffb4 	bl	8000d34 <__aeabi_fmul>
 800ddcc:	4941      	ldr	r1, [pc, #260]	; (800ded4 <atanf+0x1f4>)
 800ddce:	f7f2 fea7 	bl	8000b20 <__aeabi_fsub>
 800ddd2:	4629      	mov	r1, r5
 800ddd4:	f7f2 ffae 	bl	8000d34 <__aeabi_fmul>
 800ddd8:	493f      	ldr	r1, [pc, #252]	; (800ded8 <atanf+0x1f8>)
 800ddda:	f7f2 fea1 	bl	8000b20 <__aeabi_fsub>
 800ddde:	4629      	mov	r1, r5
 800dde0:	f7f2 ffa8 	bl	8000d34 <__aeabi_fmul>
 800dde4:	493d      	ldr	r1, [pc, #244]	; (800dedc <atanf+0x1fc>)
 800dde6:	f7f2 fe9b 	bl	8000b20 <__aeabi_fsub>
 800ddea:	4629      	mov	r1, r5
 800ddec:	f7f2 ffa2 	bl	8000d34 <__aeabi_fmul>
 800ddf0:	493b      	ldr	r1, [pc, #236]	; (800dee0 <atanf+0x200>)
 800ddf2:	f7f2 fe95 	bl	8000b20 <__aeabi_fsub>
 800ddf6:	4629      	mov	r1, r5
 800ddf8:	f7f2 ff9c 	bl	8000d34 <__aeabi_fmul>
 800ddfc:	4601      	mov	r1, r0
 800ddfe:	4638      	mov	r0, r7
 800de00:	f7f2 fe90 	bl	8000b24 <__addsf3>
 800de04:	4621      	mov	r1, r4
 800de06:	f7f2 ff95 	bl	8000d34 <__aeabi_fmul>
 800de0a:	1c73      	adds	r3, r6, #1
 800de0c:	4601      	mov	r1, r0
 800de0e:	d133      	bne.n	800de78 <atanf+0x198>
 800de10:	4620      	mov	r0, r4
 800de12:	f7f2 fe85 	bl	8000b20 <__aeabi_fsub>
 800de16:	e772      	b.n	800dcfe <atanf+0x1e>
 800de18:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de1c:	f7f2 fe80 	bl	8000b20 <__aeabi_fsub>
 800de20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de24:	4605      	mov	r5, r0
 800de26:	4620      	mov	r0, r4
 800de28:	f7f2 fe7c 	bl	8000b24 <__addsf3>
 800de2c:	4601      	mov	r1, r0
 800de2e:	4628      	mov	r0, r5
 800de30:	f7f3 f834 	bl	8000e9c <__aeabi_fdiv>
 800de34:	2601      	movs	r6, #1
 800de36:	4604      	mov	r4, r0
 800de38:	e799      	b.n	800dd6e <atanf+0x8e>
 800de3a:	4b2a      	ldr	r3, [pc, #168]	; (800dee4 <atanf+0x204>)
 800de3c:	429d      	cmp	r5, r3
 800de3e:	dc14      	bgt.n	800de6a <atanf+0x18a>
 800de40:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800de44:	f7f2 fe6c 	bl	8000b20 <__aeabi_fsub>
 800de48:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800de4c:	4605      	mov	r5, r0
 800de4e:	4620      	mov	r0, r4
 800de50:	f7f2 ff70 	bl	8000d34 <__aeabi_fmul>
 800de54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800de58:	f7f2 fe64 	bl	8000b24 <__addsf3>
 800de5c:	4601      	mov	r1, r0
 800de5e:	4628      	mov	r0, r5
 800de60:	f7f3 f81c 	bl	8000e9c <__aeabi_fdiv>
 800de64:	2602      	movs	r6, #2
 800de66:	4604      	mov	r4, r0
 800de68:	e781      	b.n	800dd6e <atanf+0x8e>
 800de6a:	4601      	mov	r1, r0
 800de6c:	481e      	ldr	r0, [pc, #120]	; (800dee8 <atanf+0x208>)
 800de6e:	f7f3 f815 	bl	8000e9c <__aeabi_fdiv>
 800de72:	2603      	movs	r6, #3
 800de74:	4604      	mov	r4, r0
 800de76:	e77a      	b.n	800dd6e <atanf+0x8e>
 800de78:	4b1c      	ldr	r3, [pc, #112]	; (800deec <atanf+0x20c>)
 800de7a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800de7e:	f7f2 fe4f 	bl	8000b20 <__aeabi_fsub>
 800de82:	4621      	mov	r1, r4
 800de84:	f7f2 fe4c 	bl	8000b20 <__aeabi_fsub>
 800de88:	4b19      	ldr	r3, [pc, #100]	; (800def0 <atanf+0x210>)
 800de8a:	4601      	mov	r1, r0
 800de8c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800de90:	f7f2 fe46 	bl	8000b20 <__aeabi_fsub>
 800de94:	f1b8 0f00 	cmp.w	r8, #0
 800de98:	4604      	mov	r4, r0
 800de9a:	f6bf af36 	bge.w	800dd0a <atanf+0x2a>
 800de9e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800dea2:	e72c      	b.n	800dcfe <atanf+0x1e>
 800dea4:	4c13      	ldr	r4, [pc, #76]	; (800def4 <atanf+0x214>)
 800dea6:	e730      	b.n	800dd0a <atanf+0x2a>
 800dea8:	bfc90fdb 	.word	0xbfc90fdb
 800deac:	3edfffff 	.word	0x3edfffff
 800deb0:	7149f2ca 	.word	0x7149f2ca
 800deb4:	3f97ffff 	.word	0x3f97ffff
 800deb8:	3c8569d7 	.word	0x3c8569d7
 800debc:	3d4bda59 	.word	0x3d4bda59
 800dec0:	3d886b35 	.word	0x3d886b35
 800dec4:	3dba2e6e 	.word	0x3dba2e6e
 800dec8:	3e124925 	.word	0x3e124925
 800decc:	3eaaaaab 	.word	0x3eaaaaab
 800ded0:	bd15a221 	.word	0xbd15a221
 800ded4:	3d6ef16b 	.word	0x3d6ef16b
 800ded8:	3d9d8795 	.word	0x3d9d8795
 800dedc:	3de38e38 	.word	0x3de38e38
 800dee0:	3e4ccccd 	.word	0x3e4ccccd
 800dee4:	401bffff 	.word	0x401bffff
 800dee8:	bf800000 	.word	0xbf800000
 800deec:	08011ad0 	.word	0x08011ad0
 800def0:	08011ac0 	.word	0x08011ac0
 800def4:	3fc90fdb 	.word	0x3fc90fdb

0800def8 <cosf>:
 800def8:	b507      	push	{r0, r1, r2, lr}
 800defa:	4a18      	ldr	r2, [pc, #96]	; (800df5c <cosf+0x64>)
 800defc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800df00:	4293      	cmp	r3, r2
 800df02:	4601      	mov	r1, r0
 800df04:	dc03      	bgt.n	800df0e <cosf+0x16>
 800df06:	2100      	movs	r1, #0
 800df08:	f001 fa8e 	bl	800f428 <__kernel_cosf>
 800df0c:	e004      	b.n	800df18 <cosf+0x20>
 800df0e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800df12:	db04      	blt.n	800df1e <cosf+0x26>
 800df14:	f7f2 fe04 	bl	8000b20 <__aeabi_fsub>
 800df18:	b003      	add	sp, #12
 800df1a:	f85d fb04 	ldr.w	pc, [sp], #4
 800df1e:	4669      	mov	r1, sp
 800df20:	f001 f8d2 	bl	800f0c8 <__ieee754_rem_pio2f>
 800df24:	f000 0203 	and.w	r2, r0, #3
 800df28:	2a01      	cmp	r2, #1
 800df2a:	d005      	beq.n	800df38 <cosf+0x40>
 800df2c:	2a02      	cmp	r2, #2
 800df2e:	d00a      	beq.n	800df46 <cosf+0x4e>
 800df30:	b972      	cbnz	r2, 800df50 <cosf+0x58>
 800df32:	9901      	ldr	r1, [sp, #4]
 800df34:	9800      	ldr	r0, [sp, #0]
 800df36:	e7e7      	b.n	800df08 <cosf+0x10>
 800df38:	9901      	ldr	r1, [sp, #4]
 800df3a:	9800      	ldr	r0, [sp, #0]
 800df3c:	f001 fdaa 	bl	800fa94 <__kernel_sinf>
 800df40:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800df44:	e7e8      	b.n	800df18 <cosf+0x20>
 800df46:	9901      	ldr	r1, [sp, #4]
 800df48:	9800      	ldr	r0, [sp, #0]
 800df4a:	f001 fa6d 	bl	800f428 <__kernel_cosf>
 800df4e:	e7f7      	b.n	800df40 <cosf+0x48>
 800df50:	2201      	movs	r2, #1
 800df52:	9901      	ldr	r1, [sp, #4]
 800df54:	9800      	ldr	r0, [sp, #0]
 800df56:	f001 fd9d 	bl	800fa94 <__kernel_sinf>
 800df5a:	e7dd      	b.n	800df18 <cosf+0x20>
 800df5c:	3f490fd8 	.word	0x3f490fd8

0800df60 <fabsf>:
 800df60:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800df64:	4770      	bx	lr
	...

0800df68 <pow>:
 800df68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df6c:	461f      	mov	r7, r3
 800df6e:	4680      	mov	r8, r0
 800df70:	4689      	mov	r9, r1
 800df72:	4616      	mov	r6, r2
 800df74:	f000 f91c 	bl	800e1b0 <__ieee754_pow>
 800df78:	4b4d      	ldr	r3, [pc, #308]	; (800e0b0 <pow+0x148>)
 800df7a:	4604      	mov	r4, r0
 800df7c:	f993 3000 	ldrsb.w	r3, [r3]
 800df80:	460d      	mov	r5, r1
 800df82:	3301      	adds	r3, #1
 800df84:	d015      	beq.n	800dfb2 <pow+0x4a>
 800df86:	4632      	mov	r2, r6
 800df88:	463b      	mov	r3, r7
 800df8a:	4630      	mov	r0, r6
 800df8c:	4639      	mov	r1, r7
 800df8e:	f7f2 fd35 	bl	80009fc <__aeabi_dcmpun>
 800df92:	b970      	cbnz	r0, 800dfb2 <pow+0x4a>
 800df94:	4642      	mov	r2, r8
 800df96:	464b      	mov	r3, r9
 800df98:	4640      	mov	r0, r8
 800df9a:	4649      	mov	r1, r9
 800df9c:	f7f2 fd2e 	bl	80009fc <__aeabi_dcmpun>
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2300      	movs	r3, #0
 800dfa4:	b148      	cbz	r0, 800dfba <pow+0x52>
 800dfa6:	4630      	mov	r0, r6
 800dfa8:	4639      	mov	r1, r7
 800dfaa:	f7f2 fcf5 	bl	8000998 <__aeabi_dcmpeq>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d17b      	bne.n	800e0aa <pow+0x142>
 800dfb2:	4620      	mov	r0, r4
 800dfb4:	4629      	mov	r1, r5
 800dfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfba:	4640      	mov	r0, r8
 800dfbc:	4649      	mov	r1, r9
 800dfbe:	f7f2 fceb 	bl	8000998 <__aeabi_dcmpeq>
 800dfc2:	b1e0      	cbz	r0, 800dffe <pow+0x96>
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	4630      	mov	r0, r6
 800dfca:	4639      	mov	r1, r7
 800dfcc:	f7f2 fce4 	bl	8000998 <__aeabi_dcmpeq>
 800dfd0:	2800      	cmp	r0, #0
 800dfd2:	d16a      	bne.n	800e0aa <pow+0x142>
 800dfd4:	4630      	mov	r0, r6
 800dfd6:	4639      	mov	r1, r7
 800dfd8:	f001 fdd5 	bl	800fb86 <finite>
 800dfdc:	2800      	cmp	r0, #0
 800dfde:	d0e8      	beq.n	800dfb2 <pow+0x4a>
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	2300      	movs	r3, #0
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	4639      	mov	r1, r7
 800dfe8:	f7f2 fce0 	bl	80009ac <__aeabi_dcmplt>
 800dfec:	2800      	cmp	r0, #0
 800dfee:	d0e0      	beq.n	800dfb2 <pow+0x4a>
 800dff0:	f001 ff7a 	bl	800fee8 <__errno>
 800dff4:	2321      	movs	r3, #33	; 0x21
 800dff6:	2400      	movs	r4, #0
 800dff8:	6003      	str	r3, [r0, #0]
 800dffa:	4d2e      	ldr	r5, [pc, #184]	; (800e0b4 <pow+0x14c>)
 800dffc:	e7d9      	b.n	800dfb2 <pow+0x4a>
 800dffe:	4620      	mov	r0, r4
 800e000:	4629      	mov	r1, r5
 800e002:	f001 fdc0 	bl	800fb86 <finite>
 800e006:	bba8      	cbnz	r0, 800e074 <pow+0x10c>
 800e008:	4640      	mov	r0, r8
 800e00a:	4649      	mov	r1, r9
 800e00c:	f001 fdbb 	bl	800fb86 <finite>
 800e010:	b380      	cbz	r0, 800e074 <pow+0x10c>
 800e012:	4630      	mov	r0, r6
 800e014:	4639      	mov	r1, r7
 800e016:	f001 fdb6 	bl	800fb86 <finite>
 800e01a:	b358      	cbz	r0, 800e074 <pow+0x10c>
 800e01c:	4622      	mov	r2, r4
 800e01e:	462b      	mov	r3, r5
 800e020:	4620      	mov	r0, r4
 800e022:	4629      	mov	r1, r5
 800e024:	f7f2 fcea 	bl	80009fc <__aeabi_dcmpun>
 800e028:	b160      	cbz	r0, 800e044 <pow+0xdc>
 800e02a:	f001 ff5d 	bl	800fee8 <__errno>
 800e02e:	2321      	movs	r3, #33	; 0x21
 800e030:	2200      	movs	r2, #0
 800e032:	6003      	str	r3, [r0, #0]
 800e034:	2300      	movs	r3, #0
 800e036:	4610      	mov	r0, r2
 800e038:	4619      	mov	r1, r3
 800e03a:	f7f2 fb6f 	bl	800071c <__aeabi_ddiv>
 800e03e:	4604      	mov	r4, r0
 800e040:	460d      	mov	r5, r1
 800e042:	e7b6      	b.n	800dfb2 <pow+0x4a>
 800e044:	f001 ff50 	bl	800fee8 <__errno>
 800e048:	2322      	movs	r3, #34	; 0x22
 800e04a:	2200      	movs	r2, #0
 800e04c:	6003      	str	r3, [r0, #0]
 800e04e:	4649      	mov	r1, r9
 800e050:	2300      	movs	r3, #0
 800e052:	4640      	mov	r0, r8
 800e054:	f7f2 fcaa 	bl	80009ac <__aeabi_dcmplt>
 800e058:	2400      	movs	r4, #0
 800e05a:	b148      	cbz	r0, 800e070 <pow+0x108>
 800e05c:	4630      	mov	r0, r6
 800e05e:	4639      	mov	r1, r7
 800e060:	f001 fd9e 	bl	800fba0 <rint>
 800e064:	4632      	mov	r2, r6
 800e066:	463b      	mov	r3, r7
 800e068:	f7f2 fc96 	bl	8000998 <__aeabi_dcmpeq>
 800e06c:	2800      	cmp	r0, #0
 800e06e:	d0c4      	beq.n	800dffa <pow+0x92>
 800e070:	4d11      	ldr	r5, [pc, #68]	; (800e0b8 <pow+0x150>)
 800e072:	e79e      	b.n	800dfb2 <pow+0x4a>
 800e074:	2200      	movs	r2, #0
 800e076:	2300      	movs	r3, #0
 800e078:	4620      	mov	r0, r4
 800e07a:	4629      	mov	r1, r5
 800e07c:	f7f2 fc8c 	bl	8000998 <__aeabi_dcmpeq>
 800e080:	2800      	cmp	r0, #0
 800e082:	d096      	beq.n	800dfb2 <pow+0x4a>
 800e084:	4640      	mov	r0, r8
 800e086:	4649      	mov	r1, r9
 800e088:	f001 fd7d 	bl	800fb86 <finite>
 800e08c:	2800      	cmp	r0, #0
 800e08e:	d090      	beq.n	800dfb2 <pow+0x4a>
 800e090:	4630      	mov	r0, r6
 800e092:	4639      	mov	r1, r7
 800e094:	f001 fd77 	bl	800fb86 <finite>
 800e098:	2800      	cmp	r0, #0
 800e09a:	d08a      	beq.n	800dfb2 <pow+0x4a>
 800e09c:	f001 ff24 	bl	800fee8 <__errno>
 800e0a0:	2322      	movs	r3, #34	; 0x22
 800e0a2:	2400      	movs	r4, #0
 800e0a4:	2500      	movs	r5, #0
 800e0a6:	6003      	str	r3, [r0, #0]
 800e0a8:	e783      	b.n	800dfb2 <pow+0x4a>
 800e0aa:	2400      	movs	r4, #0
 800e0ac:	4d03      	ldr	r5, [pc, #12]	; (800e0bc <pow+0x154>)
 800e0ae:	e780      	b.n	800dfb2 <pow+0x4a>
 800e0b0:	20000021 	.word	0x20000021
 800e0b4:	fff00000 	.word	0xfff00000
 800e0b8:	7ff00000 	.word	0x7ff00000
 800e0bc:	3ff00000 	.word	0x3ff00000

0800e0c0 <sqrt>:
 800e0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c2:	4606      	mov	r6, r0
 800e0c4:	460f      	mov	r7, r1
 800e0c6:	f000 fd89 	bl	800ebdc <__ieee754_sqrt>
 800e0ca:	4b12      	ldr	r3, [pc, #72]	; (800e114 <sqrt+0x54>)
 800e0cc:	4604      	mov	r4, r0
 800e0ce:	f993 3000 	ldrsb.w	r3, [r3]
 800e0d2:	460d      	mov	r5, r1
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	d019      	beq.n	800e10c <sqrt+0x4c>
 800e0d8:	4632      	mov	r2, r6
 800e0da:	463b      	mov	r3, r7
 800e0dc:	4630      	mov	r0, r6
 800e0de:	4639      	mov	r1, r7
 800e0e0:	f7f2 fc8c 	bl	80009fc <__aeabi_dcmpun>
 800e0e4:	b990      	cbnz	r0, 800e10c <sqrt+0x4c>
 800e0e6:	2200      	movs	r2, #0
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	4639      	mov	r1, r7
 800e0ee:	f7f2 fc5d 	bl	80009ac <__aeabi_dcmplt>
 800e0f2:	b158      	cbz	r0, 800e10c <sqrt+0x4c>
 800e0f4:	f001 fef8 	bl	800fee8 <__errno>
 800e0f8:	2321      	movs	r3, #33	; 0x21
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	6003      	str	r3, [r0, #0]
 800e0fe:	2300      	movs	r3, #0
 800e100:	4610      	mov	r0, r2
 800e102:	4619      	mov	r1, r3
 800e104:	f7f2 fb0a 	bl	800071c <__aeabi_ddiv>
 800e108:	4604      	mov	r4, r0
 800e10a:	460d      	mov	r5, r1
 800e10c:	4620      	mov	r0, r4
 800e10e:	4629      	mov	r1, r5
 800e110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e112:	bf00      	nop
 800e114:	20000021 	.word	0x20000021

0800e118 <asinf>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	4604      	mov	r4, r0
 800e11c:	f000 fe0a 	bl	800ed34 <__ieee754_asinf>
 800e120:	4b0e      	ldr	r3, [pc, #56]	; (800e15c <asinf+0x44>)
 800e122:	4605      	mov	r5, r0
 800e124:	f993 3000 	ldrsb.w	r3, [r3]
 800e128:	3301      	adds	r3, #1
 800e12a:	d015      	beq.n	800e158 <asinf+0x40>
 800e12c:	4621      	mov	r1, r4
 800e12e:	4620      	mov	r0, r4
 800e130:	f7f2 ffc6 	bl	80010c0 <__aeabi_fcmpun>
 800e134:	b980      	cbnz	r0, 800e158 <asinf+0x40>
 800e136:	4620      	mov	r0, r4
 800e138:	f7ff ff12 	bl	800df60 <fabsf>
 800e13c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e140:	f7f2 ffb4 	bl	80010ac <__aeabi_fcmpgt>
 800e144:	b140      	cbz	r0, 800e158 <asinf+0x40>
 800e146:	f001 fecf 	bl	800fee8 <__errno>
 800e14a:	2321      	movs	r3, #33	; 0x21
 800e14c:	6003      	str	r3, [r0, #0]
 800e14e:	4804      	ldr	r0, [pc, #16]	; (800e160 <asinf+0x48>)
 800e150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e154:	f001 be78 	b.w	800fe48 <nanf>
 800e158:	4628      	mov	r0, r5
 800e15a:	bd38      	pop	{r3, r4, r5, pc}
 800e15c:	20000021 	.word	0x20000021
 800e160:	08011f71 	.word	0x08011f71

0800e164 <atan2f>:
 800e164:	f000 bf2a 	b.w	800efbc <__ieee754_atan2f>

0800e168 <sqrtf>:
 800e168:	b538      	push	{r3, r4, r5, lr}
 800e16a:	4605      	mov	r5, r0
 800e16c:	f001 f90a 	bl	800f384 <__ieee754_sqrtf>
 800e170:	4b0d      	ldr	r3, [pc, #52]	; (800e1a8 <sqrtf+0x40>)
 800e172:	4604      	mov	r4, r0
 800e174:	f993 3000 	ldrsb.w	r3, [r3]
 800e178:	3301      	adds	r3, #1
 800e17a:	d012      	beq.n	800e1a2 <sqrtf+0x3a>
 800e17c:	4629      	mov	r1, r5
 800e17e:	4628      	mov	r0, r5
 800e180:	f7f2 ff9e 	bl	80010c0 <__aeabi_fcmpun>
 800e184:	b968      	cbnz	r0, 800e1a2 <sqrtf+0x3a>
 800e186:	2100      	movs	r1, #0
 800e188:	4628      	mov	r0, r5
 800e18a:	f7f2 ff71 	bl	8001070 <__aeabi_fcmplt>
 800e18e:	b140      	cbz	r0, 800e1a2 <sqrtf+0x3a>
 800e190:	f001 feaa 	bl	800fee8 <__errno>
 800e194:	2321      	movs	r3, #33	; 0x21
 800e196:	2100      	movs	r1, #0
 800e198:	6003      	str	r3, [r0, #0]
 800e19a:	4608      	mov	r0, r1
 800e19c:	f7f2 fe7e 	bl	8000e9c <__aeabi_fdiv>
 800e1a0:	4604      	mov	r4, r0
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	bd38      	pop	{r3, r4, r5, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20000021 	.word	0x20000021
 800e1ac:	00000000 	.word	0x00000000

0800e1b0 <__ieee754_pow>:
 800e1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b4:	b093      	sub	sp, #76	; 0x4c
 800e1b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e1ba:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800e1be:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800e1c2:	ea55 0302 	orrs.w	r3, r5, r2
 800e1c6:	4607      	mov	r7, r0
 800e1c8:	4688      	mov	r8, r1
 800e1ca:	f000 84bf 	beq.w	800eb4c <__ieee754_pow+0x99c>
 800e1ce:	4b7e      	ldr	r3, [pc, #504]	; (800e3c8 <__ieee754_pow+0x218>)
 800e1d0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800e1d4:	429c      	cmp	r4, r3
 800e1d6:	4689      	mov	r9, r1
 800e1d8:	4682      	mov	sl, r0
 800e1da:	dc09      	bgt.n	800e1f0 <__ieee754_pow+0x40>
 800e1dc:	d103      	bne.n	800e1e6 <__ieee754_pow+0x36>
 800e1de:	b978      	cbnz	r0, 800e200 <__ieee754_pow+0x50>
 800e1e0:	42a5      	cmp	r5, r4
 800e1e2:	dd02      	ble.n	800e1ea <__ieee754_pow+0x3a>
 800e1e4:	e00c      	b.n	800e200 <__ieee754_pow+0x50>
 800e1e6:	429d      	cmp	r5, r3
 800e1e8:	dc02      	bgt.n	800e1f0 <__ieee754_pow+0x40>
 800e1ea:	429d      	cmp	r5, r3
 800e1ec:	d10e      	bne.n	800e20c <__ieee754_pow+0x5c>
 800e1ee:	b16a      	cbz	r2, 800e20c <__ieee754_pow+0x5c>
 800e1f0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e1f4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e1f8:	ea54 030a 	orrs.w	r3, r4, sl
 800e1fc:	f000 84a6 	beq.w	800eb4c <__ieee754_pow+0x99c>
 800e200:	4872      	ldr	r0, [pc, #456]	; (800e3cc <__ieee754_pow+0x21c>)
 800e202:	b013      	add	sp, #76	; 0x4c
 800e204:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e208:	f001 bcc4 	b.w	800fb94 <nan>
 800e20c:	f1b9 0f00 	cmp.w	r9, #0
 800e210:	da39      	bge.n	800e286 <__ieee754_pow+0xd6>
 800e212:	4b6f      	ldr	r3, [pc, #444]	; (800e3d0 <__ieee754_pow+0x220>)
 800e214:	429d      	cmp	r5, r3
 800e216:	dc54      	bgt.n	800e2c2 <__ieee754_pow+0x112>
 800e218:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e21c:	429d      	cmp	r5, r3
 800e21e:	f340 84a6 	ble.w	800eb6e <__ieee754_pow+0x9be>
 800e222:	152b      	asrs	r3, r5, #20
 800e224:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e228:	2b14      	cmp	r3, #20
 800e22a:	dd0f      	ble.n	800e24c <__ieee754_pow+0x9c>
 800e22c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e230:	fa22 f103 	lsr.w	r1, r2, r3
 800e234:	fa01 f303 	lsl.w	r3, r1, r3
 800e238:	4293      	cmp	r3, r2
 800e23a:	f040 8498 	bne.w	800eb6e <__ieee754_pow+0x9be>
 800e23e:	f001 0101 	and.w	r1, r1, #1
 800e242:	f1c1 0302 	rsb	r3, r1, #2
 800e246:	9300      	str	r3, [sp, #0]
 800e248:	b182      	cbz	r2, 800e26c <__ieee754_pow+0xbc>
 800e24a:	e05e      	b.n	800e30a <__ieee754_pow+0x15a>
 800e24c:	2a00      	cmp	r2, #0
 800e24e:	d15a      	bne.n	800e306 <__ieee754_pow+0x156>
 800e250:	f1c3 0314 	rsb	r3, r3, #20
 800e254:	fa45 f103 	asr.w	r1, r5, r3
 800e258:	fa01 f303 	lsl.w	r3, r1, r3
 800e25c:	42ab      	cmp	r3, r5
 800e25e:	f040 8483 	bne.w	800eb68 <__ieee754_pow+0x9b8>
 800e262:	f001 0101 	and.w	r1, r1, #1
 800e266:	f1c1 0302 	rsb	r3, r1, #2
 800e26a:	9300      	str	r3, [sp, #0]
 800e26c:	4b59      	ldr	r3, [pc, #356]	; (800e3d4 <__ieee754_pow+0x224>)
 800e26e:	429d      	cmp	r5, r3
 800e270:	d130      	bne.n	800e2d4 <__ieee754_pow+0x124>
 800e272:	2e00      	cmp	r6, #0
 800e274:	f280 8474 	bge.w	800eb60 <__ieee754_pow+0x9b0>
 800e278:	463a      	mov	r2, r7
 800e27a:	4643      	mov	r3, r8
 800e27c:	2000      	movs	r0, #0
 800e27e:	4955      	ldr	r1, [pc, #340]	; (800e3d4 <__ieee754_pow+0x224>)
 800e280:	f7f2 fa4c 	bl	800071c <__aeabi_ddiv>
 800e284:	e02f      	b.n	800e2e6 <__ieee754_pow+0x136>
 800e286:	2300      	movs	r3, #0
 800e288:	9300      	str	r3, [sp, #0]
 800e28a:	2a00      	cmp	r2, #0
 800e28c:	d13d      	bne.n	800e30a <__ieee754_pow+0x15a>
 800e28e:	4b4e      	ldr	r3, [pc, #312]	; (800e3c8 <__ieee754_pow+0x218>)
 800e290:	429d      	cmp	r5, r3
 800e292:	d1eb      	bne.n	800e26c <__ieee754_pow+0xbc>
 800e294:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e298:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e29c:	ea53 030a 	orrs.w	r3, r3, sl
 800e2a0:	f000 8454 	beq.w	800eb4c <__ieee754_pow+0x99c>
 800e2a4:	4b4c      	ldr	r3, [pc, #304]	; (800e3d8 <__ieee754_pow+0x228>)
 800e2a6:	429c      	cmp	r4, r3
 800e2a8:	dd0d      	ble.n	800e2c6 <__ieee754_pow+0x116>
 800e2aa:	2e00      	cmp	r6, #0
 800e2ac:	f280 8454 	bge.w	800eb58 <__ieee754_pow+0x9a8>
 800e2b0:	f04f 0b00 	mov.w	fp, #0
 800e2b4:	f04f 0c00 	mov.w	ip, #0
 800e2b8:	4658      	mov	r0, fp
 800e2ba:	4661      	mov	r1, ip
 800e2bc:	b013      	add	sp, #76	; 0x4c
 800e2be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2c2:	2302      	movs	r3, #2
 800e2c4:	e7e0      	b.n	800e288 <__ieee754_pow+0xd8>
 800e2c6:	2e00      	cmp	r6, #0
 800e2c8:	daf2      	bge.n	800e2b0 <__ieee754_pow+0x100>
 800e2ca:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800e2ce:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800e2d2:	e7f1      	b.n	800e2b8 <__ieee754_pow+0x108>
 800e2d4:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800e2d8:	d108      	bne.n	800e2ec <__ieee754_pow+0x13c>
 800e2da:	463a      	mov	r2, r7
 800e2dc:	4643      	mov	r3, r8
 800e2de:	4638      	mov	r0, r7
 800e2e0:	4641      	mov	r1, r8
 800e2e2:	f7f2 f8f1 	bl	80004c8 <__aeabi_dmul>
 800e2e6:	4683      	mov	fp, r0
 800e2e8:	468c      	mov	ip, r1
 800e2ea:	e7e5      	b.n	800e2b8 <__ieee754_pow+0x108>
 800e2ec:	4b3b      	ldr	r3, [pc, #236]	; (800e3dc <__ieee754_pow+0x22c>)
 800e2ee:	429e      	cmp	r6, r3
 800e2f0:	d10b      	bne.n	800e30a <__ieee754_pow+0x15a>
 800e2f2:	f1b9 0f00 	cmp.w	r9, #0
 800e2f6:	db08      	blt.n	800e30a <__ieee754_pow+0x15a>
 800e2f8:	4638      	mov	r0, r7
 800e2fa:	4641      	mov	r1, r8
 800e2fc:	b013      	add	sp, #76	; 0x4c
 800e2fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e302:	f000 bc6b 	b.w	800ebdc <__ieee754_sqrt>
 800e306:	2300      	movs	r3, #0
 800e308:	9300      	str	r3, [sp, #0]
 800e30a:	4638      	mov	r0, r7
 800e30c:	4641      	mov	r1, r8
 800e30e:	f001 fc37 	bl	800fb80 <fabs>
 800e312:	4683      	mov	fp, r0
 800e314:	468c      	mov	ip, r1
 800e316:	f1ba 0f00 	cmp.w	sl, #0
 800e31a:	d129      	bne.n	800e370 <__ieee754_pow+0x1c0>
 800e31c:	b124      	cbz	r4, 800e328 <__ieee754_pow+0x178>
 800e31e:	4b2d      	ldr	r3, [pc, #180]	; (800e3d4 <__ieee754_pow+0x224>)
 800e320:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800e324:	429a      	cmp	r2, r3
 800e326:	d123      	bne.n	800e370 <__ieee754_pow+0x1c0>
 800e328:	2e00      	cmp	r6, #0
 800e32a:	da07      	bge.n	800e33c <__ieee754_pow+0x18c>
 800e32c:	465a      	mov	r2, fp
 800e32e:	4663      	mov	r3, ip
 800e330:	2000      	movs	r0, #0
 800e332:	4928      	ldr	r1, [pc, #160]	; (800e3d4 <__ieee754_pow+0x224>)
 800e334:	f7f2 f9f2 	bl	800071c <__aeabi_ddiv>
 800e338:	4683      	mov	fp, r0
 800e33a:	468c      	mov	ip, r1
 800e33c:	f1b9 0f00 	cmp.w	r9, #0
 800e340:	daba      	bge.n	800e2b8 <__ieee754_pow+0x108>
 800e342:	9b00      	ldr	r3, [sp, #0]
 800e344:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e348:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e34c:	4323      	orrs	r3, r4
 800e34e:	d108      	bne.n	800e362 <__ieee754_pow+0x1b2>
 800e350:	465a      	mov	r2, fp
 800e352:	4663      	mov	r3, ip
 800e354:	4658      	mov	r0, fp
 800e356:	4661      	mov	r1, ip
 800e358:	f7f1 fefe 	bl	8000158 <__aeabi_dsub>
 800e35c:	4602      	mov	r2, r0
 800e35e:	460b      	mov	r3, r1
 800e360:	e78e      	b.n	800e280 <__ieee754_pow+0xd0>
 800e362:	9b00      	ldr	r3, [sp, #0]
 800e364:	2b01      	cmp	r3, #1
 800e366:	d1a7      	bne.n	800e2b8 <__ieee754_pow+0x108>
 800e368:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800e36c:	469c      	mov	ip, r3
 800e36e:	e7a3      	b.n	800e2b8 <__ieee754_pow+0x108>
 800e370:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800e374:	3b01      	subs	r3, #1
 800e376:	930c      	str	r3, [sp, #48]	; 0x30
 800e378:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e37a:	9b00      	ldr	r3, [sp, #0]
 800e37c:	4313      	orrs	r3, r2
 800e37e:	d104      	bne.n	800e38a <__ieee754_pow+0x1da>
 800e380:	463a      	mov	r2, r7
 800e382:	4643      	mov	r3, r8
 800e384:	4638      	mov	r0, r7
 800e386:	4641      	mov	r1, r8
 800e388:	e7e6      	b.n	800e358 <__ieee754_pow+0x1a8>
 800e38a:	4b15      	ldr	r3, [pc, #84]	; (800e3e0 <__ieee754_pow+0x230>)
 800e38c:	429d      	cmp	r5, r3
 800e38e:	f340 80f9 	ble.w	800e584 <__ieee754_pow+0x3d4>
 800e392:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e396:	429d      	cmp	r5, r3
 800e398:	4b0f      	ldr	r3, [pc, #60]	; (800e3d8 <__ieee754_pow+0x228>)
 800e39a:	dd09      	ble.n	800e3b0 <__ieee754_pow+0x200>
 800e39c:	429c      	cmp	r4, r3
 800e39e:	dc0c      	bgt.n	800e3ba <__ieee754_pow+0x20a>
 800e3a0:	2e00      	cmp	r6, #0
 800e3a2:	da85      	bge.n	800e2b0 <__ieee754_pow+0x100>
 800e3a4:	a306      	add	r3, pc, #24	; (adr r3, 800e3c0 <__ieee754_pow+0x210>)
 800e3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3aa:	4610      	mov	r0, r2
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	e798      	b.n	800e2e2 <__ieee754_pow+0x132>
 800e3b0:	429c      	cmp	r4, r3
 800e3b2:	dbf5      	blt.n	800e3a0 <__ieee754_pow+0x1f0>
 800e3b4:	4b07      	ldr	r3, [pc, #28]	; (800e3d4 <__ieee754_pow+0x224>)
 800e3b6:	429c      	cmp	r4, r3
 800e3b8:	dd14      	ble.n	800e3e4 <__ieee754_pow+0x234>
 800e3ba:	2e00      	cmp	r6, #0
 800e3bc:	dcf2      	bgt.n	800e3a4 <__ieee754_pow+0x1f4>
 800e3be:	e777      	b.n	800e2b0 <__ieee754_pow+0x100>
 800e3c0:	8800759c 	.word	0x8800759c
 800e3c4:	7e37e43c 	.word	0x7e37e43c
 800e3c8:	7ff00000 	.word	0x7ff00000
 800e3cc:	08011f71 	.word	0x08011f71
 800e3d0:	433fffff 	.word	0x433fffff
 800e3d4:	3ff00000 	.word	0x3ff00000
 800e3d8:	3fefffff 	.word	0x3fefffff
 800e3dc:	3fe00000 	.word	0x3fe00000
 800e3e0:	41e00000 	.word	0x41e00000
 800e3e4:	4661      	mov	r1, ip
 800e3e6:	2200      	movs	r2, #0
 800e3e8:	4658      	mov	r0, fp
 800e3ea:	4b61      	ldr	r3, [pc, #388]	; (800e570 <__ieee754_pow+0x3c0>)
 800e3ec:	f7f1 feb4 	bl	8000158 <__aeabi_dsub>
 800e3f0:	a355      	add	r3, pc, #340	; (adr r3, 800e548 <__ieee754_pow+0x398>)
 800e3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f6:	4604      	mov	r4, r0
 800e3f8:	460d      	mov	r5, r1
 800e3fa:	f7f2 f865 	bl	80004c8 <__aeabi_dmul>
 800e3fe:	a354      	add	r3, pc, #336	; (adr r3, 800e550 <__ieee754_pow+0x3a0>)
 800e400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e404:	4606      	mov	r6, r0
 800e406:	460f      	mov	r7, r1
 800e408:	4620      	mov	r0, r4
 800e40a:	4629      	mov	r1, r5
 800e40c:	f7f2 f85c 	bl	80004c8 <__aeabi_dmul>
 800e410:	2200      	movs	r2, #0
 800e412:	4682      	mov	sl, r0
 800e414:	468b      	mov	fp, r1
 800e416:	4620      	mov	r0, r4
 800e418:	4629      	mov	r1, r5
 800e41a:	4b56      	ldr	r3, [pc, #344]	; (800e574 <__ieee754_pow+0x3c4>)
 800e41c:	f7f2 f854 	bl	80004c8 <__aeabi_dmul>
 800e420:	4602      	mov	r2, r0
 800e422:	460b      	mov	r3, r1
 800e424:	a14c      	add	r1, pc, #304	; (adr r1, 800e558 <__ieee754_pow+0x3a8>)
 800e426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e42a:	f7f1 fe95 	bl	8000158 <__aeabi_dsub>
 800e42e:	4622      	mov	r2, r4
 800e430:	462b      	mov	r3, r5
 800e432:	f7f2 f849 	bl	80004c8 <__aeabi_dmul>
 800e436:	4602      	mov	r2, r0
 800e438:	460b      	mov	r3, r1
 800e43a:	2000      	movs	r0, #0
 800e43c:	494e      	ldr	r1, [pc, #312]	; (800e578 <__ieee754_pow+0x3c8>)
 800e43e:	f7f1 fe8b 	bl	8000158 <__aeabi_dsub>
 800e442:	4622      	mov	r2, r4
 800e444:	462b      	mov	r3, r5
 800e446:	4680      	mov	r8, r0
 800e448:	4689      	mov	r9, r1
 800e44a:	4620      	mov	r0, r4
 800e44c:	4629      	mov	r1, r5
 800e44e:	f7f2 f83b 	bl	80004c8 <__aeabi_dmul>
 800e452:	4602      	mov	r2, r0
 800e454:	460b      	mov	r3, r1
 800e456:	4640      	mov	r0, r8
 800e458:	4649      	mov	r1, r9
 800e45a:	f7f2 f835 	bl	80004c8 <__aeabi_dmul>
 800e45e:	a340      	add	r3, pc, #256	; (adr r3, 800e560 <__ieee754_pow+0x3b0>)
 800e460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e464:	f7f2 f830 	bl	80004c8 <__aeabi_dmul>
 800e468:	4602      	mov	r2, r0
 800e46a:	460b      	mov	r3, r1
 800e46c:	4650      	mov	r0, sl
 800e46e:	4659      	mov	r1, fp
 800e470:	f7f1 fe72 	bl	8000158 <__aeabi_dsub>
 800e474:	f04f 0a00 	mov.w	sl, #0
 800e478:	4602      	mov	r2, r0
 800e47a:	460b      	mov	r3, r1
 800e47c:	4604      	mov	r4, r0
 800e47e:	460d      	mov	r5, r1
 800e480:	4630      	mov	r0, r6
 800e482:	4639      	mov	r1, r7
 800e484:	f7f1 fe6a 	bl	800015c <__adddf3>
 800e488:	4632      	mov	r2, r6
 800e48a:	463b      	mov	r3, r7
 800e48c:	4650      	mov	r0, sl
 800e48e:	468b      	mov	fp, r1
 800e490:	f7f1 fe62 	bl	8000158 <__aeabi_dsub>
 800e494:	4602      	mov	r2, r0
 800e496:	460b      	mov	r3, r1
 800e498:	4620      	mov	r0, r4
 800e49a:	4629      	mov	r1, r5
 800e49c:	f7f1 fe5c 	bl	8000158 <__aeabi_dsub>
 800e4a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e4a4:	9b00      	ldr	r3, [sp, #0]
 800e4a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e4a8:	3b01      	subs	r3, #1
 800e4aa:	4313      	orrs	r3, r2
 800e4ac:	f04f 0600 	mov.w	r6, #0
 800e4b0:	f04f 0200 	mov.w	r2, #0
 800e4b4:	bf0c      	ite	eq
 800e4b6:	4b31      	ldreq	r3, [pc, #196]	; (800e57c <__ieee754_pow+0x3cc>)
 800e4b8:	4b2d      	ldrne	r3, [pc, #180]	; (800e570 <__ieee754_pow+0x3c0>)
 800e4ba:	4604      	mov	r4, r0
 800e4bc:	460d      	mov	r5, r1
 800e4be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4c2:	e9cd 2300 	strd	r2, r3, [sp]
 800e4c6:	4632      	mov	r2, r6
 800e4c8:	463b      	mov	r3, r7
 800e4ca:	f7f1 fe45 	bl	8000158 <__aeabi_dsub>
 800e4ce:	4652      	mov	r2, sl
 800e4d0:	465b      	mov	r3, fp
 800e4d2:	f7f1 fff9 	bl	80004c8 <__aeabi_dmul>
 800e4d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e4da:	4680      	mov	r8, r0
 800e4dc:	4689      	mov	r9, r1
 800e4de:	4620      	mov	r0, r4
 800e4e0:	4629      	mov	r1, r5
 800e4e2:	f7f1 fff1 	bl	80004c8 <__aeabi_dmul>
 800e4e6:	4602      	mov	r2, r0
 800e4e8:	460b      	mov	r3, r1
 800e4ea:	4640      	mov	r0, r8
 800e4ec:	4649      	mov	r1, r9
 800e4ee:	f7f1 fe35 	bl	800015c <__adddf3>
 800e4f2:	4632      	mov	r2, r6
 800e4f4:	463b      	mov	r3, r7
 800e4f6:	4680      	mov	r8, r0
 800e4f8:	4689      	mov	r9, r1
 800e4fa:	4650      	mov	r0, sl
 800e4fc:	4659      	mov	r1, fp
 800e4fe:	f7f1 ffe3 	bl	80004c8 <__aeabi_dmul>
 800e502:	4604      	mov	r4, r0
 800e504:	460d      	mov	r5, r1
 800e506:	460b      	mov	r3, r1
 800e508:	4602      	mov	r2, r0
 800e50a:	4649      	mov	r1, r9
 800e50c:	4640      	mov	r0, r8
 800e50e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800e512:	f7f1 fe23 	bl	800015c <__adddf3>
 800e516:	4b1a      	ldr	r3, [pc, #104]	; (800e580 <__ieee754_pow+0x3d0>)
 800e518:	4682      	mov	sl, r0
 800e51a:	4299      	cmp	r1, r3
 800e51c:	460f      	mov	r7, r1
 800e51e:	460e      	mov	r6, r1
 800e520:	f340 82ed 	ble.w	800eafe <__ieee754_pow+0x94e>
 800e524:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e528:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e52c:	4303      	orrs	r3, r0
 800e52e:	f000 81e7 	beq.w	800e900 <__ieee754_pow+0x750>
 800e532:	a30d      	add	r3, pc, #52	; (adr r3, 800e568 <__ieee754_pow+0x3b8>)
 800e534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e538:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e53c:	f7f1 ffc4 	bl	80004c8 <__aeabi_dmul>
 800e540:	a309      	add	r3, pc, #36	; (adr r3, 800e568 <__ieee754_pow+0x3b8>)
 800e542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e546:	e6cc      	b.n	800e2e2 <__ieee754_pow+0x132>
 800e548:	60000000 	.word	0x60000000
 800e54c:	3ff71547 	.word	0x3ff71547
 800e550:	f85ddf44 	.word	0xf85ddf44
 800e554:	3e54ae0b 	.word	0x3e54ae0b
 800e558:	55555555 	.word	0x55555555
 800e55c:	3fd55555 	.word	0x3fd55555
 800e560:	652b82fe 	.word	0x652b82fe
 800e564:	3ff71547 	.word	0x3ff71547
 800e568:	8800759c 	.word	0x8800759c
 800e56c:	7e37e43c 	.word	0x7e37e43c
 800e570:	3ff00000 	.word	0x3ff00000
 800e574:	3fd00000 	.word	0x3fd00000
 800e578:	3fe00000 	.word	0x3fe00000
 800e57c:	bff00000 	.word	0xbff00000
 800e580:	408fffff 	.word	0x408fffff
 800e584:	4bd4      	ldr	r3, [pc, #848]	; (800e8d8 <__ieee754_pow+0x728>)
 800e586:	2200      	movs	r2, #0
 800e588:	ea09 0303 	and.w	r3, r9, r3
 800e58c:	b943      	cbnz	r3, 800e5a0 <__ieee754_pow+0x3f0>
 800e58e:	4658      	mov	r0, fp
 800e590:	4661      	mov	r1, ip
 800e592:	4bd2      	ldr	r3, [pc, #840]	; (800e8dc <__ieee754_pow+0x72c>)
 800e594:	f7f1 ff98 	bl	80004c8 <__aeabi_dmul>
 800e598:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e59c:	4683      	mov	fp, r0
 800e59e:	460c      	mov	r4, r1
 800e5a0:	1523      	asrs	r3, r4, #20
 800e5a2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e5a6:	4413      	add	r3, r2
 800e5a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5aa:	4bcd      	ldr	r3, [pc, #820]	; (800e8e0 <__ieee754_pow+0x730>)
 800e5ac:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e5b0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e5b4:	429c      	cmp	r4, r3
 800e5b6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e5ba:	dd08      	ble.n	800e5ce <__ieee754_pow+0x41e>
 800e5bc:	4bc9      	ldr	r3, [pc, #804]	; (800e8e4 <__ieee754_pow+0x734>)
 800e5be:	429c      	cmp	r4, r3
 800e5c0:	f340 819c 	ble.w	800e8fc <__ieee754_pow+0x74c>
 800e5c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5c6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5ce:	2600      	movs	r6, #0
 800e5d0:	00f3      	lsls	r3, r6, #3
 800e5d2:	930d      	str	r3, [sp, #52]	; 0x34
 800e5d4:	4bc4      	ldr	r3, [pc, #784]	; (800e8e8 <__ieee754_pow+0x738>)
 800e5d6:	4658      	mov	r0, fp
 800e5d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e5dc:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800e5e8:	4623      	mov	r3, r4
 800e5ea:	f7f1 fdb5 	bl	8000158 <__aeabi_dsub>
 800e5ee:	46da      	mov	sl, fp
 800e5f0:	462b      	mov	r3, r5
 800e5f2:	4652      	mov	r2, sl
 800e5f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e5f8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e5fc:	f7f1 fdae 	bl	800015c <__adddf3>
 800e600:	4602      	mov	r2, r0
 800e602:	460b      	mov	r3, r1
 800e604:	2000      	movs	r0, #0
 800e606:	49b9      	ldr	r1, [pc, #740]	; (800e8ec <__ieee754_pow+0x73c>)
 800e608:	f7f2 f888 	bl	800071c <__aeabi_ddiv>
 800e60c:	4602      	mov	r2, r0
 800e60e:	460b      	mov	r3, r1
 800e610:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800e614:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e618:	f7f1 ff56 	bl	80004c8 <__aeabi_dmul>
 800e61c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e620:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800e624:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e628:	2300      	movs	r3, #0
 800e62a:	2200      	movs	r2, #0
 800e62c:	46ab      	mov	fp, r5
 800e62e:	106d      	asrs	r5, r5, #1
 800e630:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e634:	9304      	str	r3, [sp, #16]
 800e636:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e63a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800e63e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800e642:	4640      	mov	r0, r8
 800e644:	4649      	mov	r1, r9
 800e646:	4614      	mov	r4, r2
 800e648:	461d      	mov	r5, r3
 800e64a:	f7f1 ff3d 	bl	80004c8 <__aeabi_dmul>
 800e64e:	4602      	mov	r2, r0
 800e650:	460b      	mov	r3, r1
 800e652:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e656:	f7f1 fd7f 	bl	8000158 <__aeabi_dsub>
 800e65a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e65e:	4606      	mov	r6, r0
 800e660:	460f      	mov	r7, r1
 800e662:	4620      	mov	r0, r4
 800e664:	4629      	mov	r1, r5
 800e666:	f7f1 fd77 	bl	8000158 <__aeabi_dsub>
 800e66a:	4602      	mov	r2, r0
 800e66c:	460b      	mov	r3, r1
 800e66e:	4650      	mov	r0, sl
 800e670:	4659      	mov	r1, fp
 800e672:	f7f1 fd71 	bl	8000158 <__aeabi_dsub>
 800e676:	4642      	mov	r2, r8
 800e678:	464b      	mov	r3, r9
 800e67a:	f7f1 ff25 	bl	80004c8 <__aeabi_dmul>
 800e67e:	4602      	mov	r2, r0
 800e680:	460b      	mov	r3, r1
 800e682:	4630      	mov	r0, r6
 800e684:	4639      	mov	r1, r7
 800e686:	f7f1 fd67 	bl	8000158 <__aeabi_dsub>
 800e68a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e68e:	f7f1 ff1b 	bl	80004c8 <__aeabi_dmul>
 800e692:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e696:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e69a:	4610      	mov	r0, r2
 800e69c:	4619      	mov	r1, r3
 800e69e:	f7f1 ff13 	bl	80004c8 <__aeabi_dmul>
 800e6a2:	a37b      	add	r3, pc, #492	; (adr r3, 800e890 <__ieee754_pow+0x6e0>)
 800e6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a8:	4604      	mov	r4, r0
 800e6aa:	460d      	mov	r5, r1
 800e6ac:	f7f1 ff0c 	bl	80004c8 <__aeabi_dmul>
 800e6b0:	a379      	add	r3, pc, #484	; (adr r3, 800e898 <__ieee754_pow+0x6e8>)
 800e6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b6:	f7f1 fd51 	bl	800015c <__adddf3>
 800e6ba:	4622      	mov	r2, r4
 800e6bc:	462b      	mov	r3, r5
 800e6be:	f7f1 ff03 	bl	80004c8 <__aeabi_dmul>
 800e6c2:	a377      	add	r3, pc, #476	; (adr r3, 800e8a0 <__ieee754_pow+0x6f0>)
 800e6c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6c8:	f7f1 fd48 	bl	800015c <__adddf3>
 800e6cc:	4622      	mov	r2, r4
 800e6ce:	462b      	mov	r3, r5
 800e6d0:	f7f1 fefa 	bl	80004c8 <__aeabi_dmul>
 800e6d4:	a374      	add	r3, pc, #464	; (adr r3, 800e8a8 <__ieee754_pow+0x6f8>)
 800e6d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6da:	f7f1 fd3f 	bl	800015c <__adddf3>
 800e6de:	4622      	mov	r2, r4
 800e6e0:	462b      	mov	r3, r5
 800e6e2:	f7f1 fef1 	bl	80004c8 <__aeabi_dmul>
 800e6e6:	a372      	add	r3, pc, #456	; (adr r3, 800e8b0 <__ieee754_pow+0x700>)
 800e6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ec:	f7f1 fd36 	bl	800015c <__adddf3>
 800e6f0:	4622      	mov	r2, r4
 800e6f2:	462b      	mov	r3, r5
 800e6f4:	f7f1 fee8 	bl	80004c8 <__aeabi_dmul>
 800e6f8:	a36f      	add	r3, pc, #444	; (adr r3, 800e8b8 <__ieee754_pow+0x708>)
 800e6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6fe:	f7f1 fd2d 	bl	800015c <__adddf3>
 800e702:	4622      	mov	r2, r4
 800e704:	4606      	mov	r6, r0
 800e706:	460f      	mov	r7, r1
 800e708:	462b      	mov	r3, r5
 800e70a:	4620      	mov	r0, r4
 800e70c:	4629      	mov	r1, r5
 800e70e:	f7f1 fedb 	bl	80004c8 <__aeabi_dmul>
 800e712:	4602      	mov	r2, r0
 800e714:	460b      	mov	r3, r1
 800e716:	4630      	mov	r0, r6
 800e718:	4639      	mov	r1, r7
 800e71a:	f7f1 fed5 	bl	80004c8 <__aeabi_dmul>
 800e71e:	4604      	mov	r4, r0
 800e720:	460d      	mov	r5, r1
 800e722:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e726:	4642      	mov	r2, r8
 800e728:	464b      	mov	r3, r9
 800e72a:	f7f1 fd17 	bl	800015c <__adddf3>
 800e72e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e732:	f7f1 fec9 	bl	80004c8 <__aeabi_dmul>
 800e736:	4622      	mov	r2, r4
 800e738:	462b      	mov	r3, r5
 800e73a:	f7f1 fd0f 	bl	800015c <__adddf3>
 800e73e:	4642      	mov	r2, r8
 800e740:	4606      	mov	r6, r0
 800e742:	460f      	mov	r7, r1
 800e744:	464b      	mov	r3, r9
 800e746:	4640      	mov	r0, r8
 800e748:	4649      	mov	r1, r9
 800e74a:	f7f1 febd 	bl	80004c8 <__aeabi_dmul>
 800e74e:	2200      	movs	r2, #0
 800e750:	4b67      	ldr	r3, [pc, #412]	; (800e8f0 <__ieee754_pow+0x740>)
 800e752:	4682      	mov	sl, r0
 800e754:	468b      	mov	fp, r1
 800e756:	f7f1 fd01 	bl	800015c <__adddf3>
 800e75a:	4632      	mov	r2, r6
 800e75c:	463b      	mov	r3, r7
 800e75e:	f7f1 fcfd 	bl	800015c <__adddf3>
 800e762:	9c04      	ldr	r4, [sp, #16]
 800e764:	460d      	mov	r5, r1
 800e766:	4622      	mov	r2, r4
 800e768:	460b      	mov	r3, r1
 800e76a:	4640      	mov	r0, r8
 800e76c:	4649      	mov	r1, r9
 800e76e:	f7f1 feab 	bl	80004c8 <__aeabi_dmul>
 800e772:	2200      	movs	r2, #0
 800e774:	4680      	mov	r8, r0
 800e776:	4689      	mov	r9, r1
 800e778:	4620      	mov	r0, r4
 800e77a:	4629      	mov	r1, r5
 800e77c:	4b5c      	ldr	r3, [pc, #368]	; (800e8f0 <__ieee754_pow+0x740>)
 800e77e:	f7f1 fceb 	bl	8000158 <__aeabi_dsub>
 800e782:	4652      	mov	r2, sl
 800e784:	465b      	mov	r3, fp
 800e786:	f7f1 fce7 	bl	8000158 <__aeabi_dsub>
 800e78a:	4602      	mov	r2, r0
 800e78c:	460b      	mov	r3, r1
 800e78e:	4630      	mov	r0, r6
 800e790:	4639      	mov	r1, r7
 800e792:	f7f1 fce1 	bl	8000158 <__aeabi_dsub>
 800e796:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e79a:	f7f1 fe95 	bl	80004c8 <__aeabi_dmul>
 800e79e:	4622      	mov	r2, r4
 800e7a0:	4606      	mov	r6, r0
 800e7a2:	460f      	mov	r7, r1
 800e7a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e7a8:	462b      	mov	r3, r5
 800e7aa:	f7f1 fe8d 	bl	80004c8 <__aeabi_dmul>
 800e7ae:	4602      	mov	r2, r0
 800e7b0:	460b      	mov	r3, r1
 800e7b2:	4630      	mov	r0, r6
 800e7b4:	4639      	mov	r1, r7
 800e7b6:	f7f1 fcd1 	bl	800015c <__adddf3>
 800e7ba:	4606      	mov	r6, r0
 800e7bc:	460f      	mov	r7, r1
 800e7be:	4602      	mov	r2, r0
 800e7c0:	460b      	mov	r3, r1
 800e7c2:	4640      	mov	r0, r8
 800e7c4:	4649      	mov	r1, r9
 800e7c6:	f7f1 fcc9 	bl	800015c <__adddf3>
 800e7ca:	a33d      	add	r3, pc, #244	; (adr r3, 800e8c0 <__ieee754_pow+0x710>)
 800e7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d0:	9c04      	ldr	r4, [sp, #16]
 800e7d2:	460d      	mov	r5, r1
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	f7f1 fe77 	bl	80004c8 <__aeabi_dmul>
 800e7da:	4642      	mov	r2, r8
 800e7dc:	464b      	mov	r3, r9
 800e7de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e7e2:	4620      	mov	r0, r4
 800e7e4:	4629      	mov	r1, r5
 800e7e6:	f7f1 fcb7 	bl	8000158 <__aeabi_dsub>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	f7f1 fcb1 	bl	8000158 <__aeabi_dsub>
 800e7f6:	a334      	add	r3, pc, #208	; (adr r3, 800e8c8 <__ieee754_pow+0x718>)
 800e7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fc:	f7f1 fe64 	bl	80004c8 <__aeabi_dmul>
 800e800:	a333      	add	r3, pc, #204	; (adr r3, 800e8d0 <__ieee754_pow+0x720>)
 800e802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e806:	4606      	mov	r6, r0
 800e808:	460f      	mov	r7, r1
 800e80a:	4620      	mov	r0, r4
 800e80c:	4629      	mov	r1, r5
 800e80e:	f7f1 fe5b 	bl	80004c8 <__aeabi_dmul>
 800e812:	4602      	mov	r2, r0
 800e814:	460b      	mov	r3, r1
 800e816:	4630      	mov	r0, r6
 800e818:	4639      	mov	r1, r7
 800e81a:	f7f1 fc9f 	bl	800015c <__adddf3>
 800e81e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e820:	4b34      	ldr	r3, [pc, #208]	; (800e8f4 <__ieee754_pow+0x744>)
 800e822:	4413      	add	r3, r2
 800e824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e828:	f7f1 fc98 	bl	800015c <__adddf3>
 800e82c:	4680      	mov	r8, r0
 800e82e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800e830:	4689      	mov	r9, r1
 800e832:	f7f1 fddf 	bl	80003f4 <__aeabi_i2d>
 800e836:	4604      	mov	r4, r0
 800e838:	460d      	mov	r5, r1
 800e83a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e83c:	4b2e      	ldr	r3, [pc, #184]	; (800e8f8 <__ieee754_pow+0x748>)
 800e83e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e842:	4413      	add	r3, r2
 800e844:	e9d3 6700 	ldrd	r6, r7, [r3]
 800e848:	4642      	mov	r2, r8
 800e84a:	464b      	mov	r3, r9
 800e84c:	f7f1 fc86 	bl	800015c <__adddf3>
 800e850:	4632      	mov	r2, r6
 800e852:	463b      	mov	r3, r7
 800e854:	f7f1 fc82 	bl	800015c <__adddf3>
 800e858:	4622      	mov	r2, r4
 800e85a:	462b      	mov	r3, r5
 800e85c:	f7f1 fc7e 	bl	800015c <__adddf3>
 800e860:	f8dd a010 	ldr.w	sl, [sp, #16]
 800e864:	4622      	mov	r2, r4
 800e866:	462b      	mov	r3, r5
 800e868:	4650      	mov	r0, sl
 800e86a:	468b      	mov	fp, r1
 800e86c:	f7f1 fc74 	bl	8000158 <__aeabi_dsub>
 800e870:	4632      	mov	r2, r6
 800e872:	463b      	mov	r3, r7
 800e874:	f7f1 fc70 	bl	8000158 <__aeabi_dsub>
 800e878:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e87c:	f7f1 fc6c 	bl	8000158 <__aeabi_dsub>
 800e880:	4602      	mov	r2, r0
 800e882:	460b      	mov	r3, r1
 800e884:	4640      	mov	r0, r8
 800e886:	4649      	mov	r1, r9
 800e888:	e608      	b.n	800e49c <__ieee754_pow+0x2ec>
 800e88a:	bf00      	nop
 800e88c:	f3af 8000 	nop.w
 800e890:	4a454eef 	.word	0x4a454eef
 800e894:	3fca7e28 	.word	0x3fca7e28
 800e898:	93c9db65 	.word	0x93c9db65
 800e89c:	3fcd864a 	.word	0x3fcd864a
 800e8a0:	a91d4101 	.word	0xa91d4101
 800e8a4:	3fd17460 	.word	0x3fd17460
 800e8a8:	518f264d 	.word	0x518f264d
 800e8ac:	3fd55555 	.word	0x3fd55555
 800e8b0:	db6fabff 	.word	0xdb6fabff
 800e8b4:	3fdb6db6 	.word	0x3fdb6db6
 800e8b8:	33333303 	.word	0x33333303
 800e8bc:	3fe33333 	.word	0x3fe33333
 800e8c0:	e0000000 	.word	0xe0000000
 800e8c4:	3feec709 	.word	0x3feec709
 800e8c8:	dc3a03fd 	.word	0xdc3a03fd
 800e8cc:	3feec709 	.word	0x3feec709
 800e8d0:	145b01f5 	.word	0x145b01f5
 800e8d4:	be3e2fe0 	.word	0xbe3e2fe0
 800e8d8:	7ff00000 	.word	0x7ff00000
 800e8dc:	43400000 	.word	0x43400000
 800e8e0:	0003988e 	.word	0x0003988e
 800e8e4:	000bb679 	.word	0x000bb679
 800e8e8:	08011ae0 	.word	0x08011ae0
 800e8ec:	3ff00000 	.word	0x3ff00000
 800e8f0:	40080000 	.word	0x40080000
 800e8f4:	08011b00 	.word	0x08011b00
 800e8f8:	08011af0 	.word	0x08011af0
 800e8fc:	2601      	movs	r6, #1
 800e8fe:	e667      	b.n	800e5d0 <__ieee754_pow+0x420>
 800e900:	a39d      	add	r3, pc, #628	; (adr r3, 800eb78 <__ieee754_pow+0x9c8>)
 800e902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e906:	4640      	mov	r0, r8
 800e908:	4649      	mov	r1, r9
 800e90a:	f7f1 fc27 	bl	800015c <__adddf3>
 800e90e:	4622      	mov	r2, r4
 800e910:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e914:	462b      	mov	r3, r5
 800e916:	4650      	mov	r0, sl
 800e918:	4639      	mov	r1, r7
 800e91a:	f7f1 fc1d 	bl	8000158 <__aeabi_dsub>
 800e91e:	4602      	mov	r2, r0
 800e920:	460b      	mov	r3, r1
 800e922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e926:	f7f2 f85f 	bl	80009e8 <__aeabi_dcmpgt>
 800e92a:	2800      	cmp	r0, #0
 800e92c:	f47f ae01 	bne.w	800e532 <__ieee754_pow+0x382>
 800e930:	4aa5      	ldr	r2, [pc, #660]	; (800ebc8 <__ieee754_pow+0xa18>)
 800e932:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800e936:	4293      	cmp	r3, r2
 800e938:	f340 8103 	ble.w	800eb42 <__ieee754_pow+0x992>
 800e93c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e940:	2000      	movs	r0, #0
 800e942:	151b      	asrs	r3, r3, #20
 800e944:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e948:	fa4a f303 	asr.w	r3, sl, r3
 800e94c:	4433      	add	r3, r6
 800e94e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e952:	4f9e      	ldr	r7, [pc, #632]	; (800ebcc <__ieee754_pow+0xa1c>)
 800e954:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e958:	4117      	asrs	r7, r2
 800e95a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e95e:	ea23 0107 	bic.w	r1, r3, r7
 800e962:	f1c2 0214 	rsb	r2, r2, #20
 800e966:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e96a:	460b      	mov	r3, r1
 800e96c:	fa4a fa02 	asr.w	sl, sl, r2
 800e970:	2e00      	cmp	r6, #0
 800e972:	4602      	mov	r2, r0
 800e974:	4629      	mov	r1, r5
 800e976:	4620      	mov	r0, r4
 800e978:	bfb8      	it	lt
 800e97a:	f1ca 0a00 	rsblt	sl, sl, #0
 800e97e:	f7f1 fbeb 	bl	8000158 <__aeabi_dsub>
 800e982:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e98a:	2400      	movs	r4, #0
 800e98c:	4642      	mov	r2, r8
 800e98e:	464b      	mov	r3, r9
 800e990:	f7f1 fbe4 	bl	800015c <__adddf3>
 800e994:	a37a      	add	r3, pc, #488	; (adr r3, 800eb80 <__ieee754_pow+0x9d0>)
 800e996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99a:	4620      	mov	r0, r4
 800e99c:	460d      	mov	r5, r1
 800e99e:	f7f1 fd93 	bl	80004c8 <__aeabi_dmul>
 800e9a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e9a6:	4606      	mov	r6, r0
 800e9a8:	460f      	mov	r7, r1
 800e9aa:	4620      	mov	r0, r4
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	f7f1 fbd3 	bl	8000158 <__aeabi_dsub>
 800e9b2:	4602      	mov	r2, r0
 800e9b4:	460b      	mov	r3, r1
 800e9b6:	4640      	mov	r0, r8
 800e9b8:	4649      	mov	r1, r9
 800e9ba:	f7f1 fbcd 	bl	8000158 <__aeabi_dsub>
 800e9be:	a372      	add	r3, pc, #456	; (adr r3, 800eb88 <__ieee754_pow+0x9d8>)
 800e9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c4:	f7f1 fd80 	bl	80004c8 <__aeabi_dmul>
 800e9c8:	a371      	add	r3, pc, #452	; (adr r3, 800eb90 <__ieee754_pow+0x9e0>)
 800e9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ce:	4680      	mov	r8, r0
 800e9d0:	4689      	mov	r9, r1
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	4629      	mov	r1, r5
 800e9d6:	f7f1 fd77 	bl	80004c8 <__aeabi_dmul>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	4640      	mov	r0, r8
 800e9e0:	4649      	mov	r1, r9
 800e9e2:	f7f1 fbbb 	bl	800015c <__adddf3>
 800e9e6:	4604      	mov	r4, r0
 800e9e8:	460d      	mov	r5, r1
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	460b      	mov	r3, r1
 800e9ee:	4630      	mov	r0, r6
 800e9f0:	4639      	mov	r1, r7
 800e9f2:	f7f1 fbb3 	bl	800015c <__adddf3>
 800e9f6:	4632      	mov	r2, r6
 800e9f8:	463b      	mov	r3, r7
 800e9fa:	4680      	mov	r8, r0
 800e9fc:	4689      	mov	r9, r1
 800e9fe:	f7f1 fbab 	bl	8000158 <__aeabi_dsub>
 800ea02:	4602      	mov	r2, r0
 800ea04:	460b      	mov	r3, r1
 800ea06:	4620      	mov	r0, r4
 800ea08:	4629      	mov	r1, r5
 800ea0a:	f7f1 fba5 	bl	8000158 <__aeabi_dsub>
 800ea0e:	4642      	mov	r2, r8
 800ea10:	4606      	mov	r6, r0
 800ea12:	460f      	mov	r7, r1
 800ea14:	464b      	mov	r3, r9
 800ea16:	4640      	mov	r0, r8
 800ea18:	4649      	mov	r1, r9
 800ea1a:	f7f1 fd55 	bl	80004c8 <__aeabi_dmul>
 800ea1e:	a35e      	add	r3, pc, #376	; (adr r3, 800eb98 <__ieee754_pow+0x9e8>)
 800ea20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea24:	4604      	mov	r4, r0
 800ea26:	460d      	mov	r5, r1
 800ea28:	f7f1 fd4e 	bl	80004c8 <__aeabi_dmul>
 800ea2c:	a35c      	add	r3, pc, #368	; (adr r3, 800eba0 <__ieee754_pow+0x9f0>)
 800ea2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea32:	f7f1 fb91 	bl	8000158 <__aeabi_dsub>
 800ea36:	4622      	mov	r2, r4
 800ea38:	462b      	mov	r3, r5
 800ea3a:	f7f1 fd45 	bl	80004c8 <__aeabi_dmul>
 800ea3e:	a35a      	add	r3, pc, #360	; (adr r3, 800eba8 <__ieee754_pow+0x9f8>)
 800ea40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea44:	f7f1 fb8a 	bl	800015c <__adddf3>
 800ea48:	4622      	mov	r2, r4
 800ea4a:	462b      	mov	r3, r5
 800ea4c:	f7f1 fd3c 	bl	80004c8 <__aeabi_dmul>
 800ea50:	a357      	add	r3, pc, #348	; (adr r3, 800ebb0 <__ieee754_pow+0xa00>)
 800ea52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea56:	f7f1 fb7f 	bl	8000158 <__aeabi_dsub>
 800ea5a:	4622      	mov	r2, r4
 800ea5c:	462b      	mov	r3, r5
 800ea5e:	f7f1 fd33 	bl	80004c8 <__aeabi_dmul>
 800ea62:	a355      	add	r3, pc, #340	; (adr r3, 800ebb8 <__ieee754_pow+0xa08>)
 800ea64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea68:	f7f1 fb78 	bl	800015c <__adddf3>
 800ea6c:	4622      	mov	r2, r4
 800ea6e:	462b      	mov	r3, r5
 800ea70:	f7f1 fd2a 	bl	80004c8 <__aeabi_dmul>
 800ea74:	4602      	mov	r2, r0
 800ea76:	460b      	mov	r3, r1
 800ea78:	4640      	mov	r0, r8
 800ea7a:	4649      	mov	r1, r9
 800ea7c:	f7f1 fb6c 	bl	8000158 <__aeabi_dsub>
 800ea80:	4604      	mov	r4, r0
 800ea82:	460d      	mov	r5, r1
 800ea84:	4602      	mov	r2, r0
 800ea86:	460b      	mov	r3, r1
 800ea88:	4640      	mov	r0, r8
 800ea8a:	4649      	mov	r1, r9
 800ea8c:	f7f1 fd1c 	bl	80004c8 <__aeabi_dmul>
 800ea90:	2200      	movs	r2, #0
 800ea92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ea9a:	4620      	mov	r0, r4
 800ea9c:	4629      	mov	r1, r5
 800ea9e:	f7f1 fb5b 	bl	8000158 <__aeabi_dsub>
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaaa:	f7f1 fe37 	bl	800071c <__aeabi_ddiv>
 800eaae:	4632      	mov	r2, r6
 800eab0:	4604      	mov	r4, r0
 800eab2:	460d      	mov	r5, r1
 800eab4:	463b      	mov	r3, r7
 800eab6:	4640      	mov	r0, r8
 800eab8:	4649      	mov	r1, r9
 800eaba:	f7f1 fd05 	bl	80004c8 <__aeabi_dmul>
 800eabe:	4632      	mov	r2, r6
 800eac0:	463b      	mov	r3, r7
 800eac2:	f7f1 fb4b 	bl	800015c <__adddf3>
 800eac6:	4602      	mov	r2, r0
 800eac8:	460b      	mov	r3, r1
 800eaca:	4620      	mov	r0, r4
 800eacc:	4629      	mov	r1, r5
 800eace:	f7f1 fb43 	bl	8000158 <__aeabi_dsub>
 800ead2:	4642      	mov	r2, r8
 800ead4:	464b      	mov	r3, r9
 800ead6:	f7f1 fb3f 	bl	8000158 <__aeabi_dsub>
 800eada:	4602      	mov	r2, r0
 800eadc:	460b      	mov	r3, r1
 800eade:	2000      	movs	r0, #0
 800eae0:	493b      	ldr	r1, [pc, #236]	; (800ebd0 <__ieee754_pow+0xa20>)
 800eae2:	f7f1 fb39 	bl	8000158 <__aeabi_dsub>
 800eae6:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800eaea:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800eaee:	da2b      	bge.n	800eb48 <__ieee754_pow+0x998>
 800eaf0:	4652      	mov	r2, sl
 800eaf2:	f001 f8e1 	bl	800fcb8 <scalbn>
 800eaf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eafa:	f7ff bbf2 	b.w	800e2e2 <__ieee754_pow+0x132>
 800eafe:	4b35      	ldr	r3, [pc, #212]	; (800ebd4 <__ieee754_pow+0xa24>)
 800eb00:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800eb04:	429f      	cmp	r7, r3
 800eb06:	f77f af13 	ble.w	800e930 <__ieee754_pow+0x780>
 800eb0a:	4b33      	ldr	r3, [pc, #204]	; (800ebd8 <__ieee754_pow+0xa28>)
 800eb0c:	440b      	add	r3, r1
 800eb0e:	4303      	orrs	r3, r0
 800eb10:	d00b      	beq.n	800eb2a <__ieee754_pow+0x97a>
 800eb12:	a32b      	add	r3, pc, #172	; (adr r3, 800ebc0 <__ieee754_pow+0xa10>)
 800eb14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eb1c:	f7f1 fcd4 	bl	80004c8 <__aeabi_dmul>
 800eb20:	a327      	add	r3, pc, #156	; (adr r3, 800ebc0 <__ieee754_pow+0xa10>)
 800eb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb26:	f7ff bbdc 	b.w	800e2e2 <__ieee754_pow+0x132>
 800eb2a:	4622      	mov	r2, r4
 800eb2c:	462b      	mov	r3, r5
 800eb2e:	f7f1 fb13 	bl	8000158 <__aeabi_dsub>
 800eb32:	4642      	mov	r2, r8
 800eb34:	464b      	mov	r3, r9
 800eb36:	f7f1 ff4d 	bl	80009d4 <__aeabi_dcmpge>
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	f43f aef8 	beq.w	800e930 <__ieee754_pow+0x780>
 800eb40:	e7e7      	b.n	800eb12 <__ieee754_pow+0x962>
 800eb42:	f04f 0a00 	mov.w	sl, #0
 800eb46:	e71e      	b.n	800e986 <__ieee754_pow+0x7d6>
 800eb48:	4621      	mov	r1, r4
 800eb4a:	e7d4      	b.n	800eaf6 <__ieee754_pow+0x946>
 800eb4c:	f04f 0b00 	mov.w	fp, #0
 800eb50:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ebd0 <__ieee754_pow+0xa20>
 800eb54:	f7ff bbb0 	b.w	800e2b8 <__ieee754_pow+0x108>
 800eb58:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800eb5c:	f7ff bbac 	b.w	800e2b8 <__ieee754_pow+0x108>
 800eb60:	4638      	mov	r0, r7
 800eb62:	4641      	mov	r1, r8
 800eb64:	f7ff bbbf 	b.w	800e2e6 <__ieee754_pow+0x136>
 800eb68:	9200      	str	r2, [sp, #0]
 800eb6a:	f7ff bb7f 	b.w	800e26c <__ieee754_pow+0xbc>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	f7ff bb69 	b.w	800e246 <__ieee754_pow+0x96>
 800eb74:	f3af 8000 	nop.w
 800eb78:	652b82fe 	.word	0x652b82fe
 800eb7c:	3c971547 	.word	0x3c971547
 800eb80:	00000000 	.word	0x00000000
 800eb84:	3fe62e43 	.word	0x3fe62e43
 800eb88:	fefa39ef 	.word	0xfefa39ef
 800eb8c:	3fe62e42 	.word	0x3fe62e42
 800eb90:	0ca86c39 	.word	0x0ca86c39
 800eb94:	be205c61 	.word	0xbe205c61
 800eb98:	72bea4d0 	.word	0x72bea4d0
 800eb9c:	3e663769 	.word	0x3e663769
 800eba0:	c5d26bf1 	.word	0xc5d26bf1
 800eba4:	3ebbbd41 	.word	0x3ebbbd41
 800eba8:	af25de2c 	.word	0xaf25de2c
 800ebac:	3f11566a 	.word	0x3f11566a
 800ebb0:	16bebd93 	.word	0x16bebd93
 800ebb4:	3f66c16c 	.word	0x3f66c16c
 800ebb8:	5555553e 	.word	0x5555553e
 800ebbc:	3fc55555 	.word	0x3fc55555
 800ebc0:	c2f8f359 	.word	0xc2f8f359
 800ebc4:	01a56e1f 	.word	0x01a56e1f
 800ebc8:	3fe00000 	.word	0x3fe00000
 800ebcc:	000fffff 	.word	0x000fffff
 800ebd0:	3ff00000 	.word	0x3ff00000
 800ebd4:	4090cbff 	.word	0x4090cbff
 800ebd8:	3f6f3400 	.word	0x3f6f3400

0800ebdc <__ieee754_sqrt>:
 800ebdc:	f8df c150 	ldr.w	ip, [pc, #336]	; 800ed30 <__ieee754_sqrt+0x154>
 800ebe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebe4:	ea3c 0c01 	bics.w	ip, ip, r1
 800ebe8:	460b      	mov	r3, r1
 800ebea:	4606      	mov	r6, r0
 800ebec:	460d      	mov	r5, r1
 800ebee:	460a      	mov	r2, r1
 800ebf0:	4607      	mov	r7, r0
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	d10e      	bne.n	800ec14 <__ieee754_sqrt+0x38>
 800ebf6:	4602      	mov	r2, r0
 800ebf8:	f7f1 fc66 	bl	80004c8 <__aeabi_dmul>
 800ebfc:	4602      	mov	r2, r0
 800ebfe:	460b      	mov	r3, r1
 800ec00:	4630      	mov	r0, r6
 800ec02:	4629      	mov	r1, r5
 800ec04:	f7f1 faaa 	bl	800015c <__adddf3>
 800ec08:	4606      	mov	r6, r0
 800ec0a:	460d      	mov	r5, r1
 800ec0c:	4630      	mov	r0, r6
 800ec0e:	4629      	mov	r1, r5
 800ec10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec14:	2900      	cmp	r1, #0
 800ec16:	dc0d      	bgt.n	800ec34 <__ieee754_sqrt+0x58>
 800ec18:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800ec1c:	ea5c 0707 	orrs.w	r7, ip, r7
 800ec20:	d0f4      	beq.n	800ec0c <__ieee754_sqrt+0x30>
 800ec22:	b139      	cbz	r1, 800ec34 <__ieee754_sqrt+0x58>
 800ec24:	4602      	mov	r2, r0
 800ec26:	f7f1 fa97 	bl	8000158 <__aeabi_dsub>
 800ec2a:	4602      	mov	r2, r0
 800ec2c:	460b      	mov	r3, r1
 800ec2e:	f7f1 fd75 	bl	800071c <__aeabi_ddiv>
 800ec32:	e7e9      	b.n	800ec08 <__ieee754_sqrt+0x2c>
 800ec34:	1512      	asrs	r2, r2, #20
 800ec36:	d074      	beq.n	800ed22 <__ieee754_sqrt+0x146>
 800ec38:	2000      	movs	r0, #0
 800ec3a:	07d5      	lsls	r5, r2, #31
 800ec3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec40:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800ec44:	bf5e      	ittt	pl
 800ec46:	0fe3      	lsrpl	r3, r4, #31
 800ec48:	0064      	lslpl	r4, r4, #1
 800ec4a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800ec4e:	0fe3      	lsrs	r3, r4, #31
 800ec50:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ec54:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800ec58:	2516      	movs	r5, #22
 800ec5a:	4601      	mov	r1, r0
 800ec5c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ec60:	1076      	asrs	r6, r6, #1
 800ec62:	0064      	lsls	r4, r4, #1
 800ec64:	188f      	adds	r7, r1, r2
 800ec66:	429f      	cmp	r7, r3
 800ec68:	bfde      	ittt	le
 800ec6a:	1bdb      	suble	r3, r3, r7
 800ec6c:	18b9      	addle	r1, r7, r2
 800ec6e:	1880      	addle	r0, r0, r2
 800ec70:	005b      	lsls	r3, r3, #1
 800ec72:	3d01      	subs	r5, #1
 800ec74:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ec78:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ec7c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ec80:	d1f0      	bne.n	800ec64 <__ieee754_sqrt+0x88>
 800ec82:	462a      	mov	r2, r5
 800ec84:	f04f 0e20 	mov.w	lr, #32
 800ec88:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800ec8c:	428b      	cmp	r3, r1
 800ec8e:	eb07 0c05 	add.w	ip, r7, r5
 800ec92:	dc02      	bgt.n	800ec9a <__ieee754_sqrt+0xbe>
 800ec94:	d113      	bne.n	800ecbe <__ieee754_sqrt+0xe2>
 800ec96:	45a4      	cmp	ip, r4
 800ec98:	d811      	bhi.n	800ecbe <__ieee754_sqrt+0xe2>
 800ec9a:	f1bc 0f00 	cmp.w	ip, #0
 800ec9e:	eb0c 0507 	add.w	r5, ip, r7
 800eca2:	da43      	bge.n	800ed2c <__ieee754_sqrt+0x150>
 800eca4:	2d00      	cmp	r5, #0
 800eca6:	db41      	blt.n	800ed2c <__ieee754_sqrt+0x150>
 800eca8:	f101 0801 	add.w	r8, r1, #1
 800ecac:	1a5b      	subs	r3, r3, r1
 800ecae:	4641      	mov	r1, r8
 800ecb0:	45a4      	cmp	ip, r4
 800ecb2:	bf88      	it	hi
 800ecb4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ecb8:	eba4 040c 	sub.w	r4, r4, ip
 800ecbc:	443a      	add	r2, r7
 800ecbe:	005b      	lsls	r3, r3, #1
 800ecc0:	f1be 0e01 	subs.w	lr, lr, #1
 800ecc4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ecc8:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800eccc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ecd0:	d1dc      	bne.n	800ec8c <__ieee754_sqrt+0xb0>
 800ecd2:	4323      	orrs	r3, r4
 800ecd4:	d006      	beq.n	800ece4 <__ieee754_sqrt+0x108>
 800ecd6:	1c54      	adds	r4, r2, #1
 800ecd8:	bf0b      	itete	eq
 800ecda:	4672      	moveq	r2, lr
 800ecdc:	3201      	addne	r2, #1
 800ecde:	3001      	addeq	r0, #1
 800ece0:	f022 0201 	bicne.w	r2, r2, #1
 800ece4:	1043      	asrs	r3, r0, #1
 800ece6:	07c1      	lsls	r1, r0, #31
 800ece8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ecec:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ecf0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ecf4:	bf48      	it	mi
 800ecf6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ecfa:	4610      	mov	r0, r2
 800ecfc:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800ed00:	e782      	b.n	800ec08 <__ieee754_sqrt+0x2c>
 800ed02:	0ae3      	lsrs	r3, r4, #11
 800ed04:	3915      	subs	r1, #21
 800ed06:	0564      	lsls	r4, r4, #21
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d0fa      	beq.n	800ed02 <__ieee754_sqrt+0x126>
 800ed0c:	02de      	lsls	r6, r3, #11
 800ed0e:	d50a      	bpl.n	800ed26 <__ieee754_sqrt+0x14a>
 800ed10:	f1c2 0020 	rsb	r0, r2, #32
 800ed14:	fa24 f000 	lsr.w	r0, r4, r0
 800ed18:	1e55      	subs	r5, r2, #1
 800ed1a:	4094      	lsls	r4, r2
 800ed1c:	4303      	orrs	r3, r0
 800ed1e:	1b4a      	subs	r2, r1, r5
 800ed20:	e78a      	b.n	800ec38 <__ieee754_sqrt+0x5c>
 800ed22:	4611      	mov	r1, r2
 800ed24:	e7f0      	b.n	800ed08 <__ieee754_sqrt+0x12c>
 800ed26:	005b      	lsls	r3, r3, #1
 800ed28:	3201      	adds	r2, #1
 800ed2a:	e7ef      	b.n	800ed0c <__ieee754_sqrt+0x130>
 800ed2c:	4688      	mov	r8, r1
 800ed2e:	e7bd      	b.n	800ecac <__ieee754_sqrt+0xd0>
 800ed30:	7ff00000 	.word	0x7ff00000

0800ed34 <__ieee754_asinf>:
 800ed34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed38:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800ed3c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800ed40:	4604      	mov	r4, r0
 800ed42:	4605      	mov	r5, r0
 800ed44:	d10c      	bne.n	800ed60 <__ieee754_asinf+0x2c>
 800ed46:	498d      	ldr	r1, [pc, #564]	; (800ef7c <__ieee754_asinf+0x248>)
 800ed48:	f7f1 fff4 	bl	8000d34 <__aeabi_fmul>
 800ed4c:	498c      	ldr	r1, [pc, #560]	; (800ef80 <__ieee754_asinf+0x24c>)
 800ed4e:	4605      	mov	r5, r0
 800ed50:	4620      	mov	r0, r4
 800ed52:	f7f1 ffef 	bl	8000d34 <__aeabi_fmul>
 800ed56:	4601      	mov	r1, r0
 800ed58:	4628      	mov	r0, r5
 800ed5a:	f7f1 fee3 	bl	8000b24 <__addsf3>
 800ed5e:	e006      	b.n	800ed6e <__ieee754_asinf+0x3a>
 800ed60:	dd07      	ble.n	800ed72 <__ieee754_asinf+0x3e>
 800ed62:	4601      	mov	r1, r0
 800ed64:	f7f1 fedc 	bl	8000b20 <__aeabi_fsub>
 800ed68:	4601      	mov	r1, r0
 800ed6a:	f7f2 f897 	bl	8000e9c <__aeabi_fdiv>
 800ed6e:	4604      	mov	r4, r0
 800ed70:	e00e      	b.n	800ed90 <__ieee754_asinf+0x5c>
 800ed72:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800ed76:	da58      	bge.n	800ee2a <__ieee754_asinf+0xf6>
 800ed78:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800ed7c:	da0b      	bge.n	800ed96 <__ieee754_asinf+0x62>
 800ed7e:	4981      	ldr	r1, [pc, #516]	; (800ef84 <__ieee754_asinf+0x250>)
 800ed80:	f7f1 fed0 	bl	8000b24 <__addsf3>
 800ed84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ed88:	f7f2 f990 	bl	80010ac <__aeabi_fcmpgt>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	d04c      	beq.n	800ee2a <__ieee754_asinf+0xf6>
 800ed90:	4620      	mov	r0, r4
 800ed92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed96:	4601      	mov	r1, r0
 800ed98:	f7f1 ffcc 	bl	8000d34 <__aeabi_fmul>
 800ed9c:	4605      	mov	r5, r0
 800ed9e:	497a      	ldr	r1, [pc, #488]	; (800ef88 <__ieee754_asinf+0x254>)
 800eda0:	f7f1 ffc8 	bl	8000d34 <__aeabi_fmul>
 800eda4:	4979      	ldr	r1, [pc, #484]	; (800ef8c <__ieee754_asinf+0x258>)
 800eda6:	f7f1 febd 	bl	8000b24 <__addsf3>
 800edaa:	4629      	mov	r1, r5
 800edac:	f7f1 ffc2 	bl	8000d34 <__aeabi_fmul>
 800edb0:	4977      	ldr	r1, [pc, #476]	; (800ef90 <__ieee754_asinf+0x25c>)
 800edb2:	f7f1 feb5 	bl	8000b20 <__aeabi_fsub>
 800edb6:	4629      	mov	r1, r5
 800edb8:	f7f1 ffbc 	bl	8000d34 <__aeabi_fmul>
 800edbc:	4975      	ldr	r1, [pc, #468]	; (800ef94 <__ieee754_asinf+0x260>)
 800edbe:	f7f1 feb1 	bl	8000b24 <__addsf3>
 800edc2:	4629      	mov	r1, r5
 800edc4:	f7f1 ffb6 	bl	8000d34 <__aeabi_fmul>
 800edc8:	4973      	ldr	r1, [pc, #460]	; (800ef98 <__ieee754_asinf+0x264>)
 800edca:	f7f1 fea9 	bl	8000b20 <__aeabi_fsub>
 800edce:	4629      	mov	r1, r5
 800edd0:	f7f1 ffb0 	bl	8000d34 <__aeabi_fmul>
 800edd4:	4971      	ldr	r1, [pc, #452]	; (800ef9c <__ieee754_asinf+0x268>)
 800edd6:	f7f1 fea5 	bl	8000b24 <__addsf3>
 800edda:	4629      	mov	r1, r5
 800eddc:	f7f1 ffaa 	bl	8000d34 <__aeabi_fmul>
 800ede0:	496f      	ldr	r1, [pc, #444]	; (800efa0 <__ieee754_asinf+0x26c>)
 800ede2:	4606      	mov	r6, r0
 800ede4:	4628      	mov	r0, r5
 800ede6:	f7f1 ffa5 	bl	8000d34 <__aeabi_fmul>
 800edea:	496e      	ldr	r1, [pc, #440]	; (800efa4 <__ieee754_asinf+0x270>)
 800edec:	f7f1 fe98 	bl	8000b20 <__aeabi_fsub>
 800edf0:	4629      	mov	r1, r5
 800edf2:	f7f1 ff9f 	bl	8000d34 <__aeabi_fmul>
 800edf6:	496c      	ldr	r1, [pc, #432]	; (800efa8 <__ieee754_asinf+0x274>)
 800edf8:	f7f1 fe94 	bl	8000b24 <__addsf3>
 800edfc:	4629      	mov	r1, r5
 800edfe:	f7f1 ff99 	bl	8000d34 <__aeabi_fmul>
 800ee02:	496a      	ldr	r1, [pc, #424]	; (800efac <__ieee754_asinf+0x278>)
 800ee04:	f7f1 fe8c 	bl	8000b20 <__aeabi_fsub>
 800ee08:	4629      	mov	r1, r5
 800ee0a:	f7f1 ff93 	bl	8000d34 <__aeabi_fmul>
 800ee0e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ee12:	f7f1 fe87 	bl	8000b24 <__addsf3>
 800ee16:	4601      	mov	r1, r0
 800ee18:	4630      	mov	r0, r6
 800ee1a:	f7f2 f83f 	bl	8000e9c <__aeabi_fdiv>
 800ee1e:	4621      	mov	r1, r4
 800ee20:	f7f1 ff88 	bl	8000d34 <__aeabi_fmul>
 800ee24:	4601      	mov	r1, r0
 800ee26:	4620      	mov	r0, r4
 800ee28:	e797      	b.n	800ed5a <__ieee754_asinf+0x26>
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	f7ff f898 	bl	800df60 <fabsf>
 800ee30:	4601      	mov	r1, r0
 800ee32:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ee36:	f7f1 fe73 	bl	8000b20 <__aeabi_fsub>
 800ee3a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ee3e:	f7f1 ff79 	bl	8000d34 <__aeabi_fmul>
 800ee42:	4606      	mov	r6, r0
 800ee44:	4950      	ldr	r1, [pc, #320]	; (800ef88 <__ieee754_asinf+0x254>)
 800ee46:	f7f1 ff75 	bl	8000d34 <__aeabi_fmul>
 800ee4a:	4950      	ldr	r1, [pc, #320]	; (800ef8c <__ieee754_asinf+0x258>)
 800ee4c:	f7f1 fe6a 	bl	8000b24 <__addsf3>
 800ee50:	4631      	mov	r1, r6
 800ee52:	f7f1 ff6f 	bl	8000d34 <__aeabi_fmul>
 800ee56:	494e      	ldr	r1, [pc, #312]	; (800ef90 <__ieee754_asinf+0x25c>)
 800ee58:	f7f1 fe62 	bl	8000b20 <__aeabi_fsub>
 800ee5c:	4631      	mov	r1, r6
 800ee5e:	f7f1 ff69 	bl	8000d34 <__aeabi_fmul>
 800ee62:	494c      	ldr	r1, [pc, #304]	; (800ef94 <__ieee754_asinf+0x260>)
 800ee64:	f7f1 fe5e 	bl	8000b24 <__addsf3>
 800ee68:	4631      	mov	r1, r6
 800ee6a:	f7f1 ff63 	bl	8000d34 <__aeabi_fmul>
 800ee6e:	494a      	ldr	r1, [pc, #296]	; (800ef98 <__ieee754_asinf+0x264>)
 800ee70:	f7f1 fe56 	bl	8000b20 <__aeabi_fsub>
 800ee74:	4631      	mov	r1, r6
 800ee76:	f7f1 ff5d 	bl	8000d34 <__aeabi_fmul>
 800ee7a:	4948      	ldr	r1, [pc, #288]	; (800ef9c <__ieee754_asinf+0x268>)
 800ee7c:	f7f1 fe52 	bl	8000b24 <__addsf3>
 800ee80:	4631      	mov	r1, r6
 800ee82:	f7f1 ff57 	bl	8000d34 <__aeabi_fmul>
 800ee86:	4946      	ldr	r1, [pc, #280]	; (800efa0 <__ieee754_asinf+0x26c>)
 800ee88:	4681      	mov	r9, r0
 800ee8a:	4630      	mov	r0, r6
 800ee8c:	f7f1 ff52 	bl	8000d34 <__aeabi_fmul>
 800ee90:	4944      	ldr	r1, [pc, #272]	; (800efa4 <__ieee754_asinf+0x270>)
 800ee92:	f7f1 fe45 	bl	8000b20 <__aeabi_fsub>
 800ee96:	4631      	mov	r1, r6
 800ee98:	f7f1 ff4c 	bl	8000d34 <__aeabi_fmul>
 800ee9c:	4942      	ldr	r1, [pc, #264]	; (800efa8 <__ieee754_asinf+0x274>)
 800ee9e:	f7f1 fe41 	bl	8000b24 <__addsf3>
 800eea2:	4631      	mov	r1, r6
 800eea4:	f7f1 ff46 	bl	8000d34 <__aeabi_fmul>
 800eea8:	4940      	ldr	r1, [pc, #256]	; (800efac <__ieee754_asinf+0x278>)
 800eeaa:	f7f1 fe39 	bl	8000b20 <__aeabi_fsub>
 800eeae:	4631      	mov	r1, r6
 800eeb0:	f7f1 ff40 	bl	8000d34 <__aeabi_fmul>
 800eeb4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eeb8:	f7f1 fe34 	bl	8000b24 <__addsf3>
 800eebc:	4682      	mov	sl, r0
 800eebe:	4630      	mov	r0, r6
 800eec0:	f000 fa60 	bl	800f384 <__ieee754_sqrtf>
 800eec4:	4b3a      	ldr	r3, [pc, #232]	; (800efb0 <__ieee754_asinf+0x27c>)
 800eec6:	4607      	mov	r7, r0
 800eec8:	4598      	cmp	r8, r3
 800eeca:	dd1a      	ble.n	800ef02 <__ieee754_asinf+0x1ce>
 800eecc:	4651      	mov	r1, sl
 800eece:	4648      	mov	r0, r9
 800eed0:	f7f1 ffe4 	bl	8000e9c <__aeabi_fdiv>
 800eed4:	4639      	mov	r1, r7
 800eed6:	f7f1 ff2d 	bl	8000d34 <__aeabi_fmul>
 800eeda:	4639      	mov	r1, r7
 800eedc:	f7f1 fe22 	bl	8000b24 <__addsf3>
 800eee0:	4601      	mov	r1, r0
 800eee2:	f7f1 fe1f 	bl	8000b24 <__addsf3>
 800eee6:	4933      	ldr	r1, [pc, #204]	; (800efb4 <__ieee754_asinf+0x280>)
 800eee8:	f7f1 fe1c 	bl	8000b24 <__addsf3>
 800eeec:	4601      	mov	r1, r0
 800eeee:	4823      	ldr	r0, [pc, #140]	; (800ef7c <__ieee754_asinf+0x248>)
 800eef0:	f7f1 fe16 	bl	8000b20 <__aeabi_fsub>
 800eef4:	2d00      	cmp	r5, #0
 800eef6:	4604      	mov	r4, r0
 800eef8:	f73f af4a 	bgt.w	800ed90 <__ieee754_asinf+0x5c>
 800eefc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ef00:	e735      	b.n	800ed6e <__ieee754_asinf+0x3a>
 800ef02:	4601      	mov	r1, r0
 800ef04:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800ef08:	f7f1 fe0c 	bl	8000b24 <__addsf3>
 800ef0c:	4651      	mov	r1, sl
 800ef0e:	4604      	mov	r4, r0
 800ef10:	4648      	mov	r0, r9
 800ef12:	f7f1 ffc3 	bl	8000e9c <__aeabi_fdiv>
 800ef16:	4601      	mov	r1, r0
 800ef18:	4620      	mov	r0, r4
 800ef1a:	f7f1 ff0b 	bl	8000d34 <__aeabi_fmul>
 800ef1e:	f028 080f 	bic.w	r8, r8, #15
 800ef22:	4681      	mov	r9, r0
 800ef24:	4641      	mov	r1, r8
 800ef26:	4640      	mov	r0, r8
 800ef28:	f7f1 ff04 	bl	8000d34 <__aeabi_fmul>
 800ef2c:	4601      	mov	r1, r0
 800ef2e:	4630      	mov	r0, r6
 800ef30:	f7f1 fdf6 	bl	8000b20 <__aeabi_fsub>
 800ef34:	4641      	mov	r1, r8
 800ef36:	4604      	mov	r4, r0
 800ef38:	4638      	mov	r0, r7
 800ef3a:	f7f1 fdf3 	bl	8000b24 <__addsf3>
 800ef3e:	4601      	mov	r1, r0
 800ef40:	4620      	mov	r0, r4
 800ef42:	f7f1 ffab 	bl	8000e9c <__aeabi_fdiv>
 800ef46:	4601      	mov	r1, r0
 800ef48:	f7f1 fdec 	bl	8000b24 <__addsf3>
 800ef4c:	4601      	mov	r1, r0
 800ef4e:	480c      	ldr	r0, [pc, #48]	; (800ef80 <__ieee754_asinf+0x24c>)
 800ef50:	f7f1 fde6 	bl	8000b20 <__aeabi_fsub>
 800ef54:	4601      	mov	r1, r0
 800ef56:	4648      	mov	r0, r9
 800ef58:	f7f1 fde2 	bl	8000b20 <__aeabi_fsub>
 800ef5c:	4641      	mov	r1, r8
 800ef5e:	4604      	mov	r4, r0
 800ef60:	4640      	mov	r0, r8
 800ef62:	f7f1 fddf 	bl	8000b24 <__addsf3>
 800ef66:	4601      	mov	r1, r0
 800ef68:	4813      	ldr	r0, [pc, #76]	; (800efb8 <__ieee754_asinf+0x284>)
 800ef6a:	f7f1 fdd9 	bl	8000b20 <__aeabi_fsub>
 800ef6e:	4601      	mov	r1, r0
 800ef70:	4620      	mov	r0, r4
 800ef72:	f7f1 fdd5 	bl	8000b20 <__aeabi_fsub>
 800ef76:	4601      	mov	r1, r0
 800ef78:	480f      	ldr	r0, [pc, #60]	; (800efb8 <__ieee754_asinf+0x284>)
 800ef7a:	e7b9      	b.n	800eef0 <__ieee754_asinf+0x1bc>
 800ef7c:	3fc90fdb 	.word	0x3fc90fdb
 800ef80:	b33bbd2e 	.word	0xb33bbd2e
 800ef84:	7149f2ca 	.word	0x7149f2ca
 800ef88:	3811ef08 	.word	0x3811ef08
 800ef8c:	3a4f7f04 	.word	0x3a4f7f04
 800ef90:	3d241146 	.word	0x3d241146
 800ef94:	3e4e0aa8 	.word	0x3e4e0aa8
 800ef98:	3ea6b090 	.word	0x3ea6b090
 800ef9c:	3e2aaaab 	.word	0x3e2aaaab
 800efa0:	3d9dc62e 	.word	0x3d9dc62e
 800efa4:	3f303361 	.word	0x3f303361
 800efa8:	4001572d 	.word	0x4001572d
 800efac:	4019d139 	.word	0x4019d139
 800efb0:	3f799999 	.word	0x3f799999
 800efb4:	333bbd2e 	.word	0x333bbd2e
 800efb8:	3f490fdb 	.word	0x3f490fdb

0800efbc <__ieee754_atan2f>:
 800efbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efbe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800efc2:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800efc6:	4603      	mov	r3, r0
 800efc8:	dc05      	bgt.n	800efd6 <__ieee754_atan2f+0x1a>
 800efca:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800efce:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800efd2:	4607      	mov	r7, r0
 800efd4:	dd04      	ble.n	800efe0 <__ieee754_atan2f+0x24>
 800efd6:	4618      	mov	r0, r3
 800efd8:	f7f1 fda4 	bl	8000b24 <__addsf3>
 800efdc:	4603      	mov	r3, r0
 800efde:	e011      	b.n	800f004 <__ieee754_atan2f+0x48>
 800efe0:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800efe4:	d103      	bne.n	800efee <__ieee754_atan2f+0x32>
 800efe6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800efea:	f7fe be79 	b.w	800dce0 <atanf>
 800efee:	178c      	asrs	r4, r1, #30
 800eff0:	f004 0402 	and.w	r4, r4, #2
 800eff4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800eff8:	b932      	cbnz	r2, 800f008 <__ieee754_atan2f+0x4c>
 800effa:	2c02      	cmp	r4, #2
 800effc:	d04c      	beq.n	800f098 <__ieee754_atan2f+0xdc>
 800effe:	2c03      	cmp	r4, #3
 800f000:	d100      	bne.n	800f004 <__ieee754_atan2f+0x48>
 800f002:	4b29      	ldr	r3, [pc, #164]	; (800f0a8 <__ieee754_atan2f+0xec>)
 800f004:	4618      	mov	r0, r3
 800f006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f008:	b91e      	cbnz	r6, 800f012 <__ieee754_atan2f+0x56>
 800f00a:	2f00      	cmp	r7, #0
 800f00c:	da4a      	bge.n	800f0a4 <__ieee754_atan2f+0xe8>
 800f00e:	4b27      	ldr	r3, [pc, #156]	; (800f0ac <__ieee754_atan2f+0xf0>)
 800f010:	e7f8      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f012:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800f016:	d10e      	bne.n	800f036 <__ieee754_atan2f+0x7a>
 800f018:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f01c:	f104 34ff 	add.w	r4, r4, #4294967295
 800f020:	d105      	bne.n	800f02e <__ieee754_atan2f+0x72>
 800f022:	2c02      	cmp	r4, #2
 800f024:	d83a      	bhi.n	800f09c <__ieee754_atan2f+0xe0>
 800f026:	4b22      	ldr	r3, [pc, #136]	; (800f0b0 <__ieee754_atan2f+0xf4>)
 800f028:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f02c:	e7ea      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f02e:	2c02      	cmp	r4, #2
 800f030:	d836      	bhi.n	800f0a0 <__ieee754_atan2f+0xe4>
 800f032:	4b20      	ldr	r3, [pc, #128]	; (800f0b4 <__ieee754_atan2f+0xf8>)
 800f034:	e7f8      	b.n	800f028 <__ieee754_atan2f+0x6c>
 800f036:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f03a:	d0e6      	beq.n	800f00a <__ieee754_atan2f+0x4e>
 800f03c:	1b92      	subs	r2, r2, r6
 800f03e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 800f042:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800f046:	da17      	bge.n	800f078 <__ieee754_atan2f+0xbc>
 800f048:	2900      	cmp	r1, #0
 800f04a:	da01      	bge.n	800f050 <__ieee754_atan2f+0x94>
 800f04c:	303c      	adds	r0, #60	; 0x3c
 800f04e:	db15      	blt.n	800f07c <__ieee754_atan2f+0xc0>
 800f050:	4618      	mov	r0, r3
 800f052:	f7f1 ff23 	bl	8000e9c <__aeabi_fdiv>
 800f056:	f7fe ff83 	bl	800df60 <fabsf>
 800f05a:	f7fe fe41 	bl	800dce0 <atanf>
 800f05e:	4603      	mov	r3, r0
 800f060:	2c01      	cmp	r4, #1
 800f062:	d00d      	beq.n	800f080 <__ieee754_atan2f+0xc4>
 800f064:	2c02      	cmp	r4, #2
 800f066:	d00e      	beq.n	800f086 <__ieee754_atan2f+0xca>
 800f068:	2c00      	cmp	r4, #0
 800f06a:	d0cb      	beq.n	800f004 <__ieee754_atan2f+0x48>
 800f06c:	4912      	ldr	r1, [pc, #72]	; (800f0b8 <__ieee754_atan2f+0xfc>)
 800f06e:	4618      	mov	r0, r3
 800f070:	f7f1 fd58 	bl	8000b24 <__addsf3>
 800f074:	4911      	ldr	r1, [pc, #68]	; (800f0bc <__ieee754_atan2f+0x100>)
 800f076:	e00c      	b.n	800f092 <__ieee754_atan2f+0xd6>
 800f078:	4b11      	ldr	r3, [pc, #68]	; (800f0c0 <__ieee754_atan2f+0x104>)
 800f07a:	e7f1      	b.n	800f060 <__ieee754_atan2f+0xa4>
 800f07c:	2300      	movs	r3, #0
 800f07e:	e7ef      	b.n	800f060 <__ieee754_atan2f+0xa4>
 800f080:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f084:	e7be      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f086:	490c      	ldr	r1, [pc, #48]	; (800f0b8 <__ieee754_atan2f+0xfc>)
 800f088:	4618      	mov	r0, r3
 800f08a:	f7f1 fd4b 	bl	8000b24 <__addsf3>
 800f08e:	4601      	mov	r1, r0
 800f090:	480a      	ldr	r0, [pc, #40]	; (800f0bc <__ieee754_atan2f+0x100>)
 800f092:	f7f1 fd45 	bl	8000b20 <__aeabi_fsub>
 800f096:	e7a1      	b.n	800efdc <__ieee754_atan2f+0x20>
 800f098:	4b08      	ldr	r3, [pc, #32]	; (800f0bc <__ieee754_atan2f+0x100>)
 800f09a:	e7b3      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f09c:	4b09      	ldr	r3, [pc, #36]	; (800f0c4 <__ieee754_atan2f+0x108>)
 800f09e:	e7b1      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	e7af      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f0a4:	4b06      	ldr	r3, [pc, #24]	; (800f0c0 <__ieee754_atan2f+0x104>)
 800f0a6:	e7ad      	b.n	800f004 <__ieee754_atan2f+0x48>
 800f0a8:	c0490fdb 	.word	0xc0490fdb
 800f0ac:	bfc90fdb 	.word	0xbfc90fdb
 800f0b0:	08011b10 	.word	0x08011b10
 800f0b4:	08011b1c 	.word	0x08011b1c
 800f0b8:	33bbbd2e 	.word	0x33bbbd2e
 800f0bc:	40490fdb 	.word	0x40490fdb
 800f0c0:	3fc90fdb 	.word	0x3fc90fdb
 800f0c4:	3f490fdb 	.word	0x3f490fdb

0800f0c8 <__ieee754_rem_pio2f>:
 800f0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0cc:	4aa0      	ldr	r2, [pc, #640]	; (800f350 <__ieee754_rem_pio2f+0x288>)
 800f0ce:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800f0d2:	4296      	cmp	r6, r2
 800f0d4:	460c      	mov	r4, r1
 800f0d6:	4682      	mov	sl, r0
 800f0d8:	b087      	sub	sp, #28
 800f0da:	dc04      	bgt.n	800f0e6 <__ieee754_rem_pio2f+0x1e>
 800f0dc:	2300      	movs	r3, #0
 800f0de:	6008      	str	r0, [r1, #0]
 800f0e0:	604b      	str	r3, [r1, #4]
 800f0e2:	2500      	movs	r5, #0
 800f0e4:	e01a      	b.n	800f11c <__ieee754_rem_pio2f+0x54>
 800f0e6:	4a9b      	ldr	r2, [pc, #620]	; (800f354 <__ieee754_rem_pio2f+0x28c>)
 800f0e8:	4296      	cmp	r6, r2
 800f0ea:	dc4b      	bgt.n	800f184 <__ieee754_rem_pio2f+0xbc>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	499a      	ldr	r1, [pc, #616]	; (800f358 <__ieee754_rem_pio2f+0x290>)
 800f0f0:	4f9a      	ldr	r7, [pc, #616]	; (800f35c <__ieee754_rem_pio2f+0x294>)
 800f0f2:	f026 060f 	bic.w	r6, r6, #15
 800f0f6:	dd23      	ble.n	800f140 <__ieee754_rem_pio2f+0x78>
 800f0f8:	f7f1 fd12 	bl	8000b20 <__aeabi_fsub>
 800f0fc:	42be      	cmp	r6, r7
 800f0fe:	4605      	mov	r5, r0
 800f100:	d010      	beq.n	800f124 <__ieee754_rem_pio2f+0x5c>
 800f102:	4997      	ldr	r1, [pc, #604]	; (800f360 <__ieee754_rem_pio2f+0x298>)
 800f104:	f7f1 fd0c 	bl	8000b20 <__aeabi_fsub>
 800f108:	4601      	mov	r1, r0
 800f10a:	6020      	str	r0, [r4, #0]
 800f10c:	4628      	mov	r0, r5
 800f10e:	f7f1 fd07 	bl	8000b20 <__aeabi_fsub>
 800f112:	4993      	ldr	r1, [pc, #588]	; (800f360 <__ieee754_rem_pio2f+0x298>)
 800f114:	f7f1 fd04 	bl	8000b20 <__aeabi_fsub>
 800f118:	2501      	movs	r5, #1
 800f11a:	6060      	str	r0, [r4, #4]
 800f11c:	4628      	mov	r0, r5
 800f11e:	b007      	add	sp, #28
 800f120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f124:	498f      	ldr	r1, [pc, #572]	; (800f364 <__ieee754_rem_pio2f+0x29c>)
 800f126:	f7f1 fcfb 	bl	8000b20 <__aeabi_fsub>
 800f12a:	498f      	ldr	r1, [pc, #572]	; (800f368 <__ieee754_rem_pio2f+0x2a0>)
 800f12c:	4605      	mov	r5, r0
 800f12e:	f7f1 fcf7 	bl	8000b20 <__aeabi_fsub>
 800f132:	4601      	mov	r1, r0
 800f134:	6020      	str	r0, [r4, #0]
 800f136:	4628      	mov	r0, r5
 800f138:	f7f1 fcf2 	bl	8000b20 <__aeabi_fsub>
 800f13c:	498a      	ldr	r1, [pc, #552]	; (800f368 <__ieee754_rem_pio2f+0x2a0>)
 800f13e:	e7e9      	b.n	800f114 <__ieee754_rem_pio2f+0x4c>
 800f140:	f7f1 fcf0 	bl	8000b24 <__addsf3>
 800f144:	42be      	cmp	r6, r7
 800f146:	4605      	mov	r5, r0
 800f148:	d00e      	beq.n	800f168 <__ieee754_rem_pio2f+0xa0>
 800f14a:	4985      	ldr	r1, [pc, #532]	; (800f360 <__ieee754_rem_pio2f+0x298>)
 800f14c:	f7f1 fcea 	bl	8000b24 <__addsf3>
 800f150:	4601      	mov	r1, r0
 800f152:	6020      	str	r0, [r4, #0]
 800f154:	4628      	mov	r0, r5
 800f156:	f7f1 fce3 	bl	8000b20 <__aeabi_fsub>
 800f15a:	4981      	ldr	r1, [pc, #516]	; (800f360 <__ieee754_rem_pio2f+0x298>)
 800f15c:	f7f1 fce2 	bl	8000b24 <__addsf3>
 800f160:	f04f 35ff 	mov.w	r5, #4294967295
 800f164:	6060      	str	r0, [r4, #4]
 800f166:	e7d9      	b.n	800f11c <__ieee754_rem_pio2f+0x54>
 800f168:	497e      	ldr	r1, [pc, #504]	; (800f364 <__ieee754_rem_pio2f+0x29c>)
 800f16a:	f7f1 fcdb 	bl	8000b24 <__addsf3>
 800f16e:	497e      	ldr	r1, [pc, #504]	; (800f368 <__ieee754_rem_pio2f+0x2a0>)
 800f170:	4605      	mov	r5, r0
 800f172:	f7f1 fcd7 	bl	8000b24 <__addsf3>
 800f176:	4601      	mov	r1, r0
 800f178:	6020      	str	r0, [r4, #0]
 800f17a:	4628      	mov	r0, r5
 800f17c:	f7f1 fcd0 	bl	8000b20 <__aeabi_fsub>
 800f180:	4979      	ldr	r1, [pc, #484]	; (800f368 <__ieee754_rem_pio2f+0x2a0>)
 800f182:	e7eb      	b.n	800f15c <__ieee754_rem_pio2f+0x94>
 800f184:	4a79      	ldr	r2, [pc, #484]	; (800f36c <__ieee754_rem_pio2f+0x2a4>)
 800f186:	4296      	cmp	r6, r2
 800f188:	f300 8091 	bgt.w	800f2ae <__ieee754_rem_pio2f+0x1e6>
 800f18c:	f7fe fee8 	bl	800df60 <fabsf>
 800f190:	4977      	ldr	r1, [pc, #476]	; (800f370 <__ieee754_rem_pio2f+0x2a8>)
 800f192:	4607      	mov	r7, r0
 800f194:	f7f1 fdce 	bl	8000d34 <__aeabi_fmul>
 800f198:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800f19c:	f7f1 fcc2 	bl	8000b24 <__addsf3>
 800f1a0:	f7f1 ffa4 	bl	80010ec <__aeabi_f2iz>
 800f1a4:	4605      	mov	r5, r0
 800f1a6:	f7f1 fd71 	bl	8000c8c <__aeabi_i2f>
 800f1aa:	496b      	ldr	r1, [pc, #428]	; (800f358 <__ieee754_rem_pio2f+0x290>)
 800f1ac:	4681      	mov	r9, r0
 800f1ae:	f7f1 fdc1 	bl	8000d34 <__aeabi_fmul>
 800f1b2:	4601      	mov	r1, r0
 800f1b4:	4638      	mov	r0, r7
 800f1b6:	f7f1 fcb3 	bl	8000b20 <__aeabi_fsub>
 800f1ba:	4969      	ldr	r1, [pc, #420]	; (800f360 <__ieee754_rem_pio2f+0x298>)
 800f1bc:	4680      	mov	r8, r0
 800f1be:	4648      	mov	r0, r9
 800f1c0:	f7f1 fdb8 	bl	8000d34 <__aeabi_fmul>
 800f1c4:	2d1f      	cmp	r5, #31
 800f1c6:	4607      	mov	r7, r0
 800f1c8:	dc0c      	bgt.n	800f1e4 <__ieee754_rem_pio2f+0x11c>
 800f1ca:	4a6a      	ldr	r2, [pc, #424]	; (800f374 <__ieee754_rem_pio2f+0x2ac>)
 800f1cc:	1e69      	subs	r1, r5, #1
 800f1ce:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800f1d2:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800f1d6:	4293      	cmp	r3, r2
 800f1d8:	d004      	beq.n	800f1e4 <__ieee754_rem_pio2f+0x11c>
 800f1da:	4639      	mov	r1, r7
 800f1dc:	4640      	mov	r0, r8
 800f1de:	f7f1 fc9f 	bl	8000b20 <__aeabi_fsub>
 800f1e2:	e00b      	b.n	800f1fc <__ieee754_rem_pio2f+0x134>
 800f1e4:	4639      	mov	r1, r7
 800f1e6:	4640      	mov	r0, r8
 800f1e8:	f7f1 fc9a 	bl	8000b20 <__aeabi_fsub>
 800f1ec:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800f1f0:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800f1f4:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800f1f8:	2e08      	cmp	r6, #8
 800f1fa:	dc01      	bgt.n	800f200 <__ieee754_rem_pio2f+0x138>
 800f1fc:	6020      	str	r0, [r4, #0]
 800f1fe:	e026      	b.n	800f24e <__ieee754_rem_pio2f+0x186>
 800f200:	4958      	ldr	r1, [pc, #352]	; (800f364 <__ieee754_rem_pio2f+0x29c>)
 800f202:	4648      	mov	r0, r9
 800f204:	f7f1 fd96 	bl	8000d34 <__aeabi_fmul>
 800f208:	4607      	mov	r7, r0
 800f20a:	4601      	mov	r1, r0
 800f20c:	4640      	mov	r0, r8
 800f20e:	f7f1 fc87 	bl	8000b20 <__aeabi_fsub>
 800f212:	4601      	mov	r1, r0
 800f214:	4606      	mov	r6, r0
 800f216:	4640      	mov	r0, r8
 800f218:	f7f1 fc82 	bl	8000b20 <__aeabi_fsub>
 800f21c:	4639      	mov	r1, r7
 800f21e:	f7f1 fc7f 	bl	8000b20 <__aeabi_fsub>
 800f222:	4607      	mov	r7, r0
 800f224:	4950      	ldr	r1, [pc, #320]	; (800f368 <__ieee754_rem_pio2f+0x2a0>)
 800f226:	4648      	mov	r0, r9
 800f228:	f7f1 fd84 	bl	8000d34 <__aeabi_fmul>
 800f22c:	4639      	mov	r1, r7
 800f22e:	f7f1 fc77 	bl	8000b20 <__aeabi_fsub>
 800f232:	4601      	mov	r1, r0
 800f234:	4607      	mov	r7, r0
 800f236:	4630      	mov	r0, r6
 800f238:	f7f1 fc72 	bl	8000b20 <__aeabi_fsub>
 800f23c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800f240:	ebab 0b03 	sub.w	fp, fp, r3
 800f244:	f1bb 0f19 	cmp.w	fp, #25
 800f248:	dc16      	bgt.n	800f278 <__ieee754_rem_pio2f+0x1b0>
 800f24a:	46b0      	mov	r8, r6
 800f24c:	6020      	str	r0, [r4, #0]
 800f24e:	6826      	ldr	r6, [r4, #0]
 800f250:	4640      	mov	r0, r8
 800f252:	4631      	mov	r1, r6
 800f254:	f7f1 fc64 	bl	8000b20 <__aeabi_fsub>
 800f258:	4639      	mov	r1, r7
 800f25a:	f7f1 fc61 	bl	8000b20 <__aeabi_fsub>
 800f25e:	f1ba 0f00 	cmp.w	sl, #0
 800f262:	6060      	str	r0, [r4, #4]
 800f264:	f6bf af5a 	bge.w	800f11c <__ieee754_rem_pio2f+0x54>
 800f268:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800f26c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800f270:	6026      	str	r6, [r4, #0]
 800f272:	6060      	str	r0, [r4, #4]
 800f274:	426d      	negs	r5, r5
 800f276:	e751      	b.n	800f11c <__ieee754_rem_pio2f+0x54>
 800f278:	493f      	ldr	r1, [pc, #252]	; (800f378 <__ieee754_rem_pio2f+0x2b0>)
 800f27a:	4648      	mov	r0, r9
 800f27c:	f7f1 fd5a 	bl	8000d34 <__aeabi_fmul>
 800f280:	4607      	mov	r7, r0
 800f282:	4601      	mov	r1, r0
 800f284:	4630      	mov	r0, r6
 800f286:	f7f1 fc4b 	bl	8000b20 <__aeabi_fsub>
 800f28a:	4601      	mov	r1, r0
 800f28c:	4680      	mov	r8, r0
 800f28e:	4630      	mov	r0, r6
 800f290:	f7f1 fc46 	bl	8000b20 <__aeabi_fsub>
 800f294:	4639      	mov	r1, r7
 800f296:	f7f1 fc43 	bl	8000b20 <__aeabi_fsub>
 800f29a:	4606      	mov	r6, r0
 800f29c:	4937      	ldr	r1, [pc, #220]	; (800f37c <__ieee754_rem_pio2f+0x2b4>)
 800f29e:	4648      	mov	r0, r9
 800f2a0:	f7f1 fd48 	bl	8000d34 <__aeabi_fmul>
 800f2a4:	4631      	mov	r1, r6
 800f2a6:	f7f1 fc3b 	bl	8000b20 <__aeabi_fsub>
 800f2aa:	4607      	mov	r7, r0
 800f2ac:	e795      	b.n	800f1da <__ieee754_rem_pio2f+0x112>
 800f2ae:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800f2b2:	db05      	blt.n	800f2c0 <__ieee754_rem_pio2f+0x1f8>
 800f2b4:	4601      	mov	r1, r0
 800f2b6:	f7f1 fc33 	bl	8000b20 <__aeabi_fsub>
 800f2ba:	6060      	str	r0, [r4, #4]
 800f2bc:	6020      	str	r0, [r4, #0]
 800f2be:	e710      	b.n	800f0e2 <__ieee754_rem_pio2f+0x1a>
 800f2c0:	15f7      	asrs	r7, r6, #23
 800f2c2:	3f86      	subs	r7, #134	; 0x86
 800f2c4:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800f2c8:	4630      	mov	r0, r6
 800f2ca:	f7f1 ff0f 	bl	80010ec <__aeabi_f2iz>
 800f2ce:	f7f1 fcdd 	bl	8000c8c <__aeabi_i2f>
 800f2d2:	4601      	mov	r1, r0
 800f2d4:	9003      	str	r0, [sp, #12]
 800f2d6:	4630      	mov	r0, r6
 800f2d8:	f7f1 fc22 	bl	8000b20 <__aeabi_fsub>
 800f2dc:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800f2e0:	f7f1 fd28 	bl	8000d34 <__aeabi_fmul>
 800f2e4:	4606      	mov	r6, r0
 800f2e6:	f7f1 ff01 	bl	80010ec <__aeabi_f2iz>
 800f2ea:	f7f1 fccf 	bl	8000c8c <__aeabi_i2f>
 800f2ee:	4601      	mov	r1, r0
 800f2f0:	9004      	str	r0, [sp, #16]
 800f2f2:	4605      	mov	r5, r0
 800f2f4:	4630      	mov	r0, r6
 800f2f6:	f7f1 fc13 	bl	8000b20 <__aeabi_fsub>
 800f2fa:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800f2fe:	f7f1 fd19 	bl	8000d34 <__aeabi_fmul>
 800f302:	2100      	movs	r1, #0
 800f304:	9005      	str	r0, [sp, #20]
 800f306:	f7f1 fea9 	bl	800105c <__aeabi_fcmpeq>
 800f30a:	b1f0      	cbz	r0, 800f34a <__ieee754_rem_pio2f+0x282>
 800f30c:	2100      	movs	r1, #0
 800f30e:	4628      	mov	r0, r5
 800f310:	f7f1 fea4 	bl	800105c <__aeabi_fcmpeq>
 800f314:	2800      	cmp	r0, #0
 800f316:	bf14      	ite	ne
 800f318:	2301      	movne	r3, #1
 800f31a:	2302      	moveq	r3, #2
 800f31c:	4a18      	ldr	r2, [pc, #96]	; (800f380 <__ieee754_rem_pio2f+0x2b8>)
 800f31e:	4621      	mov	r1, r4
 800f320:	9201      	str	r2, [sp, #4]
 800f322:	2202      	movs	r2, #2
 800f324:	a803      	add	r0, sp, #12
 800f326:	9200      	str	r2, [sp, #0]
 800f328:	463a      	mov	r2, r7
 800f32a:	f000 f8fd 	bl	800f528 <__kernel_rem_pio2f>
 800f32e:	f1ba 0f00 	cmp.w	sl, #0
 800f332:	4605      	mov	r5, r0
 800f334:	f6bf aef2 	bge.w	800f11c <__ieee754_rem_pio2f+0x54>
 800f338:	6823      	ldr	r3, [r4, #0]
 800f33a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f33e:	6023      	str	r3, [r4, #0]
 800f340:	6863      	ldr	r3, [r4, #4]
 800f342:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f346:	6063      	str	r3, [r4, #4]
 800f348:	e794      	b.n	800f274 <__ieee754_rem_pio2f+0x1ac>
 800f34a:	2303      	movs	r3, #3
 800f34c:	e7e6      	b.n	800f31c <__ieee754_rem_pio2f+0x254>
 800f34e:	bf00      	nop
 800f350:	3f490fd8 	.word	0x3f490fd8
 800f354:	4016cbe3 	.word	0x4016cbe3
 800f358:	3fc90f80 	.word	0x3fc90f80
 800f35c:	3fc90fd0 	.word	0x3fc90fd0
 800f360:	37354443 	.word	0x37354443
 800f364:	37354400 	.word	0x37354400
 800f368:	2e85a308 	.word	0x2e85a308
 800f36c:	43490f80 	.word	0x43490f80
 800f370:	3f22f984 	.word	0x3f22f984
 800f374:	08011b28 	.word	0x08011b28
 800f378:	2e85a300 	.word	0x2e85a300
 800f37c:	248d3132 	.word	0x248d3132
 800f380:	08011ba8 	.word	0x08011ba8

0800f384 <__ieee754_sqrtf>:
 800f384:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800f388:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f38c:	b570      	push	{r4, r5, r6, lr}
 800f38e:	4603      	mov	r3, r0
 800f390:	4604      	mov	r4, r0
 800f392:	d309      	bcc.n	800f3a8 <__ieee754_sqrtf+0x24>
 800f394:	4601      	mov	r1, r0
 800f396:	f7f1 fccd 	bl	8000d34 <__aeabi_fmul>
 800f39a:	4601      	mov	r1, r0
 800f39c:	4620      	mov	r0, r4
 800f39e:	f7f1 fbc1 	bl	8000b24 <__addsf3>
 800f3a2:	4604      	mov	r4, r0
 800f3a4:	4620      	mov	r0, r4
 800f3a6:	bd70      	pop	{r4, r5, r6, pc}
 800f3a8:	2a00      	cmp	r2, #0
 800f3aa:	d0fb      	beq.n	800f3a4 <__ieee754_sqrtf+0x20>
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	da06      	bge.n	800f3be <__ieee754_sqrtf+0x3a>
 800f3b0:	4601      	mov	r1, r0
 800f3b2:	f7f1 fbb5 	bl	8000b20 <__aeabi_fsub>
 800f3b6:	4601      	mov	r1, r0
 800f3b8:	f7f1 fd70 	bl	8000e9c <__aeabi_fdiv>
 800f3bc:	e7f1      	b.n	800f3a2 <__ieee754_sqrtf+0x1e>
 800f3be:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800f3c2:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800f3c6:	d029      	beq.n	800f41c <__ieee754_sqrtf+0x98>
 800f3c8:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800f3cc:	07cb      	lsls	r3, r1, #31
 800f3ce:	f04f 0300 	mov.w	r3, #0
 800f3d2:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800f3d6:	f04f 0419 	mov.w	r4, #25
 800f3da:	461e      	mov	r6, r3
 800f3dc:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800f3e0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800f3e4:	bf58      	it	pl
 800f3e6:	0052      	lslpl	r2, r2, #1
 800f3e8:	1040      	asrs	r0, r0, #1
 800f3ea:	0052      	lsls	r2, r2, #1
 800f3ec:	1875      	adds	r5, r6, r1
 800f3ee:	4295      	cmp	r5, r2
 800f3f0:	bfde      	ittt	le
 800f3f2:	186e      	addle	r6, r5, r1
 800f3f4:	1b52      	suble	r2, r2, r5
 800f3f6:	185b      	addle	r3, r3, r1
 800f3f8:	3c01      	subs	r4, #1
 800f3fa:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800f3fe:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f402:	d1f3      	bne.n	800f3ec <__ieee754_sqrtf+0x68>
 800f404:	b112      	cbz	r2, 800f40c <__ieee754_sqrtf+0x88>
 800f406:	3301      	adds	r3, #1
 800f408:	f023 0301 	bic.w	r3, r3, #1
 800f40c:	105c      	asrs	r4, r3, #1
 800f40e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800f412:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800f416:	e7c5      	b.n	800f3a4 <__ieee754_sqrtf+0x20>
 800f418:	005b      	lsls	r3, r3, #1
 800f41a:	3201      	adds	r2, #1
 800f41c:	0218      	lsls	r0, r3, #8
 800f41e:	d5fb      	bpl.n	800f418 <__ieee754_sqrtf+0x94>
 800f420:	3a01      	subs	r2, #1
 800f422:	1a89      	subs	r1, r1, r2
 800f424:	e7d0      	b.n	800f3c8 <__ieee754_sqrtf+0x44>
	...

0800f428 <__kernel_cosf>:
 800f428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f42c:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800f430:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800f434:	4606      	mov	r6, r0
 800f436:	4688      	mov	r8, r1
 800f438:	da03      	bge.n	800f442 <__kernel_cosf+0x1a>
 800f43a:	f7f1 fe57 	bl	80010ec <__aeabi_f2iz>
 800f43e:	2800      	cmp	r0, #0
 800f440:	d05c      	beq.n	800f4fc <__kernel_cosf+0xd4>
 800f442:	4631      	mov	r1, r6
 800f444:	4630      	mov	r0, r6
 800f446:	f7f1 fc75 	bl	8000d34 <__aeabi_fmul>
 800f44a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800f44e:	4605      	mov	r5, r0
 800f450:	f7f1 fc70 	bl	8000d34 <__aeabi_fmul>
 800f454:	492b      	ldr	r1, [pc, #172]	; (800f504 <__kernel_cosf+0xdc>)
 800f456:	4607      	mov	r7, r0
 800f458:	4628      	mov	r0, r5
 800f45a:	f7f1 fc6b 	bl	8000d34 <__aeabi_fmul>
 800f45e:	492a      	ldr	r1, [pc, #168]	; (800f508 <__kernel_cosf+0xe0>)
 800f460:	f7f1 fb60 	bl	8000b24 <__addsf3>
 800f464:	4629      	mov	r1, r5
 800f466:	f7f1 fc65 	bl	8000d34 <__aeabi_fmul>
 800f46a:	4928      	ldr	r1, [pc, #160]	; (800f50c <__kernel_cosf+0xe4>)
 800f46c:	f7f1 fb58 	bl	8000b20 <__aeabi_fsub>
 800f470:	4629      	mov	r1, r5
 800f472:	f7f1 fc5f 	bl	8000d34 <__aeabi_fmul>
 800f476:	4926      	ldr	r1, [pc, #152]	; (800f510 <__kernel_cosf+0xe8>)
 800f478:	f7f1 fb54 	bl	8000b24 <__addsf3>
 800f47c:	4629      	mov	r1, r5
 800f47e:	f7f1 fc59 	bl	8000d34 <__aeabi_fmul>
 800f482:	4924      	ldr	r1, [pc, #144]	; (800f514 <__kernel_cosf+0xec>)
 800f484:	f7f1 fb4c 	bl	8000b20 <__aeabi_fsub>
 800f488:	4629      	mov	r1, r5
 800f48a:	f7f1 fc53 	bl	8000d34 <__aeabi_fmul>
 800f48e:	4922      	ldr	r1, [pc, #136]	; (800f518 <__kernel_cosf+0xf0>)
 800f490:	f7f1 fb48 	bl	8000b24 <__addsf3>
 800f494:	4629      	mov	r1, r5
 800f496:	f7f1 fc4d 	bl	8000d34 <__aeabi_fmul>
 800f49a:	4629      	mov	r1, r5
 800f49c:	f7f1 fc4a 	bl	8000d34 <__aeabi_fmul>
 800f4a0:	4641      	mov	r1, r8
 800f4a2:	4605      	mov	r5, r0
 800f4a4:	4630      	mov	r0, r6
 800f4a6:	f7f1 fc45 	bl	8000d34 <__aeabi_fmul>
 800f4aa:	4601      	mov	r1, r0
 800f4ac:	4628      	mov	r0, r5
 800f4ae:	f7f1 fb37 	bl	8000b20 <__aeabi_fsub>
 800f4b2:	4b1a      	ldr	r3, [pc, #104]	; (800f51c <__kernel_cosf+0xf4>)
 800f4b4:	4605      	mov	r5, r0
 800f4b6:	429c      	cmp	r4, r3
 800f4b8:	dc0a      	bgt.n	800f4d0 <__kernel_cosf+0xa8>
 800f4ba:	4601      	mov	r1, r0
 800f4bc:	4638      	mov	r0, r7
 800f4be:	f7f1 fb2f 	bl	8000b20 <__aeabi_fsub>
 800f4c2:	4601      	mov	r1, r0
 800f4c4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f4c8:	f7f1 fb2a 	bl	8000b20 <__aeabi_fsub>
 800f4cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d0:	4b13      	ldr	r3, [pc, #76]	; (800f520 <__kernel_cosf+0xf8>)
 800f4d2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f4d6:	429c      	cmp	r4, r3
 800f4d8:	bfcc      	ite	gt
 800f4da:	4c12      	ldrgt	r4, [pc, #72]	; (800f524 <__kernel_cosf+0xfc>)
 800f4dc:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800f4e0:	4621      	mov	r1, r4
 800f4e2:	f7f1 fb1d 	bl	8000b20 <__aeabi_fsub>
 800f4e6:	4621      	mov	r1, r4
 800f4e8:	4606      	mov	r6, r0
 800f4ea:	4638      	mov	r0, r7
 800f4ec:	f7f1 fb18 	bl	8000b20 <__aeabi_fsub>
 800f4f0:	4629      	mov	r1, r5
 800f4f2:	f7f1 fb15 	bl	8000b20 <__aeabi_fsub>
 800f4f6:	4601      	mov	r1, r0
 800f4f8:	4630      	mov	r0, r6
 800f4fa:	e7e5      	b.n	800f4c8 <__kernel_cosf+0xa0>
 800f4fc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f500:	e7e4      	b.n	800f4cc <__kernel_cosf+0xa4>
 800f502:	bf00      	nop
 800f504:	ad47d74e 	.word	0xad47d74e
 800f508:	310f74f6 	.word	0x310f74f6
 800f50c:	3493f27c 	.word	0x3493f27c
 800f510:	37d00d01 	.word	0x37d00d01
 800f514:	3ab60b61 	.word	0x3ab60b61
 800f518:	3d2aaaab 	.word	0x3d2aaaab
 800f51c:	3e999999 	.word	0x3e999999
 800f520:	3f480000 	.word	0x3f480000
 800f524:	3e900000 	.word	0x3e900000

0800f528 <__kernel_rem_pio2f>:
 800f528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f52c:	b0db      	sub	sp, #364	; 0x16c
 800f52e:	9202      	str	r2, [sp, #8]
 800f530:	9304      	str	r3, [sp, #16]
 800f532:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800f534:	4bc5      	ldr	r3, [pc, #788]	; (800f84c <__kernel_rem_pio2f+0x324>)
 800f536:	9005      	str	r0, [sp, #20]
 800f538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f53c:	9100      	str	r1, [sp, #0]
 800f53e:	9301      	str	r3, [sp, #4]
 800f540:	9b04      	ldr	r3, [sp, #16]
 800f542:	3b01      	subs	r3, #1
 800f544:	9303      	str	r3, [sp, #12]
 800f546:	9b02      	ldr	r3, [sp, #8]
 800f548:	1d1a      	adds	r2, r3, #4
 800f54a:	f2c0 809b 	blt.w	800f684 <__kernel_rem_pio2f+0x15c>
 800f54e:	1edc      	subs	r4, r3, #3
 800f550:	bf48      	it	mi
 800f552:	1d1c      	addmi	r4, r3, #4
 800f554:	10e4      	asrs	r4, r4, #3
 800f556:	2500      	movs	r5, #0
 800f558:	f04f 0a00 	mov.w	sl, #0
 800f55c:	1c67      	adds	r7, r4, #1
 800f55e:	00fb      	lsls	r3, r7, #3
 800f560:	9306      	str	r3, [sp, #24]
 800f562:	9b02      	ldr	r3, [sp, #8]
 800f564:	9a03      	ldr	r2, [sp, #12]
 800f566:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800f56a:	9b01      	ldr	r3, [sp, #4]
 800f56c:	1aa6      	subs	r6, r4, r2
 800f56e:	eb03 0802 	add.w	r8, r3, r2
 800f572:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800f574:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 800f578:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 800f57c:	4545      	cmp	r5, r8
 800f57e:	f340 8083 	ble.w	800f688 <__kernel_rem_pio2f+0x160>
 800f582:	f04f 0800 	mov.w	r8, #0
 800f586:	f04f 0b00 	mov.w	fp, #0
 800f58a:	9b04      	ldr	r3, [sp, #16]
 800f58c:	aa1e      	add	r2, sp, #120	; 0x78
 800f58e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f592:	ab46      	add	r3, sp, #280	; 0x118
 800f594:	9a01      	ldr	r2, [sp, #4]
 800f596:	4590      	cmp	r8, r2
 800f598:	f340 809c 	ble.w	800f6d4 <__kernel_rem_pio2f+0x1ac>
 800f59c:	4613      	mov	r3, r2
 800f59e:	aa0a      	add	r2, sp, #40	; 0x28
 800f5a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f5a4:	9308      	str	r3, [sp, #32]
 800f5a6:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800f5a8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800f5ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f5b0:	9307      	str	r3, [sp, #28]
 800f5b2:	ad0a      	add	r5, sp, #40	; 0x28
 800f5b4:	462e      	mov	r6, r5
 800f5b6:	46c3      	mov	fp, r8
 800f5b8:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800f5bc:	ab5a      	add	r3, sp, #360	; 0x168
 800f5be:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800f5c2:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800f5c6:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800f5ca:	f1bb 0f00 	cmp.w	fp, #0
 800f5ce:	f300 8086 	bgt.w	800f6de <__kernel_rem_pio2f+0x1b6>
 800f5d2:	4639      	mov	r1, r7
 800f5d4:	4620      	mov	r0, r4
 800f5d6:	f000 fc3b 	bl	800fe50 <scalbnf>
 800f5da:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800f5de:	4604      	mov	r4, r0
 800f5e0:	f7f1 fba8 	bl	8000d34 <__aeabi_fmul>
 800f5e4:	f000 fbee 	bl	800fdc4 <floorf>
 800f5e8:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800f5ec:	f7f1 fba2 	bl	8000d34 <__aeabi_fmul>
 800f5f0:	4601      	mov	r1, r0
 800f5f2:	4620      	mov	r0, r4
 800f5f4:	f7f1 fa94 	bl	8000b20 <__aeabi_fsub>
 800f5f8:	4604      	mov	r4, r0
 800f5fa:	f7f1 fd77 	bl	80010ec <__aeabi_f2iz>
 800f5fe:	4606      	mov	r6, r0
 800f600:	f7f1 fb44 	bl	8000c8c <__aeabi_i2f>
 800f604:	4601      	mov	r1, r0
 800f606:	4620      	mov	r0, r4
 800f608:	f7f1 fa8a 	bl	8000b20 <__aeabi_fsub>
 800f60c:	2f00      	cmp	r7, #0
 800f60e:	4681      	mov	r9, r0
 800f610:	f340 8084 	ble.w	800f71c <__kernel_rem_pio2f+0x1f4>
 800f614:	f108 32ff 	add.w	r2, r8, #4294967295
 800f618:	ab0a      	add	r3, sp, #40	; 0x28
 800f61a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800f61e:	f1c7 0108 	rsb	r1, r7, #8
 800f622:	fa44 f301 	asr.w	r3, r4, r1
 800f626:	441e      	add	r6, r3
 800f628:	408b      	lsls	r3, r1
 800f62a:	1ae4      	subs	r4, r4, r3
 800f62c:	f1c7 0007 	rsb	r0, r7, #7
 800f630:	ab0a      	add	r3, sp, #40	; 0x28
 800f632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f636:	4104      	asrs	r4, r0
 800f638:	2c00      	cmp	r4, #0
 800f63a:	dd7e      	ble.n	800f73a <__kernel_rem_pio2f+0x212>
 800f63c:	2200      	movs	r2, #0
 800f63e:	4692      	mov	sl, r2
 800f640:	3601      	adds	r6, #1
 800f642:	4590      	cmp	r8, r2
 800f644:	f300 80b0 	bgt.w	800f7a8 <__kernel_rem_pio2f+0x280>
 800f648:	2f00      	cmp	r7, #0
 800f64a:	dd05      	ble.n	800f658 <__kernel_rem_pio2f+0x130>
 800f64c:	2f01      	cmp	r7, #1
 800f64e:	f000 80bd 	beq.w	800f7cc <__kernel_rem_pio2f+0x2a4>
 800f652:	2f02      	cmp	r7, #2
 800f654:	f000 80c5 	beq.w	800f7e2 <__kernel_rem_pio2f+0x2ba>
 800f658:	2c02      	cmp	r4, #2
 800f65a:	d16e      	bne.n	800f73a <__kernel_rem_pio2f+0x212>
 800f65c:	4649      	mov	r1, r9
 800f65e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f662:	f7f1 fa5d 	bl	8000b20 <__aeabi_fsub>
 800f666:	4681      	mov	r9, r0
 800f668:	f1ba 0f00 	cmp.w	sl, #0
 800f66c:	d065      	beq.n	800f73a <__kernel_rem_pio2f+0x212>
 800f66e:	4639      	mov	r1, r7
 800f670:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f674:	f000 fbec 	bl	800fe50 <scalbnf>
 800f678:	4601      	mov	r1, r0
 800f67a:	4648      	mov	r0, r9
 800f67c:	f7f1 fa50 	bl	8000b20 <__aeabi_fsub>
 800f680:	4681      	mov	r9, r0
 800f682:	e05a      	b.n	800f73a <__kernel_rem_pio2f+0x212>
 800f684:	2400      	movs	r4, #0
 800f686:	e766      	b.n	800f556 <__kernel_rem_pio2f+0x2e>
 800f688:	42ee      	cmn	r6, r5
 800f68a:	d407      	bmi.n	800f69c <__kernel_rem_pio2f+0x174>
 800f68c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f690:	f7f1 fafc 	bl	8000c8c <__aeabi_i2f>
 800f694:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800f698:	3501      	adds	r5, #1
 800f69a:	e76f      	b.n	800f57c <__kernel_rem_pio2f+0x54>
 800f69c:	4650      	mov	r0, sl
 800f69e:	e7f9      	b.n	800f694 <__kernel_rem_pio2f+0x16c>
 800f6a0:	9b05      	ldr	r3, [sp, #20]
 800f6a2:	f8da 1000 	ldr.w	r1, [sl]
 800f6a6:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 800f6aa:	f7f1 fb43 	bl	8000d34 <__aeabi_fmul>
 800f6ae:	4601      	mov	r1, r0
 800f6b0:	4630      	mov	r0, r6
 800f6b2:	f7f1 fa37 	bl	8000b24 <__addsf3>
 800f6b6:	4606      	mov	r6, r0
 800f6b8:	f109 0901 	add.w	r9, r9, #1
 800f6bc:	ab46      	add	r3, sp, #280	; 0x118
 800f6be:	9a03      	ldr	r2, [sp, #12]
 800f6c0:	f1aa 0a04 	sub.w	sl, sl, #4
 800f6c4:	4591      	cmp	r9, r2
 800f6c6:	ddeb      	ble.n	800f6a0 <__kernel_rem_pio2f+0x178>
 800f6c8:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800f6cc:	3504      	adds	r5, #4
 800f6ce:	f108 0801 	add.w	r8, r8, #1
 800f6d2:	e75f      	b.n	800f594 <__kernel_rem_pio2f+0x6c>
 800f6d4:	46aa      	mov	sl, r5
 800f6d6:	465e      	mov	r6, fp
 800f6d8:	f04f 0900 	mov.w	r9, #0
 800f6dc:	e7ef      	b.n	800f6be <__kernel_rem_pio2f+0x196>
 800f6de:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800f6e2:	4620      	mov	r0, r4
 800f6e4:	f7f1 fb26 	bl	8000d34 <__aeabi_fmul>
 800f6e8:	f7f1 fd00 	bl	80010ec <__aeabi_f2iz>
 800f6ec:	f7f1 face 	bl	8000c8c <__aeabi_i2f>
 800f6f0:	4649      	mov	r1, r9
 800f6f2:	9009      	str	r0, [sp, #36]	; 0x24
 800f6f4:	f7f1 fb1e 	bl	8000d34 <__aeabi_fmul>
 800f6f8:	4601      	mov	r1, r0
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	f7f1 fa10 	bl	8000b20 <__aeabi_fsub>
 800f700:	f7f1 fcf4 	bl	80010ec <__aeabi_f2iz>
 800f704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f706:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f70a:	f846 0b04 	str.w	r0, [r6], #4
 800f70e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800f712:	4618      	mov	r0, r3
 800f714:	f7f1 fa06 	bl	8000b24 <__addsf3>
 800f718:	4604      	mov	r4, r0
 800f71a:	e756      	b.n	800f5ca <__kernel_rem_pio2f+0xa2>
 800f71c:	d106      	bne.n	800f72c <__kernel_rem_pio2f+0x204>
 800f71e:	f108 33ff 	add.w	r3, r8, #4294967295
 800f722:	aa0a      	add	r2, sp, #40	; 0x28
 800f724:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f728:	1224      	asrs	r4, r4, #8
 800f72a:	e785      	b.n	800f638 <__kernel_rem_pio2f+0x110>
 800f72c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800f730:	f7f1 fcb2 	bl	8001098 <__aeabi_fcmpge>
 800f734:	4604      	mov	r4, r0
 800f736:	2800      	cmp	r0, #0
 800f738:	d134      	bne.n	800f7a4 <__kernel_rem_pio2f+0x27c>
 800f73a:	2100      	movs	r1, #0
 800f73c:	4648      	mov	r0, r9
 800f73e:	f7f1 fc8d 	bl	800105c <__aeabi_fcmpeq>
 800f742:	2800      	cmp	r0, #0
 800f744:	f000 809a 	beq.w	800f87c <__kernel_rem_pio2f+0x354>
 800f748:	f108 35ff 	add.w	r5, r8, #4294967295
 800f74c:	462b      	mov	r3, r5
 800f74e:	2200      	movs	r2, #0
 800f750:	9901      	ldr	r1, [sp, #4]
 800f752:	428b      	cmp	r3, r1
 800f754:	da4d      	bge.n	800f7f2 <__kernel_rem_pio2f+0x2ca>
 800f756:	2a00      	cmp	r2, #0
 800f758:	d07c      	beq.n	800f854 <__kernel_rem_pio2f+0x32c>
 800f75a:	ab0a      	add	r3, sp, #40	; 0x28
 800f75c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f760:	3f08      	subs	r7, #8
 800f762:	2b00      	cmp	r3, #0
 800f764:	f000 8088 	beq.w	800f878 <__kernel_rem_pio2f+0x350>
 800f768:	4639      	mov	r1, r7
 800f76a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800f76e:	f000 fb6f 	bl	800fe50 <scalbnf>
 800f772:	46aa      	mov	sl, r5
 800f774:	4681      	mov	r9, r0
 800f776:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800f77a:	af46      	add	r7, sp, #280	; 0x118
 800f77c:	f1ba 0f00 	cmp.w	sl, #0
 800f780:	f280 80b1 	bge.w	800f8e6 <__kernel_rem_pio2f+0x3be>
 800f784:	46a9      	mov	r9, r5
 800f786:	f04f 0a00 	mov.w	sl, #0
 800f78a:	2200      	movs	r2, #0
 800f78c:	f1b9 0f00 	cmp.w	r9, #0
 800f790:	f2c0 80db 	blt.w	800f94a <__kernel_rem_pio2f+0x422>
 800f794:	a946      	add	r1, sp, #280	; 0x118
 800f796:	4617      	mov	r7, r2
 800f798:	f04f 0800 	mov.w	r8, #0
 800f79c:	4b2c      	ldr	r3, [pc, #176]	; (800f850 <__kernel_rem_pio2f+0x328>)
 800f79e:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 800f7a2:	e0c3      	b.n	800f92c <__kernel_rem_pio2f+0x404>
 800f7a4:	2402      	movs	r4, #2
 800f7a6:	e749      	b.n	800f63c <__kernel_rem_pio2f+0x114>
 800f7a8:	682b      	ldr	r3, [r5, #0]
 800f7aa:	f1ba 0f00 	cmp.w	sl, #0
 800f7ae:	d108      	bne.n	800f7c2 <__kernel_rem_pio2f+0x29a>
 800f7b0:	b11b      	cbz	r3, 800f7ba <__kernel_rem_pio2f+0x292>
 800f7b2:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800f7b6:	602b      	str	r3, [r5, #0]
 800f7b8:	2301      	movs	r3, #1
 800f7ba:	469a      	mov	sl, r3
 800f7bc:	3201      	adds	r2, #1
 800f7be:	3504      	adds	r5, #4
 800f7c0:	e73f      	b.n	800f642 <__kernel_rem_pio2f+0x11a>
 800f7c2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800f7c6:	602b      	str	r3, [r5, #0]
 800f7c8:	4653      	mov	r3, sl
 800f7ca:	e7f6      	b.n	800f7ba <__kernel_rem_pio2f+0x292>
 800f7cc:	f108 32ff 	add.w	r2, r8, #4294967295
 800f7d0:	ab0a      	add	r3, sp, #40	; 0x28
 800f7d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7da:	a90a      	add	r1, sp, #40	; 0x28
 800f7dc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f7e0:	e73a      	b.n	800f658 <__kernel_rem_pio2f+0x130>
 800f7e2:	f108 32ff 	add.w	r2, r8, #4294967295
 800f7e6:	ab0a      	add	r3, sp, #40	; 0x28
 800f7e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f7ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f7f0:	e7f3      	b.n	800f7da <__kernel_rem_pio2f+0x2b2>
 800f7f2:	a90a      	add	r1, sp, #40	; 0x28
 800f7f4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f7f8:	3b01      	subs	r3, #1
 800f7fa:	430a      	orrs	r2, r1
 800f7fc:	e7a8      	b.n	800f750 <__kernel_rem_pio2f+0x228>
 800f7fe:	3301      	adds	r3, #1
 800f800:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f804:	2900      	cmp	r1, #0
 800f806:	d0fa      	beq.n	800f7fe <__kernel_rem_pio2f+0x2d6>
 800f808:	9a04      	ldr	r2, [sp, #16]
 800f80a:	f108 0501 	add.w	r5, r8, #1
 800f80e:	eb08 0402 	add.w	r4, r8, r2
 800f812:	aa1e      	add	r2, sp, #120	; 0x78
 800f814:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800f818:	4498      	add	r8, r3
 800f81a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800f81e:	45a8      	cmp	r8, r5
 800f820:	f6ff aec7 	blt.w	800f5b2 <__kernel_rem_pio2f+0x8a>
 800f824:	9b07      	ldr	r3, [sp, #28]
 800f826:	46a3      	mov	fp, r4
 800f828:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f82c:	f7f1 fa2e 	bl	8000c8c <__aeabi_i2f>
 800f830:	f04f 0a00 	mov.w	sl, #0
 800f834:	2600      	movs	r6, #0
 800f836:	f84b 0b04 	str.w	r0, [fp], #4
 800f83a:	9b03      	ldr	r3, [sp, #12]
 800f83c:	459a      	cmp	sl, r3
 800f83e:	dd0c      	ble.n	800f85a <__kernel_rem_pio2f+0x332>
 800f840:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800f844:	465c      	mov	r4, fp
 800f846:	3501      	adds	r5, #1
 800f848:	e7e9      	b.n	800f81e <__kernel_rem_pio2f+0x2f6>
 800f84a:	bf00      	nop
 800f84c:	08011eec 	.word	0x08011eec
 800f850:	08011ec0 	.word	0x08011ec0
 800f854:	2301      	movs	r3, #1
 800f856:	9a08      	ldr	r2, [sp, #32]
 800f858:	e7d2      	b.n	800f800 <__kernel_rem_pio2f+0x2d8>
 800f85a:	9b05      	ldr	r3, [sp, #20]
 800f85c:	f854 0904 	ldr.w	r0, [r4], #-4
 800f860:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800f864:	f7f1 fa66 	bl	8000d34 <__aeabi_fmul>
 800f868:	4601      	mov	r1, r0
 800f86a:	4630      	mov	r0, r6
 800f86c:	f7f1 f95a 	bl	8000b24 <__addsf3>
 800f870:	f10a 0a01 	add.w	sl, sl, #1
 800f874:	4606      	mov	r6, r0
 800f876:	e7e0      	b.n	800f83a <__kernel_rem_pio2f+0x312>
 800f878:	3d01      	subs	r5, #1
 800f87a:	e76e      	b.n	800f75a <__kernel_rem_pio2f+0x232>
 800f87c:	9b06      	ldr	r3, [sp, #24]
 800f87e:	9a02      	ldr	r2, [sp, #8]
 800f880:	4648      	mov	r0, r9
 800f882:	1a99      	subs	r1, r3, r2
 800f884:	f000 fae4 	bl	800fe50 <scalbnf>
 800f888:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800f88c:	4605      	mov	r5, r0
 800f88e:	f7f1 fc03 	bl	8001098 <__aeabi_fcmpge>
 800f892:	b300      	cbz	r0, 800f8d6 <__kernel_rem_pio2f+0x3ae>
 800f894:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800f898:	4628      	mov	r0, r5
 800f89a:	f7f1 fa4b 	bl	8000d34 <__aeabi_fmul>
 800f89e:	f7f1 fc25 	bl	80010ec <__aeabi_f2iz>
 800f8a2:	f7f1 f9f3 	bl	8000c8c <__aeabi_i2f>
 800f8a6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800f8aa:	4681      	mov	r9, r0
 800f8ac:	f7f1 fa42 	bl	8000d34 <__aeabi_fmul>
 800f8b0:	4601      	mov	r1, r0
 800f8b2:	4628      	mov	r0, r5
 800f8b4:	f7f1 f934 	bl	8000b20 <__aeabi_fsub>
 800f8b8:	f7f1 fc18 	bl	80010ec <__aeabi_f2iz>
 800f8bc:	ab0a      	add	r3, sp, #40	; 0x28
 800f8be:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800f8c2:	4648      	mov	r0, r9
 800f8c4:	f7f1 fc12 	bl	80010ec <__aeabi_f2iz>
 800f8c8:	f108 0501 	add.w	r5, r8, #1
 800f8cc:	ab0a      	add	r3, sp, #40	; 0x28
 800f8ce:	3708      	adds	r7, #8
 800f8d0:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800f8d4:	e748      	b.n	800f768 <__kernel_rem_pio2f+0x240>
 800f8d6:	4628      	mov	r0, r5
 800f8d8:	f7f1 fc08 	bl	80010ec <__aeabi_f2iz>
 800f8dc:	ab0a      	add	r3, sp, #40	; 0x28
 800f8de:	4645      	mov	r5, r8
 800f8e0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800f8e4:	e740      	b.n	800f768 <__kernel_rem_pio2f+0x240>
 800f8e6:	ab0a      	add	r3, sp, #40	; 0x28
 800f8e8:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800f8ec:	f7f1 f9ce 	bl	8000c8c <__aeabi_i2f>
 800f8f0:	4649      	mov	r1, r9
 800f8f2:	f7f1 fa1f 	bl	8000d34 <__aeabi_fmul>
 800f8f6:	4641      	mov	r1, r8
 800f8f8:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800f8fc:	4648      	mov	r0, r9
 800f8fe:	f7f1 fa19 	bl	8000d34 <__aeabi_fmul>
 800f902:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f906:	4681      	mov	r9, r0
 800f908:	e738      	b.n	800f77c <__kernel_rem_pio2f+0x254>
 800f90a:	f853 0b04 	ldr.w	r0, [r3], #4
 800f90e:	f85b 1b04 	ldr.w	r1, [fp], #4
 800f912:	9203      	str	r2, [sp, #12]
 800f914:	9302      	str	r3, [sp, #8]
 800f916:	f7f1 fa0d 	bl	8000d34 <__aeabi_fmul>
 800f91a:	4601      	mov	r1, r0
 800f91c:	4638      	mov	r0, r7
 800f91e:	f7f1 f901 	bl	8000b24 <__addsf3>
 800f922:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f926:	4607      	mov	r7, r0
 800f928:	f108 0801 	add.w	r8, r8, #1
 800f92c:	9901      	ldr	r1, [sp, #4]
 800f92e:	4588      	cmp	r8, r1
 800f930:	dc01      	bgt.n	800f936 <__kernel_rem_pio2f+0x40e>
 800f932:	45c2      	cmp	sl, r8
 800f934:	dae9      	bge.n	800f90a <__kernel_rem_pio2f+0x3e2>
 800f936:	ab5a      	add	r3, sp, #360	; 0x168
 800f938:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800f93c:	f843 7ca0 	str.w	r7, [r3, #-160]
 800f940:	f109 39ff 	add.w	r9, r9, #4294967295
 800f944:	f10a 0a01 	add.w	sl, sl, #1
 800f948:	e720      	b.n	800f78c <__kernel_rem_pio2f+0x264>
 800f94a:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800f94c:	2b02      	cmp	r3, #2
 800f94e:	dc07      	bgt.n	800f960 <__kernel_rem_pio2f+0x438>
 800f950:	2b00      	cmp	r3, #0
 800f952:	dc4d      	bgt.n	800f9f0 <__kernel_rem_pio2f+0x4c8>
 800f954:	d02e      	beq.n	800f9b4 <__kernel_rem_pio2f+0x48c>
 800f956:	f006 0007 	and.w	r0, r6, #7
 800f95a:	b05b      	add	sp, #364	; 0x16c
 800f95c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f960:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800f962:	2b03      	cmp	r3, #3
 800f964:	d1f7      	bne.n	800f956 <__kernel_rem_pio2f+0x42e>
 800f966:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800f96a:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 800f96e:	46b8      	mov	r8, r7
 800f970:	46aa      	mov	sl, r5
 800f972:	f1ba 0f00 	cmp.w	sl, #0
 800f976:	dc48      	bgt.n	800fa0a <__kernel_rem_pio2f+0x4e2>
 800f978:	46a9      	mov	r9, r5
 800f97a:	f1b9 0f01 	cmp.w	r9, #1
 800f97e:	dc5f      	bgt.n	800fa40 <__kernel_rem_pio2f+0x518>
 800f980:	2000      	movs	r0, #0
 800f982:	2d01      	cmp	r5, #1
 800f984:	dc75      	bgt.n	800fa72 <__kernel_rem_pio2f+0x54a>
 800f986:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800f988:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800f98a:	2c00      	cmp	r4, #0
 800f98c:	d177      	bne.n	800fa7e <__kernel_rem_pio2f+0x556>
 800f98e:	9900      	ldr	r1, [sp, #0]
 800f990:	600a      	str	r2, [r1, #0]
 800f992:	460a      	mov	r2, r1
 800f994:	604b      	str	r3, [r1, #4]
 800f996:	6090      	str	r0, [r2, #8]
 800f998:	e7dd      	b.n	800f956 <__kernel_rem_pio2f+0x42e>
 800f99a:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 800f99e:	f7f1 f8c1 	bl	8000b24 <__addsf3>
 800f9a2:	3d01      	subs	r5, #1
 800f9a4:	2d00      	cmp	r5, #0
 800f9a6:	daf8      	bge.n	800f99a <__kernel_rem_pio2f+0x472>
 800f9a8:	b10c      	cbz	r4, 800f9ae <__kernel_rem_pio2f+0x486>
 800f9aa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800f9ae:	9b00      	ldr	r3, [sp, #0]
 800f9b0:	6018      	str	r0, [r3, #0]
 800f9b2:	e7d0      	b.n	800f956 <__kernel_rem_pio2f+0x42e>
 800f9b4:	2000      	movs	r0, #0
 800f9b6:	af32      	add	r7, sp, #200	; 0xc8
 800f9b8:	e7f4      	b.n	800f9a4 <__kernel_rem_pio2f+0x47c>
 800f9ba:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800f9be:	f7f1 f8b1 	bl	8000b24 <__addsf3>
 800f9c2:	3f01      	subs	r7, #1
 800f9c4:	2f00      	cmp	r7, #0
 800f9c6:	daf8      	bge.n	800f9ba <__kernel_rem_pio2f+0x492>
 800f9c8:	b1bc      	cbz	r4, 800f9fa <__kernel_rem_pio2f+0x4d2>
 800f9ca:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800f9ce:	9a00      	ldr	r2, [sp, #0]
 800f9d0:	4601      	mov	r1, r0
 800f9d2:	6013      	str	r3, [r2, #0]
 800f9d4:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800f9d6:	f7f1 f8a3 	bl	8000b20 <__aeabi_fsub>
 800f9da:	2701      	movs	r7, #1
 800f9dc:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800f9e0:	42bd      	cmp	r5, r7
 800f9e2:	da0c      	bge.n	800f9fe <__kernel_rem_pio2f+0x4d6>
 800f9e4:	b10c      	cbz	r4, 800f9ea <__kernel_rem_pio2f+0x4c2>
 800f9e6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800f9ea:	9b00      	ldr	r3, [sp, #0]
 800f9ec:	6058      	str	r0, [r3, #4]
 800f9ee:	e7b2      	b.n	800f956 <__kernel_rem_pio2f+0x42e>
 800f9f0:	462f      	mov	r7, r5
 800f9f2:	2000      	movs	r0, #0
 800f9f4:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800f9f8:	e7e4      	b.n	800f9c4 <__kernel_rem_pio2f+0x49c>
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	e7e7      	b.n	800f9ce <__kernel_rem_pio2f+0x4a6>
 800f9fe:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800fa02:	f7f1 f88f 	bl	8000b24 <__addsf3>
 800fa06:	3701      	adds	r7, #1
 800fa08:	e7ea      	b.n	800f9e0 <__kernel_rem_pio2f+0x4b8>
 800fa0a:	f8d8 3000 	ldr.w	r3, [r8]
 800fa0e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800fa12:	4619      	mov	r1, r3
 800fa14:	4610      	mov	r0, r2
 800fa16:	9302      	str	r3, [sp, #8]
 800fa18:	9201      	str	r2, [sp, #4]
 800fa1a:	f7f1 f883 	bl	8000b24 <__addsf3>
 800fa1e:	9a01      	ldr	r2, [sp, #4]
 800fa20:	4601      	mov	r1, r0
 800fa22:	4681      	mov	r9, r0
 800fa24:	4610      	mov	r0, r2
 800fa26:	f7f1 f87b 	bl	8000b20 <__aeabi_fsub>
 800fa2a:	9b02      	ldr	r3, [sp, #8]
 800fa2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa30:	4619      	mov	r1, r3
 800fa32:	f7f1 f877 	bl	8000b24 <__addsf3>
 800fa36:	f848 0904 	str.w	r0, [r8], #-4
 800fa3a:	f8c8 9000 	str.w	r9, [r8]
 800fa3e:	e798      	b.n	800f972 <__kernel_rem_pio2f+0x44a>
 800fa40:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800fa44:	f8d7 a000 	ldr.w	sl, [r7]
 800fa48:	4618      	mov	r0, r3
 800fa4a:	4651      	mov	r1, sl
 800fa4c:	9301      	str	r3, [sp, #4]
 800fa4e:	f7f1 f869 	bl	8000b24 <__addsf3>
 800fa52:	9b01      	ldr	r3, [sp, #4]
 800fa54:	4601      	mov	r1, r0
 800fa56:	4680      	mov	r8, r0
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f7f1 f861 	bl	8000b20 <__aeabi_fsub>
 800fa5e:	4651      	mov	r1, sl
 800fa60:	f7f1 f860 	bl	8000b24 <__addsf3>
 800fa64:	f847 0904 	str.w	r0, [r7], #-4
 800fa68:	f109 39ff 	add.w	r9, r9, #4294967295
 800fa6c:	f8c7 8000 	str.w	r8, [r7]
 800fa70:	e783      	b.n	800f97a <__kernel_rem_pio2f+0x452>
 800fa72:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 800fa76:	f7f1 f855 	bl	8000b24 <__addsf3>
 800fa7a:	3d01      	subs	r5, #1
 800fa7c:	e781      	b.n	800f982 <__kernel_rem_pio2f+0x45a>
 800fa7e:	9900      	ldr	r1, [sp, #0]
 800fa80:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800fa84:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800fa88:	600a      	str	r2, [r1, #0]
 800fa8a:	604b      	str	r3, [r1, #4]
 800fa8c:	460a      	mov	r2, r1
 800fa8e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800fa92:	e780      	b.n	800f996 <__kernel_rem_pio2f+0x46e>

0800fa94 <__kernel_sinf>:
 800fa94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa98:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800fa9c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800faa0:	4604      	mov	r4, r0
 800faa2:	460f      	mov	r7, r1
 800faa4:	4691      	mov	r9, r2
 800faa6:	da03      	bge.n	800fab0 <__kernel_sinf+0x1c>
 800faa8:	f7f1 fb20 	bl	80010ec <__aeabi_f2iz>
 800faac:	2800      	cmp	r0, #0
 800faae:	d035      	beq.n	800fb1c <__kernel_sinf+0x88>
 800fab0:	4621      	mov	r1, r4
 800fab2:	4620      	mov	r0, r4
 800fab4:	f7f1 f93e 	bl	8000d34 <__aeabi_fmul>
 800fab8:	4605      	mov	r5, r0
 800faba:	4601      	mov	r1, r0
 800fabc:	4620      	mov	r0, r4
 800fabe:	f7f1 f939 	bl	8000d34 <__aeabi_fmul>
 800fac2:	4929      	ldr	r1, [pc, #164]	; (800fb68 <__kernel_sinf+0xd4>)
 800fac4:	4606      	mov	r6, r0
 800fac6:	4628      	mov	r0, r5
 800fac8:	f7f1 f934 	bl	8000d34 <__aeabi_fmul>
 800facc:	4927      	ldr	r1, [pc, #156]	; (800fb6c <__kernel_sinf+0xd8>)
 800face:	f7f1 f827 	bl	8000b20 <__aeabi_fsub>
 800fad2:	4629      	mov	r1, r5
 800fad4:	f7f1 f92e 	bl	8000d34 <__aeabi_fmul>
 800fad8:	4925      	ldr	r1, [pc, #148]	; (800fb70 <__kernel_sinf+0xdc>)
 800fada:	f7f1 f823 	bl	8000b24 <__addsf3>
 800fade:	4629      	mov	r1, r5
 800fae0:	f7f1 f928 	bl	8000d34 <__aeabi_fmul>
 800fae4:	4923      	ldr	r1, [pc, #140]	; (800fb74 <__kernel_sinf+0xe0>)
 800fae6:	f7f1 f81b 	bl	8000b20 <__aeabi_fsub>
 800faea:	4629      	mov	r1, r5
 800faec:	f7f1 f922 	bl	8000d34 <__aeabi_fmul>
 800faf0:	4921      	ldr	r1, [pc, #132]	; (800fb78 <__kernel_sinf+0xe4>)
 800faf2:	f7f1 f817 	bl	8000b24 <__addsf3>
 800faf6:	4680      	mov	r8, r0
 800faf8:	f1b9 0f00 	cmp.w	r9, #0
 800fafc:	d111      	bne.n	800fb22 <__kernel_sinf+0x8e>
 800fafe:	4601      	mov	r1, r0
 800fb00:	4628      	mov	r0, r5
 800fb02:	f7f1 f917 	bl	8000d34 <__aeabi_fmul>
 800fb06:	491d      	ldr	r1, [pc, #116]	; (800fb7c <__kernel_sinf+0xe8>)
 800fb08:	f7f1 f80a 	bl	8000b20 <__aeabi_fsub>
 800fb0c:	4631      	mov	r1, r6
 800fb0e:	f7f1 f911 	bl	8000d34 <__aeabi_fmul>
 800fb12:	4601      	mov	r1, r0
 800fb14:	4620      	mov	r0, r4
 800fb16:	f7f1 f805 	bl	8000b24 <__addsf3>
 800fb1a:	4604      	mov	r4, r0
 800fb1c:	4620      	mov	r0, r4
 800fb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb22:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800fb26:	4638      	mov	r0, r7
 800fb28:	f7f1 f904 	bl	8000d34 <__aeabi_fmul>
 800fb2c:	4641      	mov	r1, r8
 800fb2e:	4681      	mov	r9, r0
 800fb30:	4630      	mov	r0, r6
 800fb32:	f7f1 f8ff 	bl	8000d34 <__aeabi_fmul>
 800fb36:	4601      	mov	r1, r0
 800fb38:	4648      	mov	r0, r9
 800fb3a:	f7f0 fff1 	bl	8000b20 <__aeabi_fsub>
 800fb3e:	4629      	mov	r1, r5
 800fb40:	f7f1 f8f8 	bl	8000d34 <__aeabi_fmul>
 800fb44:	4639      	mov	r1, r7
 800fb46:	f7f0 ffeb 	bl	8000b20 <__aeabi_fsub>
 800fb4a:	490c      	ldr	r1, [pc, #48]	; (800fb7c <__kernel_sinf+0xe8>)
 800fb4c:	4605      	mov	r5, r0
 800fb4e:	4630      	mov	r0, r6
 800fb50:	f7f1 f8f0 	bl	8000d34 <__aeabi_fmul>
 800fb54:	4601      	mov	r1, r0
 800fb56:	4628      	mov	r0, r5
 800fb58:	f7f0 ffe4 	bl	8000b24 <__addsf3>
 800fb5c:	4601      	mov	r1, r0
 800fb5e:	4620      	mov	r0, r4
 800fb60:	f7f0 ffde 	bl	8000b20 <__aeabi_fsub>
 800fb64:	e7d9      	b.n	800fb1a <__kernel_sinf+0x86>
 800fb66:	bf00      	nop
 800fb68:	2f2ec9d3 	.word	0x2f2ec9d3
 800fb6c:	32d72f34 	.word	0x32d72f34
 800fb70:	3638ef1b 	.word	0x3638ef1b
 800fb74:	39500d01 	.word	0x39500d01
 800fb78:	3c088889 	.word	0x3c088889
 800fb7c:	3e2aaaab 	.word	0x3e2aaaab

0800fb80 <fabs>:
 800fb80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fb84:	4770      	bx	lr

0800fb86 <finite>:
 800fb86:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800fb8a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fb8e:	0fc0      	lsrs	r0, r0, #31
 800fb90:	4770      	bx	lr
	...

0800fb94 <nan>:
 800fb94:	2000      	movs	r0, #0
 800fb96:	4901      	ldr	r1, [pc, #4]	; (800fb9c <nan+0x8>)
 800fb98:	4770      	bx	lr
 800fb9a:	bf00      	nop
 800fb9c:	7ff80000 	.word	0x7ff80000

0800fba0 <rint>:
 800fba0:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800fba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fba6:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800fbaa:	2f13      	cmp	r7, #19
 800fbac:	4602      	mov	r2, r0
 800fbae:	460b      	mov	r3, r1
 800fbb0:	460c      	mov	r4, r1
 800fbb2:	4605      	mov	r5, r0
 800fbb4:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800fbb8:	dc59      	bgt.n	800fc6e <rint+0xce>
 800fbba:	2f00      	cmp	r7, #0
 800fbbc:	da2a      	bge.n	800fc14 <rint+0x74>
 800fbbe:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fbc2:	4301      	orrs	r1, r0
 800fbc4:	d022      	beq.n	800fc0c <rint+0x6c>
 800fbc6:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800fbca:	4301      	orrs	r1, r0
 800fbcc:	424d      	negs	r5, r1
 800fbce:	430d      	orrs	r5, r1
 800fbd0:	4936      	ldr	r1, [pc, #216]	; (800fcac <rint+0x10c>)
 800fbd2:	0c5c      	lsrs	r4, r3, #17
 800fbd4:	0b2d      	lsrs	r5, r5, #12
 800fbd6:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800fbda:	0464      	lsls	r4, r4, #17
 800fbdc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fbe0:	ea45 0304 	orr.w	r3, r5, r4
 800fbe4:	e9d1 4500 	ldrd	r4, r5, [r1]
 800fbe8:	4620      	mov	r0, r4
 800fbea:	4629      	mov	r1, r5
 800fbec:	f7f0 fab6 	bl	800015c <__adddf3>
 800fbf0:	e9cd 0100 	strd	r0, r1, [sp]
 800fbf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbf8:	462b      	mov	r3, r5
 800fbfa:	4622      	mov	r2, r4
 800fbfc:	f7f0 faac 	bl	8000158 <__aeabi_dsub>
 800fc00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fc04:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800fc08:	4602      	mov	r2, r0
 800fc0a:	460b      	mov	r3, r1
 800fc0c:	4610      	mov	r0, r2
 800fc0e:	4619      	mov	r1, r3
 800fc10:	b003      	add	sp, #12
 800fc12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc14:	4926      	ldr	r1, [pc, #152]	; (800fcb0 <rint+0x110>)
 800fc16:	4139      	asrs	r1, r7
 800fc18:	ea03 0001 	and.w	r0, r3, r1
 800fc1c:	4310      	orrs	r0, r2
 800fc1e:	d0f5      	beq.n	800fc0c <rint+0x6c>
 800fc20:	084b      	lsrs	r3, r1, #1
 800fc22:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800fc26:	ea52 0501 	orrs.w	r5, r2, r1
 800fc2a:	d00c      	beq.n	800fc46 <rint+0xa6>
 800fc2c:	ea24 0303 	bic.w	r3, r4, r3
 800fc30:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800fc34:	2f13      	cmp	r7, #19
 800fc36:	bf0c      	ite	eq
 800fc38:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800fc3c:	2500      	movne	r5, #0
 800fc3e:	fa44 f707 	asr.w	r7, r4, r7
 800fc42:	ea43 0407 	orr.w	r4, r3, r7
 800fc46:	4919      	ldr	r1, [pc, #100]	; (800fcac <rint+0x10c>)
 800fc48:	4623      	mov	r3, r4
 800fc4a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800fc4e:	462a      	mov	r2, r5
 800fc50:	e9d6 4500 	ldrd	r4, r5, [r6]
 800fc54:	4620      	mov	r0, r4
 800fc56:	4629      	mov	r1, r5
 800fc58:	f7f0 fa80 	bl	800015c <__adddf3>
 800fc5c:	e9cd 0100 	strd	r0, r1, [sp]
 800fc60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc64:	4622      	mov	r2, r4
 800fc66:	462b      	mov	r3, r5
 800fc68:	f7f0 fa76 	bl	8000158 <__aeabi_dsub>
 800fc6c:	e7cc      	b.n	800fc08 <rint+0x68>
 800fc6e:	2f33      	cmp	r7, #51	; 0x33
 800fc70:	dd05      	ble.n	800fc7e <rint+0xde>
 800fc72:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800fc76:	d1c9      	bne.n	800fc0c <rint+0x6c>
 800fc78:	f7f0 fa70 	bl	800015c <__adddf3>
 800fc7c:	e7c4      	b.n	800fc08 <rint+0x68>
 800fc7e:	f04f 31ff 	mov.w	r1, #4294967295
 800fc82:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800fc86:	fa21 f10c 	lsr.w	r1, r1, ip
 800fc8a:	4208      	tst	r0, r1
 800fc8c:	d0be      	beq.n	800fc0c <rint+0x6c>
 800fc8e:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800fc92:	bf18      	it	ne
 800fc94:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800fc98:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800fc9c:	bf1e      	ittt	ne
 800fc9e:	ea20 0303 	bicne.w	r3, r0, r3
 800fca2:	fa45 fc0c 	asrne.w	ip, r5, ip
 800fca6:	ea43 050c 	orrne.w	r5, r3, ip
 800fcaa:	e7cc      	b.n	800fc46 <rint+0xa6>
 800fcac:	08011ef8 	.word	0x08011ef8
 800fcb0:	000fffff 	.word	0x000fffff
 800fcb4:	00000000 	.word	0x00000000

0800fcb8 <scalbn>:
 800fcb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcba:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800fcbe:	4604      	mov	r4, r0
 800fcc0:	460d      	mov	r5, r1
 800fcc2:	4617      	mov	r7, r2
 800fcc4:	460b      	mov	r3, r1
 800fcc6:	b996      	cbnz	r6, 800fcee <scalbn+0x36>
 800fcc8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fccc:	4303      	orrs	r3, r0
 800fcce:	d039      	beq.n	800fd44 <scalbn+0x8c>
 800fcd0:	4b35      	ldr	r3, [pc, #212]	; (800fda8 <scalbn+0xf0>)
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	f7f0 fbf8 	bl	80004c8 <__aeabi_dmul>
 800fcd8:	4b34      	ldr	r3, [pc, #208]	; (800fdac <scalbn+0xf4>)
 800fcda:	4604      	mov	r4, r0
 800fcdc:	429f      	cmp	r7, r3
 800fcde:	460d      	mov	r5, r1
 800fce0:	da0f      	bge.n	800fd02 <scalbn+0x4a>
 800fce2:	a32d      	add	r3, pc, #180	; (adr r3, 800fd98 <scalbn+0xe0>)
 800fce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce8:	f7f0 fbee 	bl	80004c8 <__aeabi_dmul>
 800fcec:	e006      	b.n	800fcfc <scalbn+0x44>
 800fcee:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800fcf2:	4296      	cmp	r6, r2
 800fcf4:	d10a      	bne.n	800fd0c <scalbn+0x54>
 800fcf6:	4602      	mov	r2, r0
 800fcf8:	f7f0 fa30 	bl	800015c <__adddf3>
 800fcfc:	4604      	mov	r4, r0
 800fcfe:	460d      	mov	r5, r1
 800fd00:	e020      	b.n	800fd44 <scalbn+0x8c>
 800fd02:	460b      	mov	r3, r1
 800fd04:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fd08:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800fd0c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800fd10:	19b9      	adds	r1, r7, r6
 800fd12:	4291      	cmp	r1, r2
 800fd14:	dd0e      	ble.n	800fd34 <scalbn+0x7c>
 800fd16:	a322      	add	r3, pc, #136	; (adr r3, 800fda0 <scalbn+0xe8>)
 800fd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd1c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800fd20:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800fd24:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800fd28:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800fd2c:	4820      	ldr	r0, [pc, #128]	; (800fdb0 <scalbn+0xf8>)
 800fd2e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800fd32:	e7d9      	b.n	800fce8 <scalbn+0x30>
 800fd34:	2900      	cmp	r1, #0
 800fd36:	dd08      	ble.n	800fd4a <scalbn+0x92>
 800fd38:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fd3c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fd40:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fd44:	4620      	mov	r0, r4
 800fd46:	4629      	mov	r1, r5
 800fd48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd4a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800fd4e:	da16      	bge.n	800fd7e <scalbn+0xc6>
 800fd50:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fd54:	429f      	cmp	r7, r3
 800fd56:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800fd5a:	dd08      	ble.n	800fd6e <scalbn+0xb6>
 800fd5c:	4c15      	ldr	r4, [pc, #84]	; (800fdb4 <scalbn+0xfc>)
 800fd5e:	4814      	ldr	r0, [pc, #80]	; (800fdb0 <scalbn+0xf8>)
 800fd60:	f363 74df 	bfi	r4, r3, #31, #1
 800fd64:	a30e      	add	r3, pc, #56	; (adr r3, 800fda0 <scalbn+0xe8>)
 800fd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd6a:	4621      	mov	r1, r4
 800fd6c:	e7bc      	b.n	800fce8 <scalbn+0x30>
 800fd6e:	4c12      	ldr	r4, [pc, #72]	; (800fdb8 <scalbn+0x100>)
 800fd70:	4812      	ldr	r0, [pc, #72]	; (800fdbc <scalbn+0x104>)
 800fd72:	f363 74df 	bfi	r4, r3, #31, #1
 800fd76:	a308      	add	r3, pc, #32	; (adr r3, 800fd98 <scalbn+0xe0>)
 800fd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd7c:	e7f5      	b.n	800fd6a <scalbn+0xb2>
 800fd7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fd82:	3136      	adds	r1, #54	; 0x36
 800fd84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fd88:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fd8c:	4620      	mov	r0, r4
 800fd8e:	4629      	mov	r1, r5
 800fd90:	2200      	movs	r2, #0
 800fd92:	4b0b      	ldr	r3, [pc, #44]	; (800fdc0 <scalbn+0x108>)
 800fd94:	e7a8      	b.n	800fce8 <scalbn+0x30>
 800fd96:	bf00      	nop
 800fd98:	c2f8f359 	.word	0xc2f8f359
 800fd9c:	01a56e1f 	.word	0x01a56e1f
 800fda0:	8800759c 	.word	0x8800759c
 800fda4:	7e37e43c 	.word	0x7e37e43c
 800fda8:	43500000 	.word	0x43500000
 800fdac:	ffff3cb0 	.word	0xffff3cb0
 800fdb0:	8800759c 	.word	0x8800759c
 800fdb4:	7e37e43c 	.word	0x7e37e43c
 800fdb8:	01a56e1f 	.word	0x01a56e1f
 800fdbc:	c2f8f359 	.word	0xc2f8f359
 800fdc0:	3c900000 	.word	0x3c900000

0800fdc4 <floorf>:
 800fdc4:	b570      	push	{r4, r5, r6, lr}
 800fdc6:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800fdca:	3d7f      	subs	r5, #127	; 0x7f
 800fdcc:	2d16      	cmp	r5, #22
 800fdce:	4601      	mov	r1, r0
 800fdd0:	4604      	mov	r4, r0
 800fdd2:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800fdd6:	dc26      	bgt.n	800fe26 <floorf+0x62>
 800fdd8:	2d00      	cmp	r5, #0
 800fdda:	da0e      	bge.n	800fdfa <floorf+0x36>
 800fddc:	4917      	ldr	r1, [pc, #92]	; (800fe3c <floorf+0x78>)
 800fdde:	f7f0 fea1 	bl	8000b24 <__addsf3>
 800fde2:	2100      	movs	r1, #0
 800fde4:	f7f1 f962 	bl	80010ac <__aeabi_fcmpgt>
 800fde8:	b128      	cbz	r0, 800fdf6 <floorf+0x32>
 800fdea:	2c00      	cmp	r4, #0
 800fdec:	da23      	bge.n	800fe36 <floorf+0x72>
 800fdee:	4b14      	ldr	r3, [pc, #80]	; (800fe40 <floorf+0x7c>)
 800fdf0:	2e00      	cmp	r6, #0
 800fdf2:	bf18      	it	ne
 800fdf4:	461c      	movne	r4, r3
 800fdf6:	4621      	mov	r1, r4
 800fdf8:	e01b      	b.n	800fe32 <floorf+0x6e>
 800fdfa:	4e12      	ldr	r6, [pc, #72]	; (800fe44 <floorf+0x80>)
 800fdfc:	412e      	asrs	r6, r5
 800fdfe:	4230      	tst	r0, r6
 800fe00:	d017      	beq.n	800fe32 <floorf+0x6e>
 800fe02:	490e      	ldr	r1, [pc, #56]	; (800fe3c <floorf+0x78>)
 800fe04:	f7f0 fe8e 	bl	8000b24 <__addsf3>
 800fe08:	2100      	movs	r1, #0
 800fe0a:	f7f1 f94f 	bl	80010ac <__aeabi_fcmpgt>
 800fe0e:	2800      	cmp	r0, #0
 800fe10:	d0f1      	beq.n	800fdf6 <floorf+0x32>
 800fe12:	2c00      	cmp	r4, #0
 800fe14:	bfbe      	ittt	lt
 800fe16:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800fe1a:	fa43 f505 	asrlt.w	r5, r3, r5
 800fe1e:	1964      	addlt	r4, r4, r5
 800fe20:	ea24 0406 	bic.w	r4, r4, r6
 800fe24:	e7e7      	b.n	800fdf6 <floorf+0x32>
 800fe26:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800fe2a:	d302      	bcc.n	800fe32 <floorf+0x6e>
 800fe2c:	f7f0 fe7a 	bl	8000b24 <__addsf3>
 800fe30:	4601      	mov	r1, r0
 800fe32:	4608      	mov	r0, r1
 800fe34:	bd70      	pop	{r4, r5, r6, pc}
 800fe36:	2400      	movs	r4, #0
 800fe38:	e7dd      	b.n	800fdf6 <floorf+0x32>
 800fe3a:	bf00      	nop
 800fe3c:	7149f2ca 	.word	0x7149f2ca
 800fe40:	bf800000 	.word	0xbf800000
 800fe44:	007fffff 	.word	0x007fffff

0800fe48 <nanf>:
 800fe48:	4800      	ldr	r0, [pc, #0]	; (800fe4c <nanf+0x4>)
 800fe4a:	4770      	bx	lr
 800fe4c:	7fc00000 	.word	0x7fc00000

0800fe50 <scalbnf>:
 800fe50:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800fe54:	b538      	push	{r3, r4, r5, lr}
 800fe56:	4603      	mov	r3, r0
 800fe58:	460d      	mov	r5, r1
 800fe5a:	4604      	mov	r4, r0
 800fe5c:	d02a      	beq.n	800feb4 <scalbnf+0x64>
 800fe5e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800fe62:	d304      	bcc.n	800fe6e <scalbnf+0x1e>
 800fe64:	4601      	mov	r1, r0
 800fe66:	f7f0 fe5d 	bl	8000b24 <__addsf3>
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	e022      	b.n	800feb4 <scalbnf+0x64>
 800fe6e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800fe72:	d117      	bne.n	800fea4 <scalbnf+0x54>
 800fe74:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800fe78:	f7f0 ff5c 	bl	8000d34 <__aeabi_fmul>
 800fe7c:	4a17      	ldr	r2, [pc, #92]	; (800fedc <scalbnf+0x8c>)
 800fe7e:	4603      	mov	r3, r0
 800fe80:	4295      	cmp	r5, r2
 800fe82:	db0b      	blt.n	800fe9c <scalbnf+0x4c>
 800fe84:	4604      	mov	r4, r0
 800fe86:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800fe8a:	3a19      	subs	r2, #25
 800fe8c:	442a      	add	r2, r5
 800fe8e:	2afe      	cmp	r2, #254	; 0xfe
 800fe90:	dd0a      	ble.n	800fea8 <scalbnf+0x58>
 800fe92:	4913      	ldr	r1, [pc, #76]	; (800fee0 <scalbnf+0x90>)
 800fe94:	4618      	mov	r0, r3
 800fe96:	f361 001e 	bfi	r0, r1, #0, #31
 800fe9a:	e000      	b.n	800fe9e <scalbnf+0x4e>
 800fe9c:	4911      	ldr	r1, [pc, #68]	; (800fee4 <scalbnf+0x94>)
 800fe9e:	f7f0 ff49 	bl	8000d34 <__aeabi_fmul>
 800fea2:	e7e2      	b.n	800fe6a <scalbnf+0x1a>
 800fea4:	0dd2      	lsrs	r2, r2, #23
 800fea6:	e7f1      	b.n	800fe8c <scalbnf+0x3c>
 800fea8:	2a00      	cmp	r2, #0
 800feaa:	dd05      	ble.n	800feb8 <scalbnf+0x68>
 800feac:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800feb0:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800feb4:	4618      	mov	r0, r3
 800feb6:	bd38      	pop	{r3, r4, r5, pc}
 800feb8:	f112 0f16 	cmn.w	r2, #22
 800febc:	da05      	bge.n	800feca <scalbnf+0x7a>
 800febe:	f24c 3250 	movw	r2, #50000	; 0xc350
 800fec2:	4295      	cmp	r5, r2
 800fec4:	dce5      	bgt.n	800fe92 <scalbnf+0x42>
 800fec6:	4907      	ldr	r1, [pc, #28]	; (800fee4 <scalbnf+0x94>)
 800fec8:	e7e4      	b.n	800fe94 <scalbnf+0x44>
 800feca:	3219      	adds	r2, #25
 800fecc:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800fed0:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800fed4:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800fed8:	e7e1      	b.n	800fe9e <scalbnf+0x4e>
 800feda:	bf00      	nop
 800fedc:	ffff3cb0 	.word	0xffff3cb0
 800fee0:	7149f2ca 	.word	0x7149f2ca
 800fee4:	0da24260 	.word	0x0da24260

0800fee8 <__errno>:
 800fee8:	4b01      	ldr	r3, [pc, #4]	; (800fef0 <__errno+0x8>)
 800feea:	6818      	ldr	r0, [r3, #0]
 800feec:	4770      	bx	lr
 800feee:	bf00      	nop
 800fef0:	20000024 	.word	0x20000024

0800fef4 <__libc_init_array>:
 800fef4:	b570      	push	{r4, r5, r6, lr}
 800fef6:	2600      	movs	r6, #0
 800fef8:	4d0c      	ldr	r5, [pc, #48]	; (800ff2c <__libc_init_array+0x38>)
 800fefa:	4c0d      	ldr	r4, [pc, #52]	; (800ff30 <__libc_init_array+0x3c>)
 800fefc:	1b64      	subs	r4, r4, r5
 800fefe:	10a4      	asrs	r4, r4, #2
 800ff00:	42a6      	cmp	r6, r4
 800ff02:	d109      	bne.n	800ff18 <__libc_init_array+0x24>
 800ff04:	f001 f9ca 	bl	801129c <_init>
 800ff08:	2600      	movs	r6, #0
 800ff0a:	4d0a      	ldr	r5, [pc, #40]	; (800ff34 <__libc_init_array+0x40>)
 800ff0c:	4c0a      	ldr	r4, [pc, #40]	; (800ff38 <__libc_init_array+0x44>)
 800ff0e:	1b64      	subs	r4, r4, r5
 800ff10:	10a4      	asrs	r4, r4, #2
 800ff12:	42a6      	cmp	r6, r4
 800ff14:	d105      	bne.n	800ff22 <__libc_init_array+0x2e>
 800ff16:	bd70      	pop	{r4, r5, r6, pc}
 800ff18:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff1c:	4798      	blx	r3
 800ff1e:	3601      	adds	r6, #1
 800ff20:	e7ee      	b.n	800ff00 <__libc_init_array+0xc>
 800ff22:	f855 3b04 	ldr.w	r3, [r5], #4
 800ff26:	4798      	blx	r3
 800ff28:	3601      	adds	r6, #1
 800ff2a:	e7f2      	b.n	800ff12 <__libc_init_array+0x1e>
 800ff2c:	08011fa0 	.word	0x08011fa0
 800ff30:	08011fa0 	.word	0x08011fa0
 800ff34:	08011fa0 	.word	0x08011fa0
 800ff38:	08011fa8 	.word	0x08011fa8

0800ff3c <memcpy>:
 800ff3c:	440a      	add	r2, r1
 800ff3e:	4291      	cmp	r1, r2
 800ff40:	f100 33ff 	add.w	r3, r0, #4294967295
 800ff44:	d100      	bne.n	800ff48 <memcpy+0xc>
 800ff46:	4770      	bx	lr
 800ff48:	b510      	push	{r4, lr}
 800ff4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ff4e:	4291      	cmp	r1, r2
 800ff50:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ff54:	d1f9      	bne.n	800ff4a <memcpy+0xe>
 800ff56:	bd10      	pop	{r4, pc}

0800ff58 <memset>:
 800ff58:	4603      	mov	r3, r0
 800ff5a:	4402      	add	r2, r0
 800ff5c:	4293      	cmp	r3, r2
 800ff5e:	d100      	bne.n	800ff62 <memset+0xa>
 800ff60:	4770      	bx	lr
 800ff62:	f803 1b01 	strb.w	r1, [r3], #1
 800ff66:	e7f9      	b.n	800ff5c <memset+0x4>

0800ff68 <_free_r>:
 800ff68:	b538      	push	{r3, r4, r5, lr}
 800ff6a:	4605      	mov	r5, r0
 800ff6c:	2900      	cmp	r1, #0
 800ff6e:	d043      	beq.n	800fff8 <_free_r+0x90>
 800ff70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff74:	1f0c      	subs	r4, r1, #4
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	bfb8      	it	lt
 800ff7a:	18e4      	addlt	r4, r4, r3
 800ff7c:	f000 fc36 	bl	80107ec <__malloc_lock>
 800ff80:	4a1e      	ldr	r2, [pc, #120]	; (800fffc <_free_r+0x94>)
 800ff82:	6813      	ldr	r3, [r2, #0]
 800ff84:	4610      	mov	r0, r2
 800ff86:	b933      	cbnz	r3, 800ff96 <_free_r+0x2e>
 800ff88:	6063      	str	r3, [r4, #4]
 800ff8a:	6014      	str	r4, [r2, #0]
 800ff8c:	4628      	mov	r0, r5
 800ff8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff92:	f000 bc31 	b.w	80107f8 <__malloc_unlock>
 800ff96:	42a3      	cmp	r3, r4
 800ff98:	d90a      	bls.n	800ffb0 <_free_r+0x48>
 800ff9a:	6821      	ldr	r1, [r4, #0]
 800ff9c:	1862      	adds	r2, r4, r1
 800ff9e:	4293      	cmp	r3, r2
 800ffa0:	bf01      	itttt	eq
 800ffa2:	681a      	ldreq	r2, [r3, #0]
 800ffa4:	685b      	ldreq	r3, [r3, #4]
 800ffa6:	1852      	addeq	r2, r2, r1
 800ffa8:	6022      	streq	r2, [r4, #0]
 800ffaa:	6063      	str	r3, [r4, #4]
 800ffac:	6004      	str	r4, [r0, #0]
 800ffae:	e7ed      	b.n	800ff8c <_free_r+0x24>
 800ffb0:	461a      	mov	r2, r3
 800ffb2:	685b      	ldr	r3, [r3, #4]
 800ffb4:	b10b      	cbz	r3, 800ffba <_free_r+0x52>
 800ffb6:	42a3      	cmp	r3, r4
 800ffb8:	d9fa      	bls.n	800ffb0 <_free_r+0x48>
 800ffba:	6811      	ldr	r1, [r2, #0]
 800ffbc:	1850      	adds	r0, r2, r1
 800ffbe:	42a0      	cmp	r0, r4
 800ffc0:	d10b      	bne.n	800ffda <_free_r+0x72>
 800ffc2:	6820      	ldr	r0, [r4, #0]
 800ffc4:	4401      	add	r1, r0
 800ffc6:	1850      	adds	r0, r2, r1
 800ffc8:	4283      	cmp	r3, r0
 800ffca:	6011      	str	r1, [r2, #0]
 800ffcc:	d1de      	bne.n	800ff8c <_free_r+0x24>
 800ffce:	6818      	ldr	r0, [r3, #0]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	4401      	add	r1, r0
 800ffd4:	6011      	str	r1, [r2, #0]
 800ffd6:	6053      	str	r3, [r2, #4]
 800ffd8:	e7d8      	b.n	800ff8c <_free_r+0x24>
 800ffda:	d902      	bls.n	800ffe2 <_free_r+0x7a>
 800ffdc:	230c      	movs	r3, #12
 800ffde:	602b      	str	r3, [r5, #0]
 800ffe0:	e7d4      	b.n	800ff8c <_free_r+0x24>
 800ffe2:	6820      	ldr	r0, [r4, #0]
 800ffe4:	1821      	adds	r1, r4, r0
 800ffe6:	428b      	cmp	r3, r1
 800ffe8:	bf01      	itttt	eq
 800ffea:	6819      	ldreq	r1, [r3, #0]
 800ffec:	685b      	ldreq	r3, [r3, #4]
 800ffee:	1809      	addeq	r1, r1, r0
 800fff0:	6021      	streq	r1, [r4, #0]
 800fff2:	6063      	str	r3, [r4, #4]
 800fff4:	6054      	str	r4, [r2, #4]
 800fff6:	e7c9      	b.n	800ff8c <_free_r+0x24>
 800fff8:	bd38      	pop	{r3, r4, r5, pc}
 800fffa:	bf00      	nop
 800fffc:	20001910 	.word	0x20001910

08010000 <_malloc_r>:
 8010000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010002:	1ccd      	adds	r5, r1, #3
 8010004:	f025 0503 	bic.w	r5, r5, #3
 8010008:	3508      	adds	r5, #8
 801000a:	2d0c      	cmp	r5, #12
 801000c:	bf38      	it	cc
 801000e:	250c      	movcc	r5, #12
 8010010:	2d00      	cmp	r5, #0
 8010012:	4606      	mov	r6, r0
 8010014:	db01      	blt.n	801001a <_malloc_r+0x1a>
 8010016:	42a9      	cmp	r1, r5
 8010018:	d903      	bls.n	8010022 <_malloc_r+0x22>
 801001a:	230c      	movs	r3, #12
 801001c:	6033      	str	r3, [r6, #0]
 801001e:	2000      	movs	r0, #0
 8010020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010022:	f000 fbe3 	bl	80107ec <__malloc_lock>
 8010026:	4921      	ldr	r1, [pc, #132]	; (80100ac <_malloc_r+0xac>)
 8010028:	680a      	ldr	r2, [r1, #0]
 801002a:	4614      	mov	r4, r2
 801002c:	b99c      	cbnz	r4, 8010056 <_malloc_r+0x56>
 801002e:	4f20      	ldr	r7, [pc, #128]	; (80100b0 <_malloc_r+0xb0>)
 8010030:	683b      	ldr	r3, [r7, #0]
 8010032:	b923      	cbnz	r3, 801003e <_malloc_r+0x3e>
 8010034:	4621      	mov	r1, r4
 8010036:	4630      	mov	r0, r6
 8010038:	f000 f8ca 	bl	80101d0 <_sbrk_r>
 801003c:	6038      	str	r0, [r7, #0]
 801003e:	4629      	mov	r1, r5
 8010040:	4630      	mov	r0, r6
 8010042:	f000 f8c5 	bl	80101d0 <_sbrk_r>
 8010046:	1c43      	adds	r3, r0, #1
 8010048:	d123      	bne.n	8010092 <_malloc_r+0x92>
 801004a:	230c      	movs	r3, #12
 801004c:	4630      	mov	r0, r6
 801004e:	6033      	str	r3, [r6, #0]
 8010050:	f000 fbd2 	bl	80107f8 <__malloc_unlock>
 8010054:	e7e3      	b.n	801001e <_malloc_r+0x1e>
 8010056:	6823      	ldr	r3, [r4, #0]
 8010058:	1b5b      	subs	r3, r3, r5
 801005a:	d417      	bmi.n	801008c <_malloc_r+0x8c>
 801005c:	2b0b      	cmp	r3, #11
 801005e:	d903      	bls.n	8010068 <_malloc_r+0x68>
 8010060:	6023      	str	r3, [r4, #0]
 8010062:	441c      	add	r4, r3
 8010064:	6025      	str	r5, [r4, #0]
 8010066:	e004      	b.n	8010072 <_malloc_r+0x72>
 8010068:	6863      	ldr	r3, [r4, #4]
 801006a:	42a2      	cmp	r2, r4
 801006c:	bf0c      	ite	eq
 801006e:	600b      	streq	r3, [r1, #0]
 8010070:	6053      	strne	r3, [r2, #4]
 8010072:	4630      	mov	r0, r6
 8010074:	f000 fbc0 	bl	80107f8 <__malloc_unlock>
 8010078:	f104 000b 	add.w	r0, r4, #11
 801007c:	1d23      	adds	r3, r4, #4
 801007e:	f020 0007 	bic.w	r0, r0, #7
 8010082:	1ac2      	subs	r2, r0, r3
 8010084:	d0cc      	beq.n	8010020 <_malloc_r+0x20>
 8010086:	1a1b      	subs	r3, r3, r0
 8010088:	50a3      	str	r3, [r4, r2]
 801008a:	e7c9      	b.n	8010020 <_malloc_r+0x20>
 801008c:	4622      	mov	r2, r4
 801008e:	6864      	ldr	r4, [r4, #4]
 8010090:	e7cc      	b.n	801002c <_malloc_r+0x2c>
 8010092:	1cc4      	adds	r4, r0, #3
 8010094:	f024 0403 	bic.w	r4, r4, #3
 8010098:	42a0      	cmp	r0, r4
 801009a:	d0e3      	beq.n	8010064 <_malloc_r+0x64>
 801009c:	1a21      	subs	r1, r4, r0
 801009e:	4630      	mov	r0, r6
 80100a0:	f000 f896 	bl	80101d0 <_sbrk_r>
 80100a4:	3001      	adds	r0, #1
 80100a6:	d1dd      	bne.n	8010064 <_malloc_r+0x64>
 80100a8:	e7cf      	b.n	801004a <_malloc_r+0x4a>
 80100aa:	bf00      	nop
 80100ac:	20001910 	.word	0x20001910
 80100b0:	20001914 	.word	0x20001914

080100b4 <iprintf>:
 80100b4:	b40f      	push	{r0, r1, r2, r3}
 80100b6:	4b0a      	ldr	r3, [pc, #40]	; (80100e0 <iprintf+0x2c>)
 80100b8:	b513      	push	{r0, r1, r4, lr}
 80100ba:	681c      	ldr	r4, [r3, #0]
 80100bc:	b124      	cbz	r4, 80100c8 <iprintf+0x14>
 80100be:	69a3      	ldr	r3, [r4, #24]
 80100c0:	b913      	cbnz	r3, 80100c8 <iprintf+0x14>
 80100c2:	4620      	mov	r0, r4
 80100c4:	f000 fa8e 	bl	80105e4 <__sinit>
 80100c8:	ab05      	add	r3, sp, #20
 80100ca:	4620      	mov	r0, r4
 80100cc:	9a04      	ldr	r2, [sp, #16]
 80100ce:	68a1      	ldr	r1, [r4, #8]
 80100d0:	9301      	str	r3, [sp, #4]
 80100d2:	f000 fd1b 	bl	8010b0c <_vfiprintf_r>
 80100d6:	b002      	add	sp, #8
 80100d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100dc:	b004      	add	sp, #16
 80100de:	4770      	bx	lr
 80100e0:	20000024 	.word	0x20000024

080100e4 <_puts_r>:
 80100e4:	b570      	push	{r4, r5, r6, lr}
 80100e6:	460e      	mov	r6, r1
 80100e8:	4605      	mov	r5, r0
 80100ea:	b118      	cbz	r0, 80100f4 <_puts_r+0x10>
 80100ec:	6983      	ldr	r3, [r0, #24]
 80100ee:	b90b      	cbnz	r3, 80100f4 <_puts_r+0x10>
 80100f0:	f000 fa78 	bl	80105e4 <__sinit>
 80100f4:	69ab      	ldr	r3, [r5, #24]
 80100f6:	68ac      	ldr	r4, [r5, #8]
 80100f8:	b913      	cbnz	r3, 8010100 <_puts_r+0x1c>
 80100fa:	4628      	mov	r0, r5
 80100fc:	f000 fa72 	bl	80105e4 <__sinit>
 8010100:	4b2c      	ldr	r3, [pc, #176]	; (80101b4 <_puts_r+0xd0>)
 8010102:	429c      	cmp	r4, r3
 8010104:	d120      	bne.n	8010148 <_puts_r+0x64>
 8010106:	686c      	ldr	r4, [r5, #4]
 8010108:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801010a:	07db      	lsls	r3, r3, #31
 801010c:	d405      	bmi.n	801011a <_puts_r+0x36>
 801010e:	89a3      	ldrh	r3, [r4, #12]
 8010110:	0598      	lsls	r0, r3, #22
 8010112:	d402      	bmi.n	801011a <_puts_r+0x36>
 8010114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010116:	f000 fb03 	bl	8010720 <__retarget_lock_acquire_recursive>
 801011a:	89a3      	ldrh	r3, [r4, #12]
 801011c:	0719      	lsls	r1, r3, #28
 801011e:	d51d      	bpl.n	801015c <_puts_r+0x78>
 8010120:	6923      	ldr	r3, [r4, #16]
 8010122:	b1db      	cbz	r3, 801015c <_puts_r+0x78>
 8010124:	3e01      	subs	r6, #1
 8010126:	68a3      	ldr	r3, [r4, #8]
 8010128:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801012c:	3b01      	subs	r3, #1
 801012e:	60a3      	str	r3, [r4, #8]
 8010130:	bb39      	cbnz	r1, 8010182 <_puts_r+0x9e>
 8010132:	2b00      	cmp	r3, #0
 8010134:	da38      	bge.n	80101a8 <_puts_r+0xc4>
 8010136:	4622      	mov	r2, r4
 8010138:	210a      	movs	r1, #10
 801013a:	4628      	mov	r0, r5
 801013c:	f000 f878 	bl	8010230 <__swbuf_r>
 8010140:	3001      	adds	r0, #1
 8010142:	d011      	beq.n	8010168 <_puts_r+0x84>
 8010144:	250a      	movs	r5, #10
 8010146:	e011      	b.n	801016c <_puts_r+0x88>
 8010148:	4b1b      	ldr	r3, [pc, #108]	; (80101b8 <_puts_r+0xd4>)
 801014a:	429c      	cmp	r4, r3
 801014c:	d101      	bne.n	8010152 <_puts_r+0x6e>
 801014e:	68ac      	ldr	r4, [r5, #8]
 8010150:	e7da      	b.n	8010108 <_puts_r+0x24>
 8010152:	4b1a      	ldr	r3, [pc, #104]	; (80101bc <_puts_r+0xd8>)
 8010154:	429c      	cmp	r4, r3
 8010156:	bf08      	it	eq
 8010158:	68ec      	ldreq	r4, [r5, #12]
 801015a:	e7d5      	b.n	8010108 <_puts_r+0x24>
 801015c:	4621      	mov	r1, r4
 801015e:	4628      	mov	r0, r5
 8010160:	f000 f8b8 	bl	80102d4 <__swsetup_r>
 8010164:	2800      	cmp	r0, #0
 8010166:	d0dd      	beq.n	8010124 <_puts_r+0x40>
 8010168:	f04f 35ff 	mov.w	r5, #4294967295
 801016c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801016e:	07da      	lsls	r2, r3, #31
 8010170:	d405      	bmi.n	801017e <_puts_r+0x9a>
 8010172:	89a3      	ldrh	r3, [r4, #12]
 8010174:	059b      	lsls	r3, r3, #22
 8010176:	d402      	bmi.n	801017e <_puts_r+0x9a>
 8010178:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801017a:	f000 fad2 	bl	8010722 <__retarget_lock_release_recursive>
 801017e:	4628      	mov	r0, r5
 8010180:	bd70      	pop	{r4, r5, r6, pc}
 8010182:	2b00      	cmp	r3, #0
 8010184:	da04      	bge.n	8010190 <_puts_r+0xac>
 8010186:	69a2      	ldr	r2, [r4, #24]
 8010188:	429a      	cmp	r2, r3
 801018a:	dc06      	bgt.n	801019a <_puts_r+0xb6>
 801018c:	290a      	cmp	r1, #10
 801018e:	d004      	beq.n	801019a <_puts_r+0xb6>
 8010190:	6823      	ldr	r3, [r4, #0]
 8010192:	1c5a      	adds	r2, r3, #1
 8010194:	6022      	str	r2, [r4, #0]
 8010196:	7019      	strb	r1, [r3, #0]
 8010198:	e7c5      	b.n	8010126 <_puts_r+0x42>
 801019a:	4622      	mov	r2, r4
 801019c:	4628      	mov	r0, r5
 801019e:	f000 f847 	bl	8010230 <__swbuf_r>
 80101a2:	3001      	adds	r0, #1
 80101a4:	d1bf      	bne.n	8010126 <_puts_r+0x42>
 80101a6:	e7df      	b.n	8010168 <_puts_r+0x84>
 80101a8:	250a      	movs	r5, #10
 80101aa:	6823      	ldr	r3, [r4, #0]
 80101ac:	1c5a      	adds	r2, r3, #1
 80101ae:	6022      	str	r2, [r4, #0]
 80101b0:	701d      	strb	r5, [r3, #0]
 80101b2:	e7db      	b.n	801016c <_puts_r+0x88>
 80101b4:	08011f2c 	.word	0x08011f2c
 80101b8:	08011f4c 	.word	0x08011f4c
 80101bc:	08011f0c 	.word	0x08011f0c

080101c0 <puts>:
 80101c0:	4b02      	ldr	r3, [pc, #8]	; (80101cc <puts+0xc>)
 80101c2:	4601      	mov	r1, r0
 80101c4:	6818      	ldr	r0, [r3, #0]
 80101c6:	f7ff bf8d 	b.w	80100e4 <_puts_r>
 80101ca:	bf00      	nop
 80101cc:	20000024 	.word	0x20000024

080101d0 <_sbrk_r>:
 80101d0:	b538      	push	{r3, r4, r5, lr}
 80101d2:	2300      	movs	r3, #0
 80101d4:	4d05      	ldr	r5, [pc, #20]	; (80101ec <_sbrk_r+0x1c>)
 80101d6:	4604      	mov	r4, r0
 80101d8:	4608      	mov	r0, r1
 80101da:	602b      	str	r3, [r5, #0]
 80101dc:	f7f5 fb24 	bl	8005828 <_sbrk>
 80101e0:	1c43      	adds	r3, r0, #1
 80101e2:	d102      	bne.n	80101ea <_sbrk_r+0x1a>
 80101e4:	682b      	ldr	r3, [r5, #0]
 80101e6:	b103      	cbz	r3, 80101ea <_sbrk_r+0x1a>
 80101e8:	6023      	str	r3, [r4, #0]
 80101ea:	bd38      	pop	{r3, r4, r5, pc}
 80101ec:	20001c48 	.word	0x20001c48

080101f0 <siprintf>:
 80101f0:	b40e      	push	{r1, r2, r3}
 80101f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80101f6:	b500      	push	{lr}
 80101f8:	b09c      	sub	sp, #112	; 0x70
 80101fa:	ab1d      	add	r3, sp, #116	; 0x74
 80101fc:	9002      	str	r0, [sp, #8]
 80101fe:	9006      	str	r0, [sp, #24]
 8010200:	9107      	str	r1, [sp, #28]
 8010202:	9104      	str	r1, [sp, #16]
 8010204:	4808      	ldr	r0, [pc, #32]	; (8010228 <siprintf+0x38>)
 8010206:	4909      	ldr	r1, [pc, #36]	; (801022c <siprintf+0x3c>)
 8010208:	f853 2b04 	ldr.w	r2, [r3], #4
 801020c:	9105      	str	r1, [sp, #20]
 801020e:	6800      	ldr	r0, [r0, #0]
 8010210:	a902      	add	r1, sp, #8
 8010212:	9301      	str	r3, [sp, #4]
 8010214:	f000 fb52 	bl	80108bc <_svfiprintf_r>
 8010218:	2200      	movs	r2, #0
 801021a:	9b02      	ldr	r3, [sp, #8]
 801021c:	701a      	strb	r2, [r3, #0]
 801021e:	b01c      	add	sp, #112	; 0x70
 8010220:	f85d eb04 	ldr.w	lr, [sp], #4
 8010224:	b003      	add	sp, #12
 8010226:	4770      	bx	lr
 8010228:	20000024 	.word	0x20000024
 801022c:	ffff0208 	.word	0xffff0208

08010230 <__swbuf_r>:
 8010230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010232:	460e      	mov	r6, r1
 8010234:	4614      	mov	r4, r2
 8010236:	4605      	mov	r5, r0
 8010238:	b118      	cbz	r0, 8010242 <__swbuf_r+0x12>
 801023a:	6983      	ldr	r3, [r0, #24]
 801023c:	b90b      	cbnz	r3, 8010242 <__swbuf_r+0x12>
 801023e:	f000 f9d1 	bl	80105e4 <__sinit>
 8010242:	4b21      	ldr	r3, [pc, #132]	; (80102c8 <__swbuf_r+0x98>)
 8010244:	429c      	cmp	r4, r3
 8010246:	d12b      	bne.n	80102a0 <__swbuf_r+0x70>
 8010248:	686c      	ldr	r4, [r5, #4]
 801024a:	69a3      	ldr	r3, [r4, #24]
 801024c:	60a3      	str	r3, [r4, #8]
 801024e:	89a3      	ldrh	r3, [r4, #12]
 8010250:	071a      	lsls	r2, r3, #28
 8010252:	d52f      	bpl.n	80102b4 <__swbuf_r+0x84>
 8010254:	6923      	ldr	r3, [r4, #16]
 8010256:	b36b      	cbz	r3, 80102b4 <__swbuf_r+0x84>
 8010258:	6923      	ldr	r3, [r4, #16]
 801025a:	6820      	ldr	r0, [r4, #0]
 801025c:	b2f6      	uxtb	r6, r6
 801025e:	1ac0      	subs	r0, r0, r3
 8010260:	6963      	ldr	r3, [r4, #20]
 8010262:	4637      	mov	r7, r6
 8010264:	4283      	cmp	r3, r0
 8010266:	dc04      	bgt.n	8010272 <__swbuf_r+0x42>
 8010268:	4621      	mov	r1, r4
 801026a:	4628      	mov	r0, r5
 801026c:	f000 f926 	bl	80104bc <_fflush_r>
 8010270:	bb30      	cbnz	r0, 80102c0 <__swbuf_r+0x90>
 8010272:	68a3      	ldr	r3, [r4, #8]
 8010274:	3001      	adds	r0, #1
 8010276:	3b01      	subs	r3, #1
 8010278:	60a3      	str	r3, [r4, #8]
 801027a:	6823      	ldr	r3, [r4, #0]
 801027c:	1c5a      	adds	r2, r3, #1
 801027e:	6022      	str	r2, [r4, #0]
 8010280:	701e      	strb	r6, [r3, #0]
 8010282:	6963      	ldr	r3, [r4, #20]
 8010284:	4283      	cmp	r3, r0
 8010286:	d004      	beq.n	8010292 <__swbuf_r+0x62>
 8010288:	89a3      	ldrh	r3, [r4, #12]
 801028a:	07db      	lsls	r3, r3, #31
 801028c:	d506      	bpl.n	801029c <__swbuf_r+0x6c>
 801028e:	2e0a      	cmp	r6, #10
 8010290:	d104      	bne.n	801029c <__swbuf_r+0x6c>
 8010292:	4621      	mov	r1, r4
 8010294:	4628      	mov	r0, r5
 8010296:	f000 f911 	bl	80104bc <_fflush_r>
 801029a:	b988      	cbnz	r0, 80102c0 <__swbuf_r+0x90>
 801029c:	4638      	mov	r0, r7
 801029e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80102a0:	4b0a      	ldr	r3, [pc, #40]	; (80102cc <__swbuf_r+0x9c>)
 80102a2:	429c      	cmp	r4, r3
 80102a4:	d101      	bne.n	80102aa <__swbuf_r+0x7a>
 80102a6:	68ac      	ldr	r4, [r5, #8]
 80102a8:	e7cf      	b.n	801024a <__swbuf_r+0x1a>
 80102aa:	4b09      	ldr	r3, [pc, #36]	; (80102d0 <__swbuf_r+0xa0>)
 80102ac:	429c      	cmp	r4, r3
 80102ae:	bf08      	it	eq
 80102b0:	68ec      	ldreq	r4, [r5, #12]
 80102b2:	e7ca      	b.n	801024a <__swbuf_r+0x1a>
 80102b4:	4621      	mov	r1, r4
 80102b6:	4628      	mov	r0, r5
 80102b8:	f000 f80c 	bl	80102d4 <__swsetup_r>
 80102bc:	2800      	cmp	r0, #0
 80102be:	d0cb      	beq.n	8010258 <__swbuf_r+0x28>
 80102c0:	f04f 37ff 	mov.w	r7, #4294967295
 80102c4:	e7ea      	b.n	801029c <__swbuf_r+0x6c>
 80102c6:	bf00      	nop
 80102c8:	08011f2c 	.word	0x08011f2c
 80102cc:	08011f4c 	.word	0x08011f4c
 80102d0:	08011f0c 	.word	0x08011f0c

080102d4 <__swsetup_r>:
 80102d4:	4b32      	ldr	r3, [pc, #200]	; (80103a0 <__swsetup_r+0xcc>)
 80102d6:	b570      	push	{r4, r5, r6, lr}
 80102d8:	681d      	ldr	r5, [r3, #0]
 80102da:	4606      	mov	r6, r0
 80102dc:	460c      	mov	r4, r1
 80102de:	b125      	cbz	r5, 80102ea <__swsetup_r+0x16>
 80102e0:	69ab      	ldr	r3, [r5, #24]
 80102e2:	b913      	cbnz	r3, 80102ea <__swsetup_r+0x16>
 80102e4:	4628      	mov	r0, r5
 80102e6:	f000 f97d 	bl	80105e4 <__sinit>
 80102ea:	4b2e      	ldr	r3, [pc, #184]	; (80103a4 <__swsetup_r+0xd0>)
 80102ec:	429c      	cmp	r4, r3
 80102ee:	d10f      	bne.n	8010310 <__swsetup_r+0x3c>
 80102f0:	686c      	ldr	r4, [r5, #4]
 80102f2:	89a3      	ldrh	r3, [r4, #12]
 80102f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80102f8:	0719      	lsls	r1, r3, #28
 80102fa:	d42c      	bmi.n	8010356 <__swsetup_r+0x82>
 80102fc:	06dd      	lsls	r5, r3, #27
 80102fe:	d411      	bmi.n	8010324 <__swsetup_r+0x50>
 8010300:	2309      	movs	r3, #9
 8010302:	6033      	str	r3, [r6, #0]
 8010304:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010308:	f04f 30ff 	mov.w	r0, #4294967295
 801030c:	81a3      	strh	r3, [r4, #12]
 801030e:	e03e      	b.n	801038e <__swsetup_r+0xba>
 8010310:	4b25      	ldr	r3, [pc, #148]	; (80103a8 <__swsetup_r+0xd4>)
 8010312:	429c      	cmp	r4, r3
 8010314:	d101      	bne.n	801031a <__swsetup_r+0x46>
 8010316:	68ac      	ldr	r4, [r5, #8]
 8010318:	e7eb      	b.n	80102f2 <__swsetup_r+0x1e>
 801031a:	4b24      	ldr	r3, [pc, #144]	; (80103ac <__swsetup_r+0xd8>)
 801031c:	429c      	cmp	r4, r3
 801031e:	bf08      	it	eq
 8010320:	68ec      	ldreq	r4, [r5, #12]
 8010322:	e7e6      	b.n	80102f2 <__swsetup_r+0x1e>
 8010324:	0758      	lsls	r0, r3, #29
 8010326:	d512      	bpl.n	801034e <__swsetup_r+0x7a>
 8010328:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801032a:	b141      	cbz	r1, 801033e <__swsetup_r+0x6a>
 801032c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010330:	4299      	cmp	r1, r3
 8010332:	d002      	beq.n	801033a <__swsetup_r+0x66>
 8010334:	4630      	mov	r0, r6
 8010336:	f7ff fe17 	bl	800ff68 <_free_r>
 801033a:	2300      	movs	r3, #0
 801033c:	6363      	str	r3, [r4, #52]	; 0x34
 801033e:	89a3      	ldrh	r3, [r4, #12]
 8010340:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010344:	81a3      	strh	r3, [r4, #12]
 8010346:	2300      	movs	r3, #0
 8010348:	6063      	str	r3, [r4, #4]
 801034a:	6923      	ldr	r3, [r4, #16]
 801034c:	6023      	str	r3, [r4, #0]
 801034e:	89a3      	ldrh	r3, [r4, #12]
 8010350:	f043 0308 	orr.w	r3, r3, #8
 8010354:	81a3      	strh	r3, [r4, #12]
 8010356:	6923      	ldr	r3, [r4, #16]
 8010358:	b94b      	cbnz	r3, 801036e <__swsetup_r+0x9a>
 801035a:	89a3      	ldrh	r3, [r4, #12]
 801035c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010364:	d003      	beq.n	801036e <__swsetup_r+0x9a>
 8010366:	4621      	mov	r1, r4
 8010368:	4630      	mov	r0, r6
 801036a:	f000 f9ff 	bl	801076c <__smakebuf_r>
 801036e:	89a0      	ldrh	r0, [r4, #12]
 8010370:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010374:	f010 0301 	ands.w	r3, r0, #1
 8010378:	d00a      	beq.n	8010390 <__swsetup_r+0xbc>
 801037a:	2300      	movs	r3, #0
 801037c:	60a3      	str	r3, [r4, #8]
 801037e:	6963      	ldr	r3, [r4, #20]
 8010380:	425b      	negs	r3, r3
 8010382:	61a3      	str	r3, [r4, #24]
 8010384:	6923      	ldr	r3, [r4, #16]
 8010386:	b943      	cbnz	r3, 801039a <__swsetup_r+0xc6>
 8010388:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801038c:	d1ba      	bne.n	8010304 <__swsetup_r+0x30>
 801038e:	bd70      	pop	{r4, r5, r6, pc}
 8010390:	0781      	lsls	r1, r0, #30
 8010392:	bf58      	it	pl
 8010394:	6963      	ldrpl	r3, [r4, #20]
 8010396:	60a3      	str	r3, [r4, #8]
 8010398:	e7f4      	b.n	8010384 <__swsetup_r+0xb0>
 801039a:	2000      	movs	r0, #0
 801039c:	e7f7      	b.n	801038e <__swsetup_r+0xba>
 801039e:	bf00      	nop
 80103a0:	20000024 	.word	0x20000024
 80103a4:	08011f2c 	.word	0x08011f2c
 80103a8:	08011f4c 	.word	0x08011f4c
 80103ac:	08011f0c 	.word	0x08011f0c

080103b0 <__sflush_r>:
 80103b0:	898a      	ldrh	r2, [r1, #12]
 80103b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103b6:	4605      	mov	r5, r0
 80103b8:	0710      	lsls	r0, r2, #28
 80103ba:	460c      	mov	r4, r1
 80103bc:	d458      	bmi.n	8010470 <__sflush_r+0xc0>
 80103be:	684b      	ldr	r3, [r1, #4]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	dc05      	bgt.n	80103d0 <__sflush_r+0x20>
 80103c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	dc02      	bgt.n	80103d0 <__sflush_r+0x20>
 80103ca:	2000      	movs	r0, #0
 80103cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103d2:	2e00      	cmp	r6, #0
 80103d4:	d0f9      	beq.n	80103ca <__sflush_r+0x1a>
 80103d6:	2300      	movs	r3, #0
 80103d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80103dc:	682f      	ldr	r7, [r5, #0]
 80103de:	602b      	str	r3, [r5, #0]
 80103e0:	d032      	beq.n	8010448 <__sflush_r+0x98>
 80103e2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80103e4:	89a3      	ldrh	r3, [r4, #12]
 80103e6:	075a      	lsls	r2, r3, #29
 80103e8:	d505      	bpl.n	80103f6 <__sflush_r+0x46>
 80103ea:	6863      	ldr	r3, [r4, #4]
 80103ec:	1ac0      	subs	r0, r0, r3
 80103ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80103f0:	b10b      	cbz	r3, 80103f6 <__sflush_r+0x46>
 80103f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80103f4:	1ac0      	subs	r0, r0, r3
 80103f6:	2300      	movs	r3, #0
 80103f8:	4602      	mov	r2, r0
 80103fa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103fc:	4628      	mov	r0, r5
 80103fe:	6a21      	ldr	r1, [r4, #32]
 8010400:	47b0      	blx	r6
 8010402:	1c43      	adds	r3, r0, #1
 8010404:	89a3      	ldrh	r3, [r4, #12]
 8010406:	d106      	bne.n	8010416 <__sflush_r+0x66>
 8010408:	6829      	ldr	r1, [r5, #0]
 801040a:	291d      	cmp	r1, #29
 801040c:	d82c      	bhi.n	8010468 <__sflush_r+0xb8>
 801040e:	4a2a      	ldr	r2, [pc, #168]	; (80104b8 <__sflush_r+0x108>)
 8010410:	40ca      	lsrs	r2, r1
 8010412:	07d6      	lsls	r6, r2, #31
 8010414:	d528      	bpl.n	8010468 <__sflush_r+0xb8>
 8010416:	2200      	movs	r2, #0
 8010418:	6062      	str	r2, [r4, #4]
 801041a:	6922      	ldr	r2, [r4, #16]
 801041c:	04d9      	lsls	r1, r3, #19
 801041e:	6022      	str	r2, [r4, #0]
 8010420:	d504      	bpl.n	801042c <__sflush_r+0x7c>
 8010422:	1c42      	adds	r2, r0, #1
 8010424:	d101      	bne.n	801042a <__sflush_r+0x7a>
 8010426:	682b      	ldr	r3, [r5, #0]
 8010428:	b903      	cbnz	r3, 801042c <__sflush_r+0x7c>
 801042a:	6560      	str	r0, [r4, #84]	; 0x54
 801042c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801042e:	602f      	str	r7, [r5, #0]
 8010430:	2900      	cmp	r1, #0
 8010432:	d0ca      	beq.n	80103ca <__sflush_r+0x1a>
 8010434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010438:	4299      	cmp	r1, r3
 801043a:	d002      	beq.n	8010442 <__sflush_r+0x92>
 801043c:	4628      	mov	r0, r5
 801043e:	f7ff fd93 	bl	800ff68 <_free_r>
 8010442:	2000      	movs	r0, #0
 8010444:	6360      	str	r0, [r4, #52]	; 0x34
 8010446:	e7c1      	b.n	80103cc <__sflush_r+0x1c>
 8010448:	6a21      	ldr	r1, [r4, #32]
 801044a:	2301      	movs	r3, #1
 801044c:	4628      	mov	r0, r5
 801044e:	47b0      	blx	r6
 8010450:	1c41      	adds	r1, r0, #1
 8010452:	d1c7      	bne.n	80103e4 <__sflush_r+0x34>
 8010454:	682b      	ldr	r3, [r5, #0]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d0c4      	beq.n	80103e4 <__sflush_r+0x34>
 801045a:	2b1d      	cmp	r3, #29
 801045c:	d001      	beq.n	8010462 <__sflush_r+0xb2>
 801045e:	2b16      	cmp	r3, #22
 8010460:	d101      	bne.n	8010466 <__sflush_r+0xb6>
 8010462:	602f      	str	r7, [r5, #0]
 8010464:	e7b1      	b.n	80103ca <__sflush_r+0x1a>
 8010466:	89a3      	ldrh	r3, [r4, #12]
 8010468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801046c:	81a3      	strh	r3, [r4, #12]
 801046e:	e7ad      	b.n	80103cc <__sflush_r+0x1c>
 8010470:	690f      	ldr	r7, [r1, #16]
 8010472:	2f00      	cmp	r7, #0
 8010474:	d0a9      	beq.n	80103ca <__sflush_r+0x1a>
 8010476:	0793      	lsls	r3, r2, #30
 8010478:	bf18      	it	ne
 801047a:	2300      	movne	r3, #0
 801047c:	680e      	ldr	r6, [r1, #0]
 801047e:	bf08      	it	eq
 8010480:	694b      	ldreq	r3, [r1, #20]
 8010482:	eba6 0807 	sub.w	r8, r6, r7
 8010486:	600f      	str	r7, [r1, #0]
 8010488:	608b      	str	r3, [r1, #8]
 801048a:	f1b8 0f00 	cmp.w	r8, #0
 801048e:	dd9c      	ble.n	80103ca <__sflush_r+0x1a>
 8010490:	4643      	mov	r3, r8
 8010492:	463a      	mov	r2, r7
 8010494:	4628      	mov	r0, r5
 8010496:	6a21      	ldr	r1, [r4, #32]
 8010498:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801049a:	47b0      	blx	r6
 801049c:	2800      	cmp	r0, #0
 801049e:	dc06      	bgt.n	80104ae <__sflush_r+0xfe>
 80104a0:	89a3      	ldrh	r3, [r4, #12]
 80104a2:	f04f 30ff 	mov.w	r0, #4294967295
 80104a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104aa:	81a3      	strh	r3, [r4, #12]
 80104ac:	e78e      	b.n	80103cc <__sflush_r+0x1c>
 80104ae:	4407      	add	r7, r0
 80104b0:	eba8 0800 	sub.w	r8, r8, r0
 80104b4:	e7e9      	b.n	801048a <__sflush_r+0xda>
 80104b6:	bf00      	nop
 80104b8:	20400001 	.word	0x20400001

080104bc <_fflush_r>:
 80104bc:	b538      	push	{r3, r4, r5, lr}
 80104be:	690b      	ldr	r3, [r1, #16]
 80104c0:	4605      	mov	r5, r0
 80104c2:	460c      	mov	r4, r1
 80104c4:	b913      	cbnz	r3, 80104cc <_fflush_r+0x10>
 80104c6:	2500      	movs	r5, #0
 80104c8:	4628      	mov	r0, r5
 80104ca:	bd38      	pop	{r3, r4, r5, pc}
 80104cc:	b118      	cbz	r0, 80104d6 <_fflush_r+0x1a>
 80104ce:	6983      	ldr	r3, [r0, #24]
 80104d0:	b90b      	cbnz	r3, 80104d6 <_fflush_r+0x1a>
 80104d2:	f000 f887 	bl	80105e4 <__sinit>
 80104d6:	4b14      	ldr	r3, [pc, #80]	; (8010528 <_fflush_r+0x6c>)
 80104d8:	429c      	cmp	r4, r3
 80104da:	d11b      	bne.n	8010514 <_fflush_r+0x58>
 80104dc:	686c      	ldr	r4, [r5, #4]
 80104de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d0ef      	beq.n	80104c6 <_fflush_r+0xa>
 80104e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80104e8:	07d0      	lsls	r0, r2, #31
 80104ea:	d404      	bmi.n	80104f6 <_fflush_r+0x3a>
 80104ec:	0599      	lsls	r1, r3, #22
 80104ee:	d402      	bmi.n	80104f6 <_fflush_r+0x3a>
 80104f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80104f2:	f000 f915 	bl	8010720 <__retarget_lock_acquire_recursive>
 80104f6:	4628      	mov	r0, r5
 80104f8:	4621      	mov	r1, r4
 80104fa:	f7ff ff59 	bl	80103b0 <__sflush_r>
 80104fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010500:	4605      	mov	r5, r0
 8010502:	07da      	lsls	r2, r3, #31
 8010504:	d4e0      	bmi.n	80104c8 <_fflush_r+0xc>
 8010506:	89a3      	ldrh	r3, [r4, #12]
 8010508:	059b      	lsls	r3, r3, #22
 801050a:	d4dd      	bmi.n	80104c8 <_fflush_r+0xc>
 801050c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801050e:	f000 f908 	bl	8010722 <__retarget_lock_release_recursive>
 8010512:	e7d9      	b.n	80104c8 <_fflush_r+0xc>
 8010514:	4b05      	ldr	r3, [pc, #20]	; (801052c <_fflush_r+0x70>)
 8010516:	429c      	cmp	r4, r3
 8010518:	d101      	bne.n	801051e <_fflush_r+0x62>
 801051a:	68ac      	ldr	r4, [r5, #8]
 801051c:	e7df      	b.n	80104de <_fflush_r+0x22>
 801051e:	4b04      	ldr	r3, [pc, #16]	; (8010530 <_fflush_r+0x74>)
 8010520:	429c      	cmp	r4, r3
 8010522:	bf08      	it	eq
 8010524:	68ec      	ldreq	r4, [r5, #12]
 8010526:	e7da      	b.n	80104de <_fflush_r+0x22>
 8010528:	08011f2c 	.word	0x08011f2c
 801052c:	08011f4c 	.word	0x08011f4c
 8010530:	08011f0c 	.word	0x08011f0c

08010534 <std>:
 8010534:	2300      	movs	r3, #0
 8010536:	b510      	push	{r4, lr}
 8010538:	4604      	mov	r4, r0
 801053a:	e9c0 3300 	strd	r3, r3, [r0]
 801053e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010542:	6083      	str	r3, [r0, #8]
 8010544:	8181      	strh	r1, [r0, #12]
 8010546:	6643      	str	r3, [r0, #100]	; 0x64
 8010548:	81c2      	strh	r2, [r0, #14]
 801054a:	6183      	str	r3, [r0, #24]
 801054c:	4619      	mov	r1, r3
 801054e:	2208      	movs	r2, #8
 8010550:	305c      	adds	r0, #92	; 0x5c
 8010552:	f7ff fd01 	bl	800ff58 <memset>
 8010556:	4b05      	ldr	r3, [pc, #20]	; (801056c <std+0x38>)
 8010558:	6224      	str	r4, [r4, #32]
 801055a:	6263      	str	r3, [r4, #36]	; 0x24
 801055c:	4b04      	ldr	r3, [pc, #16]	; (8010570 <std+0x3c>)
 801055e:	62a3      	str	r3, [r4, #40]	; 0x28
 8010560:	4b04      	ldr	r3, [pc, #16]	; (8010574 <std+0x40>)
 8010562:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010564:	4b04      	ldr	r3, [pc, #16]	; (8010578 <std+0x44>)
 8010566:	6323      	str	r3, [r4, #48]	; 0x30
 8010568:	bd10      	pop	{r4, pc}
 801056a:	bf00      	nop
 801056c:	08011099 	.word	0x08011099
 8010570:	080110bb 	.word	0x080110bb
 8010574:	080110f3 	.word	0x080110f3
 8010578:	08011117 	.word	0x08011117

0801057c <_cleanup_r>:
 801057c:	4901      	ldr	r1, [pc, #4]	; (8010584 <_cleanup_r+0x8>)
 801057e:	f000 b8af 	b.w	80106e0 <_fwalk_reent>
 8010582:	bf00      	nop
 8010584:	080104bd 	.word	0x080104bd

08010588 <__sfmoreglue>:
 8010588:	b570      	push	{r4, r5, r6, lr}
 801058a:	2568      	movs	r5, #104	; 0x68
 801058c:	1e4a      	subs	r2, r1, #1
 801058e:	4355      	muls	r5, r2
 8010590:	460e      	mov	r6, r1
 8010592:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010596:	f7ff fd33 	bl	8010000 <_malloc_r>
 801059a:	4604      	mov	r4, r0
 801059c:	b140      	cbz	r0, 80105b0 <__sfmoreglue+0x28>
 801059e:	2100      	movs	r1, #0
 80105a0:	e9c0 1600 	strd	r1, r6, [r0]
 80105a4:	300c      	adds	r0, #12
 80105a6:	60a0      	str	r0, [r4, #8]
 80105a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80105ac:	f7ff fcd4 	bl	800ff58 <memset>
 80105b0:	4620      	mov	r0, r4
 80105b2:	bd70      	pop	{r4, r5, r6, pc}

080105b4 <__sfp_lock_acquire>:
 80105b4:	4801      	ldr	r0, [pc, #4]	; (80105bc <__sfp_lock_acquire+0x8>)
 80105b6:	f000 b8b3 	b.w	8010720 <__retarget_lock_acquire_recursive>
 80105ba:	bf00      	nop
 80105bc:	20001c44 	.word	0x20001c44

080105c0 <__sfp_lock_release>:
 80105c0:	4801      	ldr	r0, [pc, #4]	; (80105c8 <__sfp_lock_release+0x8>)
 80105c2:	f000 b8ae 	b.w	8010722 <__retarget_lock_release_recursive>
 80105c6:	bf00      	nop
 80105c8:	20001c44 	.word	0x20001c44

080105cc <__sinit_lock_acquire>:
 80105cc:	4801      	ldr	r0, [pc, #4]	; (80105d4 <__sinit_lock_acquire+0x8>)
 80105ce:	f000 b8a7 	b.w	8010720 <__retarget_lock_acquire_recursive>
 80105d2:	bf00      	nop
 80105d4:	20001c3f 	.word	0x20001c3f

080105d8 <__sinit_lock_release>:
 80105d8:	4801      	ldr	r0, [pc, #4]	; (80105e0 <__sinit_lock_release+0x8>)
 80105da:	f000 b8a2 	b.w	8010722 <__retarget_lock_release_recursive>
 80105de:	bf00      	nop
 80105e0:	20001c3f 	.word	0x20001c3f

080105e4 <__sinit>:
 80105e4:	b510      	push	{r4, lr}
 80105e6:	4604      	mov	r4, r0
 80105e8:	f7ff fff0 	bl	80105cc <__sinit_lock_acquire>
 80105ec:	69a3      	ldr	r3, [r4, #24]
 80105ee:	b11b      	cbz	r3, 80105f8 <__sinit+0x14>
 80105f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105f4:	f7ff bff0 	b.w	80105d8 <__sinit_lock_release>
 80105f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80105fc:	6523      	str	r3, [r4, #80]	; 0x50
 80105fe:	4b13      	ldr	r3, [pc, #76]	; (801064c <__sinit+0x68>)
 8010600:	4a13      	ldr	r2, [pc, #76]	; (8010650 <__sinit+0x6c>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	62a2      	str	r2, [r4, #40]	; 0x28
 8010606:	42a3      	cmp	r3, r4
 8010608:	bf08      	it	eq
 801060a:	2301      	moveq	r3, #1
 801060c:	4620      	mov	r0, r4
 801060e:	bf08      	it	eq
 8010610:	61a3      	streq	r3, [r4, #24]
 8010612:	f000 f81f 	bl	8010654 <__sfp>
 8010616:	6060      	str	r0, [r4, #4]
 8010618:	4620      	mov	r0, r4
 801061a:	f000 f81b 	bl	8010654 <__sfp>
 801061e:	60a0      	str	r0, [r4, #8]
 8010620:	4620      	mov	r0, r4
 8010622:	f000 f817 	bl	8010654 <__sfp>
 8010626:	2200      	movs	r2, #0
 8010628:	2104      	movs	r1, #4
 801062a:	60e0      	str	r0, [r4, #12]
 801062c:	6860      	ldr	r0, [r4, #4]
 801062e:	f7ff ff81 	bl	8010534 <std>
 8010632:	2201      	movs	r2, #1
 8010634:	2109      	movs	r1, #9
 8010636:	68a0      	ldr	r0, [r4, #8]
 8010638:	f7ff ff7c 	bl	8010534 <std>
 801063c:	2202      	movs	r2, #2
 801063e:	2112      	movs	r1, #18
 8010640:	68e0      	ldr	r0, [r4, #12]
 8010642:	f7ff ff77 	bl	8010534 <std>
 8010646:	2301      	movs	r3, #1
 8010648:	61a3      	str	r3, [r4, #24]
 801064a:	e7d1      	b.n	80105f0 <__sinit+0xc>
 801064c:	08011f08 	.word	0x08011f08
 8010650:	0801057d 	.word	0x0801057d

08010654 <__sfp>:
 8010654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010656:	4607      	mov	r7, r0
 8010658:	f7ff ffac 	bl	80105b4 <__sfp_lock_acquire>
 801065c:	4b1e      	ldr	r3, [pc, #120]	; (80106d8 <__sfp+0x84>)
 801065e:	681e      	ldr	r6, [r3, #0]
 8010660:	69b3      	ldr	r3, [r6, #24]
 8010662:	b913      	cbnz	r3, 801066a <__sfp+0x16>
 8010664:	4630      	mov	r0, r6
 8010666:	f7ff ffbd 	bl	80105e4 <__sinit>
 801066a:	3648      	adds	r6, #72	; 0x48
 801066c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010670:	3b01      	subs	r3, #1
 8010672:	d503      	bpl.n	801067c <__sfp+0x28>
 8010674:	6833      	ldr	r3, [r6, #0]
 8010676:	b30b      	cbz	r3, 80106bc <__sfp+0x68>
 8010678:	6836      	ldr	r6, [r6, #0]
 801067a:	e7f7      	b.n	801066c <__sfp+0x18>
 801067c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010680:	b9d5      	cbnz	r5, 80106b8 <__sfp+0x64>
 8010682:	4b16      	ldr	r3, [pc, #88]	; (80106dc <__sfp+0x88>)
 8010684:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8010688:	60e3      	str	r3, [r4, #12]
 801068a:	6665      	str	r5, [r4, #100]	; 0x64
 801068c:	f000 f847 	bl	801071e <__retarget_lock_init_recursive>
 8010690:	f7ff ff96 	bl	80105c0 <__sfp_lock_release>
 8010694:	2208      	movs	r2, #8
 8010696:	4629      	mov	r1, r5
 8010698:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801069c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80106a0:	6025      	str	r5, [r4, #0]
 80106a2:	61a5      	str	r5, [r4, #24]
 80106a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80106a8:	f7ff fc56 	bl	800ff58 <memset>
 80106ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80106b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80106b4:	4620      	mov	r0, r4
 80106b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106b8:	3468      	adds	r4, #104	; 0x68
 80106ba:	e7d9      	b.n	8010670 <__sfp+0x1c>
 80106bc:	2104      	movs	r1, #4
 80106be:	4638      	mov	r0, r7
 80106c0:	f7ff ff62 	bl	8010588 <__sfmoreglue>
 80106c4:	4604      	mov	r4, r0
 80106c6:	6030      	str	r0, [r6, #0]
 80106c8:	2800      	cmp	r0, #0
 80106ca:	d1d5      	bne.n	8010678 <__sfp+0x24>
 80106cc:	f7ff ff78 	bl	80105c0 <__sfp_lock_release>
 80106d0:	230c      	movs	r3, #12
 80106d2:	603b      	str	r3, [r7, #0]
 80106d4:	e7ee      	b.n	80106b4 <__sfp+0x60>
 80106d6:	bf00      	nop
 80106d8:	08011f08 	.word	0x08011f08
 80106dc:	ffff0001 	.word	0xffff0001

080106e0 <_fwalk_reent>:
 80106e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80106e4:	4606      	mov	r6, r0
 80106e6:	4688      	mov	r8, r1
 80106e8:	2700      	movs	r7, #0
 80106ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80106ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80106f2:	f1b9 0901 	subs.w	r9, r9, #1
 80106f6:	d505      	bpl.n	8010704 <_fwalk_reent+0x24>
 80106f8:	6824      	ldr	r4, [r4, #0]
 80106fa:	2c00      	cmp	r4, #0
 80106fc:	d1f7      	bne.n	80106ee <_fwalk_reent+0xe>
 80106fe:	4638      	mov	r0, r7
 8010700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010704:	89ab      	ldrh	r3, [r5, #12]
 8010706:	2b01      	cmp	r3, #1
 8010708:	d907      	bls.n	801071a <_fwalk_reent+0x3a>
 801070a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801070e:	3301      	adds	r3, #1
 8010710:	d003      	beq.n	801071a <_fwalk_reent+0x3a>
 8010712:	4629      	mov	r1, r5
 8010714:	4630      	mov	r0, r6
 8010716:	47c0      	blx	r8
 8010718:	4307      	orrs	r7, r0
 801071a:	3568      	adds	r5, #104	; 0x68
 801071c:	e7e9      	b.n	80106f2 <_fwalk_reent+0x12>

0801071e <__retarget_lock_init_recursive>:
 801071e:	4770      	bx	lr

08010720 <__retarget_lock_acquire_recursive>:
 8010720:	4770      	bx	lr

08010722 <__retarget_lock_release_recursive>:
 8010722:	4770      	bx	lr

08010724 <__swhatbuf_r>:
 8010724:	b570      	push	{r4, r5, r6, lr}
 8010726:	460e      	mov	r6, r1
 8010728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801072c:	4614      	mov	r4, r2
 801072e:	2900      	cmp	r1, #0
 8010730:	461d      	mov	r5, r3
 8010732:	b096      	sub	sp, #88	; 0x58
 8010734:	da07      	bge.n	8010746 <__swhatbuf_r+0x22>
 8010736:	2300      	movs	r3, #0
 8010738:	602b      	str	r3, [r5, #0]
 801073a:	89b3      	ldrh	r3, [r6, #12]
 801073c:	061a      	lsls	r2, r3, #24
 801073e:	d410      	bmi.n	8010762 <__swhatbuf_r+0x3e>
 8010740:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010744:	e00e      	b.n	8010764 <__swhatbuf_r+0x40>
 8010746:	466a      	mov	r2, sp
 8010748:	f000 fd0c 	bl	8011164 <_fstat_r>
 801074c:	2800      	cmp	r0, #0
 801074e:	dbf2      	blt.n	8010736 <__swhatbuf_r+0x12>
 8010750:	9a01      	ldr	r2, [sp, #4]
 8010752:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010756:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801075a:	425a      	negs	r2, r3
 801075c:	415a      	adcs	r2, r3
 801075e:	602a      	str	r2, [r5, #0]
 8010760:	e7ee      	b.n	8010740 <__swhatbuf_r+0x1c>
 8010762:	2340      	movs	r3, #64	; 0x40
 8010764:	2000      	movs	r0, #0
 8010766:	6023      	str	r3, [r4, #0]
 8010768:	b016      	add	sp, #88	; 0x58
 801076a:	bd70      	pop	{r4, r5, r6, pc}

0801076c <__smakebuf_r>:
 801076c:	898b      	ldrh	r3, [r1, #12]
 801076e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010770:	079d      	lsls	r5, r3, #30
 8010772:	4606      	mov	r6, r0
 8010774:	460c      	mov	r4, r1
 8010776:	d507      	bpl.n	8010788 <__smakebuf_r+0x1c>
 8010778:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801077c:	6023      	str	r3, [r4, #0]
 801077e:	6123      	str	r3, [r4, #16]
 8010780:	2301      	movs	r3, #1
 8010782:	6163      	str	r3, [r4, #20]
 8010784:	b002      	add	sp, #8
 8010786:	bd70      	pop	{r4, r5, r6, pc}
 8010788:	466a      	mov	r2, sp
 801078a:	ab01      	add	r3, sp, #4
 801078c:	f7ff ffca 	bl	8010724 <__swhatbuf_r>
 8010790:	9900      	ldr	r1, [sp, #0]
 8010792:	4605      	mov	r5, r0
 8010794:	4630      	mov	r0, r6
 8010796:	f7ff fc33 	bl	8010000 <_malloc_r>
 801079a:	b948      	cbnz	r0, 80107b0 <__smakebuf_r+0x44>
 801079c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107a0:	059a      	lsls	r2, r3, #22
 80107a2:	d4ef      	bmi.n	8010784 <__smakebuf_r+0x18>
 80107a4:	f023 0303 	bic.w	r3, r3, #3
 80107a8:	f043 0302 	orr.w	r3, r3, #2
 80107ac:	81a3      	strh	r3, [r4, #12]
 80107ae:	e7e3      	b.n	8010778 <__smakebuf_r+0xc>
 80107b0:	4b0d      	ldr	r3, [pc, #52]	; (80107e8 <__smakebuf_r+0x7c>)
 80107b2:	62b3      	str	r3, [r6, #40]	; 0x28
 80107b4:	89a3      	ldrh	r3, [r4, #12]
 80107b6:	6020      	str	r0, [r4, #0]
 80107b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80107bc:	81a3      	strh	r3, [r4, #12]
 80107be:	9b00      	ldr	r3, [sp, #0]
 80107c0:	6120      	str	r0, [r4, #16]
 80107c2:	6163      	str	r3, [r4, #20]
 80107c4:	9b01      	ldr	r3, [sp, #4]
 80107c6:	b15b      	cbz	r3, 80107e0 <__smakebuf_r+0x74>
 80107c8:	4630      	mov	r0, r6
 80107ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107ce:	f000 fcdb 	bl	8011188 <_isatty_r>
 80107d2:	b128      	cbz	r0, 80107e0 <__smakebuf_r+0x74>
 80107d4:	89a3      	ldrh	r3, [r4, #12]
 80107d6:	f023 0303 	bic.w	r3, r3, #3
 80107da:	f043 0301 	orr.w	r3, r3, #1
 80107de:	81a3      	strh	r3, [r4, #12]
 80107e0:	89a0      	ldrh	r0, [r4, #12]
 80107e2:	4305      	orrs	r5, r0
 80107e4:	81a5      	strh	r5, [r4, #12]
 80107e6:	e7cd      	b.n	8010784 <__smakebuf_r+0x18>
 80107e8:	0801057d 	.word	0x0801057d

080107ec <__malloc_lock>:
 80107ec:	4801      	ldr	r0, [pc, #4]	; (80107f4 <__malloc_lock+0x8>)
 80107ee:	f7ff bf97 	b.w	8010720 <__retarget_lock_acquire_recursive>
 80107f2:	bf00      	nop
 80107f4:	20001c40 	.word	0x20001c40

080107f8 <__malloc_unlock>:
 80107f8:	4801      	ldr	r0, [pc, #4]	; (8010800 <__malloc_unlock+0x8>)
 80107fa:	f7ff bf92 	b.w	8010722 <__retarget_lock_release_recursive>
 80107fe:	bf00      	nop
 8010800:	20001c40 	.word	0x20001c40

08010804 <__ssputs_r>:
 8010804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010808:	688e      	ldr	r6, [r1, #8]
 801080a:	4682      	mov	sl, r0
 801080c:	429e      	cmp	r6, r3
 801080e:	460c      	mov	r4, r1
 8010810:	4690      	mov	r8, r2
 8010812:	461f      	mov	r7, r3
 8010814:	d838      	bhi.n	8010888 <__ssputs_r+0x84>
 8010816:	898a      	ldrh	r2, [r1, #12]
 8010818:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801081c:	d032      	beq.n	8010884 <__ssputs_r+0x80>
 801081e:	6825      	ldr	r5, [r4, #0]
 8010820:	6909      	ldr	r1, [r1, #16]
 8010822:	3301      	adds	r3, #1
 8010824:	eba5 0901 	sub.w	r9, r5, r1
 8010828:	6965      	ldr	r5, [r4, #20]
 801082a:	444b      	add	r3, r9
 801082c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010834:	106d      	asrs	r5, r5, #1
 8010836:	429d      	cmp	r5, r3
 8010838:	bf38      	it	cc
 801083a:	461d      	movcc	r5, r3
 801083c:	0553      	lsls	r3, r2, #21
 801083e:	d531      	bpl.n	80108a4 <__ssputs_r+0xa0>
 8010840:	4629      	mov	r1, r5
 8010842:	f7ff fbdd 	bl	8010000 <_malloc_r>
 8010846:	4606      	mov	r6, r0
 8010848:	b950      	cbnz	r0, 8010860 <__ssputs_r+0x5c>
 801084a:	230c      	movs	r3, #12
 801084c:	f04f 30ff 	mov.w	r0, #4294967295
 8010850:	f8ca 3000 	str.w	r3, [sl]
 8010854:	89a3      	ldrh	r3, [r4, #12]
 8010856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801085a:	81a3      	strh	r3, [r4, #12]
 801085c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010860:	464a      	mov	r2, r9
 8010862:	6921      	ldr	r1, [r4, #16]
 8010864:	f7ff fb6a 	bl	800ff3c <memcpy>
 8010868:	89a3      	ldrh	r3, [r4, #12]
 801086a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801086e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010872:	81a3      	strh	r3, [r4, #12]
 8010874:	6126      	str	r6, [r4, #16]
 8010876:	444e      	add	r6, r9
 8010878:	6026      	str	r6, [r4, #0]
 801087a:	463e      	mov	r6, r7
 801087c:	6165      	str	r5, [r4, #20]
 801087e:	eba5 0509 	sub.w	r5, r5, r9
 8010882:	60a5      	str	r5, [r4, #8]
 8010884:	42be      	cmp	r6, r7
 8010886:	d900      	bls.n	801088a <__ssputs_r+0x86>
 8010888:	463e      	mov	r6, r7
 801088a:	4632      	mov	r2, r6
 801088c:	4641      	mov	r1, r8
 801088e:	6820      	ldr	r0, [r4, #0]
 8010890:	f000 fcaa 	bl	80111e8 <memmove>
 8010894:	68a3      	ldr	r3, [r4, #8]
 8010896:	6822      	ldr	r2, [r4, #0]
 8010898:	1b9b      	subs	r3, r3, r6
 801089a:	4432      	add	r2, r6
 801089c:	2000      	movs	r0, #0
 801089e:	60a3      	str	r3, [r4, #8]
 80108a0:	6022      	str	r2, [r4, #0]
 80108a2:	e7db      	b.n	801085c <__ssputs_r+0x58>
 80108a4:	462a      	mov	r2, r5
 80108a6:	f000 fcb9 	bl	801121c <_realloc_r>
 80108aa:	4606      	mov	r6, r0
 80108ac:	2800      	cmp	r0, #0
 80108ae:	d1e1      	bne.n	8010874 <__ssputs_r+0x70>
 80108b0:	4650      	mov	r0, sl
 80108b2:	6921      	ldr	r1, [r4, #16]
 80108b4:	f7ff fb58 	bl	800ff68 <_free_r>
 80108b8:	e7c7      	b.n	801084a <__ssputs_r+0x46>
	...

080108bc <_svfiprintf_r>:
 80108bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108c0:	4698      	mov	r8, r3
 80108c2:	898b      	ldrh	r3, [r1, #12]
 80108c4:	4607      	mov	r7, r0
 80108c6:	061b      	lsls	r3, r3, #24
 80108c8:	460d      	mov	r5, r1
 80108ca:	4614      	mov	r4, r2
 80108cc:	b09d      	sub	sp, #116	; 0x74
 80108ce:	d50e      	bpl.n	80108ee <_svfiprintf_r+0x32>
 80108d0:	690b      	ldr	r3, [r1, #16]
 80108d2:	b963      	cbnz	r3, 80108ee <_svfiprintf_r+0x32>
 80108d4:	2140      	movs	r1, #64	; 0x40
 80108d6:	f7ff fb93 	bl	8010000 <_malloc_r>
 80108da:	6028      	str	r0, [r5, #0]
 80108dc:	6128      	str	r0, [r5, #16]
 80108de:	b920      	cbnz	r0, 80108ea <_svfiprintf_r+0x2e>
 80108e0:	230c      	movs	r3, #12
 80108e2:	603b      	str	r3, [r7, #0]
 80108e4:	f04f 30ff 	mov.w	r0, #4294967295
 80108e8:	e0d1      	b.n	8010a8e <_svfiprintf_r+0x1d2>
 80108ea:	2340      	movs	r3, #64	; 0x40
 80108ec:	616b      	str	r3, [r5, #20]
 80108ee:	2300      	movs	r3, #0
 80108f0:	9309      	str	r3, [sp, #36]	; 0x24
 80108f2:	2320      	movs	r3, #32
 80108f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80108f8:	2330      	movs	r3, #48	; 0x30
 80108fa:	f04f 0901 	mov.w	r9, #1
 80108fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8010902:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010aa8 <_svfiprintf_r+0x1ec>
 8010906:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801090a:	4623      	mov	r3, r4
 801090c:	469a      	mov	sl, r3
 801090e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010912:	b10a      	cbz	r2, 8010918 <_svfiprintf_r+0x5c>
 8010914:	2a25      	cmp	r2, #37	; 0x25
 8010916:	d1f9      	bne.n	801090c <_svfiprintf_r+0x50>
 8010918:	ebba 0b04 	subs.w	fp, sl, r4
 801091c:	d00b      	beq.n	8010936 <_svfiprintf_r+0x7a>
 801091e:	465b      	mov	r3, fp
 8010920:	4622      	mov	r2, r4
 8010922:	4629      	mov	r1, r5
 8010924:	4638      	mov	r0, r7
 8010926:	f7ff ff6d 	bl	8010804 <__ssputs_r>
 801092a:	3001      	adds	r0, #1
 801092c:	f000 80aa 	beq.w	8010a84 <_svfiprintf_r+0x1c8>
 8010930:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010932:	445a      	add	r2, fp
 8010934:	9209      	str	r2, [sp, #36]	; 0x24
 8010936:	f89a 3000 	ldrb.w	r3, [sl]
 801093a:	2b00      	cmp	r3, #0
 801093c:	f000 80a2 	beq.w	8010a84 <_svfiprintf_r+0x1c8>
 8010940:	2300      	movs	r3, #0
 8010942:	f04f 32ff 	mov.w	r2, #4294967295
 8010946:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801094a:	f10a 0a01 	add.w	sl, sl, #1
 801094e:	9304      	str	r3, [sp, #16]
 8010950:	9307      	str	r3, [sp, #28]
 8010952:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010956:	931a      	str	r3, [sp, #104]	; 0x68
 8010958:	4654      	mov	r4, sl
 801095a:	2205      	movs	r2, #5
 801095c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010960:	4851      	ldr	r0, [pc, #324]	; (8010aa8 <_svfiprintf_r+0x1ec>)
 8010962:	f000 fc33 	bl	80111cc <memchr>
 8010966:	9a04      	ldr	r2, [sp, #16]
 8010968:	b9d8      	cbnz	r0, 80109a2 <_svfiprintf_r+0xe6>
 801096a:	06d0      	lsls	r0, r2, #27
 801096c:	bf44      	itt	mi
 801096e:	2320      	movmi	r3, #32
 8010970:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010974:	0711      	lsls	r1, r2, #28
 8010976:	bf44      	itt	mi
 8010978:	232b      	movmi	r3, #43	; 0x2b
 801097a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801097e:	f89a 3000 	ldrb.w	r3, [sl]
 8010982:	2b2a      	cmp	r3, #42	; 0x2a
 8010984:	d015      	beq.n	80109b2 <_svfiprintf_r+0xf6>
 8010986:	4654      	mov	r4, sl
 8010988:	2000      	movs	r0, #0
 801098a:	f04f 0c0a 	mov.w	ip, #10
 801098e:	9a07      	ldr	r2, [sp, #28]
 8010990:	4621      	mov	r1, r4
 8010992:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010996:	3b30      	subs	r3, #48	; 0x30
 8010998:	2b09      	cmp	r3, #9
 801099a:	d94e      	bls.n	8010a3a <_svfiprintf_r+0x17e>
 801099c:	b1b0      	cbz	r0, 80109cc <_svfiprintf_r+0x110>
 801099e:	9207      	str	r2, [sp, #28]
 80109a0:	e014      	b.n	80109cc <_svfiprintf_r+0x110>
 80109a2:	eba0 0308 	sub.w	r3, r0, r8
 80109a6:	fa09 f303 	lsl.w	r3, r9, r3
 80109aa:	4313      	orrs	r3, r2
 80109ac:	46a2      	mov	sl, r4
 80109ae:	9304      	str	r3, [sp, #16]
 80109b0:	e7d2      	b.n	8010958 <_svfiprintf_r+0x9c>
 80109b2:	9b03      	ldr	r3, [sp, #12]
 80109b4:	1d19      	adds	r1, r3, #4
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	9103      	str	r1, [sp, #12]
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	bfbb      	ittet	lt
 80109be:	425b      	neglt	r3, r3
 80109c0:	f042 0202 	orrlt.w	r2, r2, #2
 80109c4:	9307      	strge	r3, [sp, #28]
 80109c6:	9307      	strlt	r3, [sp, #28]
 80109c8:	bfb8      	it	lt
 80109ca:	9204      	strlt	r2, [sp, #16]
 80109cc:	7823      	ldrb	r3, [r4, #0]
 80109ce:	2b2e      	cmp	r3, #46	; 0x2e
 80109d0:	d10c      	bne.n	80109ec <_svfiprintf_r+0x130>
 80109d2:	7863      	ldrb	r3, [r4, #1]
 80109d4:	2b2a      	cmp	r3, #42	; 0x2a
 80109d6:	d135      	bne.n	8010a44 <_svfiprintf_r+0x188>
 80109d8:	9b03      	ldr	r3, [sp, #12]
 80109da:	3402      	adds	r4, #2
 80109dc:	1d1a      	adds	r2, r3, #4
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	9203      	str	r2, [sp, #12]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	bfb8      	it	lt
 80109e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80109ea:	9305      	str	r3, [sp, #20]
 80109ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010ab8 <_svfiprintf_r+0x1fc>
 80109f0:	2203      	movs	r2, #3
 80109f2:	4650      	mov	r0, sl
 80109f4:	7821      	ldrb	r1, [r4, #0]
 80109f6:	f000 fbe9 	bl	80111cc <memchr>
 80109fa:	b140      	cbz	r0, 8010a0e <_svfiprintf_r+0x152>
 80109fc:	2340      	movs	r3, #64	; 0x40
 80109fe:	eba0 000a 	sub.w	r0, r0, sl
 8010a02:	fa03 f000 	lsl.w	r0, r3, r0
 8010a06:	9b04      	ldr	r3, [sp, #16]
 8010a08:	3401      	adds	r4, #1
 8010a0a:	4303      	orrs	r3, r0
 8010a0c:	9304      	str	r3, [sp, #16]
 8010a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a12:	2206      	movs	r2, #6
 8010a14:	4825      	ldr	r0, [pc, #148]	; (8010aac <_svfiprintf_r+0x1f0>)
 8010a16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010a1a:	f000 fbd7 	bl	80111cc <memchr>
 8010a1e:	2800      	cmp	r0, #0
 8010a20:	d038      	beq.n	8010a94 <_svfiprintf_r+0x1d8>
 8010a22:	4b23      	ldr	r3, [pc, #140]	; (8010ab0 <_svfiprintf_r+0x1f4>)
 8010a24:	bb1b      	cbnz	r3, 8010a6e <_svfiprintf_r+0x1b2>
 8010a26:	9b03      	ldr	r3, [sp, #12]
 8010a28:	3307      	adds	r3, #7
 8010a2a:	f023 0307 	bic.w	r3, r3, #7
 8010a2e:	3308      	adds	r3, #8
 8010a30:	9303      	str	r3, [sp, #12]
 8010a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a34:	4433      	add	r3, r6
 8010a36:	9309      	str	r3, [sp, #36]	; 0x24
 8010a38:	e767      	b.n	801090a <_svfiprintf_r+0x4e>
 8010a3a:	460c      	mov	r4, r1
 8010a3c:	2001      	movs	r0, #1
 8010a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010a42:	e7a5      	b.n	8010990 <_svfiprintf_r+0xd4>
 8010a44:	2300      	movs	r3, #0
 8010a46:	f04f 0c0a 	mov.w	ip, #10
 8010a4a:	4619      	mov	r1, r3
 8010a4c:	3401      	adds	r4, #1
 8010a4e:	9305      	str	r3, [sp, #20]
 8010a50:	4620      	mov	r0, r4
 8010a52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010a56:	3a30      	subs	r2, #48	; 0x30
 8010a58:	2a09      	cmp	r2, #9
 8010a5a:	d903      	bls.n	8010a64 <_svfiprintf_r+0x1a8>
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d0c5      	beq.n	80109ec <_svfiprintf_r+0x130>
 8010a60:	9105      	str	r1, [sp, #20]
 8010a62:	e7c3      	b.n	80109ec <_svfiprintf_r+0x130>
 8010a64:	4604      	mov	r4, r0
 8010a66:	2301      	movs	r3, #1
 8010a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a6c:	e7f0      	b.n	8010a50 <_svfiprintf_r+0x194>
 8010a6e:	ab03      	add	r3, sp, #12
 8010a70:	9300      	str	r3, [sp, #0]
 8010a72:	462a      	mov	r2, r5
 8010a74:	4638      	mov	r0, r7
 8010a76:	4b0f      	ldr	r3, [pc, #60]	; (8010ab4 <_svfiprintf_r+0x1f8>)
 8010a78:	a904      	add	r1, sp, #16
 8010a7a:	f3af 8000 	nop.w
 8010a7e:	1c42      	adds	r2, r0, #1
 8010a80:	4606      	mov	r6, r0
 8010a82:	d1d6      	bne.n	8010a32 <_svfiprintf_r+0x176>
 8010a84:	89ab      	ldrh	r3, [r5, #12]
 8010a86:	065b      	lsls	r3, r3, #25
 8010a88:	f53f af2c 	bmi.w	80108e4 <_svfiprintf_r+0x28>
 8010a8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a8e:	b01d      	add	sp, #116	; 0x74
 8010a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a94:	ab03      	add	r3, sp, #12
 8010a96:	9300      	str	r3, [sp, #0]
 8010a98:	462a      	mov	r2, r5
 8010a9a:	4638      	mov	r0, r7
 8010a9c:	4b05      	ldr	r3, [pc, #20]	; (8010ab4 <_svfiprintf_r+0x1f8>)
 8010a9e:	a904      	add	r1, sp, #16
 8010aa0:	f000 f9d4 	bl	8010e4c <_printf_i>
 8010aa4:	e7eb      	b.n	8010a7e <_svfiprintf_r+0x1c2>
 8010aa6:	bf00      	nop
 8010aa8:	08011f6c 	.word	0x08011f6c
 8010aac:	08011f76 	.word	0x08011f76
 8010ab0:	00000000 	.word	0x00000000
 8010ab4:	08010805 	.word	0x08010805
 8010ab8:	08011f72 	.word	0x08011f72

08010abc <__sfputc_r>:
 8010abc:	6893      	ldr	r3, [r2, #8]
 8010abe:	b410      	push	{r4}
 8010ac0:	3b01      	subs	r3, #1
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	6093      	str	r3, [r2, #8]
 8010ac6:	da07      	bge.n	8010ad8 <__sfputc_r+0x1c>
 8010ac8:	6994      	ldr	r4, [r2, #24]
 8010aca:	42a3      	cmp	r3, r4
 8010acc:	db01      	blt.n	8010ad2 <__sfputc_r+0x16>
 8010ace:	290a      	cmp	r1, #10
 8010ad0:	d102      	bne.n	8010ad8 <__sfputc_r+0x1c>
 8010ad2:	bc10      	pop	{r4}
 8010ad4:	f7ff bbac 	b.w	8010230 <__swbuf_r>
 8010ad8:	6813      	ldr	r3, [r2, #0]
 8010ada:	1c58      	adds	r0, r3, #1
 8010adc:	6010      	str	r0, [r2, #0]
 8010ade:	7019      	strb	r1, [r3, #0]
 8010ae0:	4608      	mov	r0, r1
 8010ae2:	bc10      	pop	{r4}
 8010ae4:	4770      	bx	lr

08010ae6 <__sfputs_r>:
 8010ae6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ae8:	4606      	mov	r6, r0
 8010aea:	460f      	mov	r7, r1
 8010aec:	4614      	mov	r4, r2
 8010aee:	18d5      	adds	r5, r2, r3
 8010af0:	42ac      	cmp	r4, r5
 8010af2:	d101      	bne.n	8010af8 <__sfputs_r+0x12>
 8010af4:	2000      	movs	r0, #0
 8010af6:	e007      	b.n	8010b08 <__sfputs_r+0x22>
 8010af8:	463a      	mov	r2, r7
 8010afa:	4630      	mov	r0, r6
 8010afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b00:	f7ff ffdc 	bl	8010abc <__sfputc_r>
 8010b04:	1c43      	adds	r3, r0, #1
 8010b06:	d1f3      	bne.n	8010af0 <__sfputs_r+0xa>
 8010b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010b0c <_vfiprintf_r>:
 8010b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b10:	460d      	mov	r5, r1
 8010b12:	4614      	mov	r4, r2
 8010b14:	4698      	mov	r8, r3
 8010b16:	4606      	mov	r6, r0
 8010b18:	b09d      	sub	sp, #116	; 0x74
 8010b1a:	b118      	cbz	r0, 8010b24 <_vfiprintf_r+0x18>
 8010b1c:	6983      	ldr	r3, [r0, #24]
 8010b1e:	b90b      	cbnz	r3, 8010b24 <_vfiprintf_r+0x18>
 8010b20:	f7ff fd60 	bl	80105e4 <__sinit>
 8010b24:	4b89      	ldr	r3, [pc, #548]	; (8010d4c <_vfiprintf_r+0x240>)
 8010b26:	429d      	cmp	r5, r3
 8010b28:	d11b      	bne.n	8010b62 <_vfiprintf_r+0x56>
 8010b2a:	6875      	ldr	r5, [r6, #4]
 8010b2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b2e:	07d9      	lsls	r1, r3, #31
 8010b30:	d405      	bmi.n	8010b3e <_vfiprintf_r+0x32>
 8010b32:	89ab      	ldrh	r3, [r5, #12]
 8010b34:	059a      	lsls	r2, r3, #22
 8010b36:	d402      	bmi.n	8010b3e <_vfiprintf_r+0x32>
 8010b38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b3a:	f7ff fdf1 	bl	8010720 <__retarget_lock_acquire_recursive>
 8010b3e:	89ab      	ldrh	r3, [r5, #12]
 8010b40:	071b      	lsls	r3, r3, #28
 8010b42:	d501      	bpl.n	8010b48 <_vfiprintf_r+0x3c>
 8010b44:	692b      	ldr	r3, [r5, #16]
 8010b46:	b9eb      	cbnz	r3, 8010b84 <_vfiprintf_r+0x78>
 8010b48:	4629      	mov	r1, r5
 8010b4a:	4630      	mov	r0, r6
 8010b4c:	f7ff fbc2 	bl	80102d4 <__swsetup_r>
 8010b50:	b1c0      	cbz	r0, 8010b84 <_vfiprintf_r+0x78>
 8010b52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b54:	07dc      	lsls	r4, r3, #31
 8010b56:	d50e      	bpl.n	8010b76 <_vfiprintf_r+0x6a>
 8010b58:	f04f 30ff 	mov.w	r0, #4294967295
 8010b5c:	b01d      	add	sp, #116	; 0x74
 8010b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b62:	4b7b      	ldr	r3, [pc, #492]	; (8010d50 <_vfiprintf_r+0x244>)
 8010b64:	429d      	cmp	r5, r3
 8010b66:	d101      	bne.n	8010b6c <_vfiprintf_r+0x60>
 8010b68:	68b5      	ldr	r5, [r6, #8]
 8010b6a:	e7df      	b.n	8010b2c <_vfiprintf_r+0x20>
 8010b6c:	4b79      	ldr	r3, [pc, #484]	; (8010d54 <_vfiprintf_r+0x248>)
 8010b6e:	429d      	cmp	r5, r3
 8010b70:	bf08      	it	eq
 8010b72:	68f5      	ldreq	r5, [r6, #12]
 8010b74:	e7da      	b.n	8010b2c <_vfiprintf_r+0x20>
 8010b76:	89ab      	ldrh	r3, [r5, #12]
 8010b78:	0598      	lsls	r0, r3, #22
 8010b7a:	d4ed      	bmi.n	8010b58 <_vfiprintf_r+0x4c>
 8010b7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b7e:	f7ff fdd0 	bl	8010722 <__retarget_lock_release_recursive>
 8010b82:	e7e9      	b.n	8010b58 <_vfiprintf_r+0x4c>
 8010b84:	2300      	movs	r3, #0
 8010b86:	9309      	str	r3, [sp, #36]	; 0x24
 8010b88:	2320      	movs	r3, #32
 8010b8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010b8e:	2330      	movs	r3, #48	; 0x30
 8010b90:	f04f 0901 	mov.w	r9, #1
 8010b94:	f8cd 800c 	str.w	r8, [sp, #12]
 8010b98:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8010d58 <_vfiprintf_r+0x24c>
 8010b9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010ba0:	4623      	mov	r3, r4
 8010ba2:	469a      	mov	sl, r3
 8010ba4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ba8:	b10a      	cbz	r2, 8010bae <_vfiprintf_r+0xa2>
 8010baa:	2a25      	cmp	r2, #37	; 0x25
 8010bac:	d1f9      	bne.n	8010ba2 <_vfiprintf_r+0x96>
 8010bae:	ebba 0b04 	subs.w	fp, sl, r4
 8010bb2:	d00b      	beq.n	8010bcc <_vfiprintf_r+0xc0>
 8010bb4:	465b      	mov	r3, fp
 8010bb6:	4622      	mov	r2, r4
 8010bb8:	4629      	mov	r1, r5
 8010bba:	4630      	mov	r0, r6
 8010bbc:	f7ff ff93 	bl	8010ae6 <__sfputs_r>
 8010bc0:	3001      	adds	r0, #1
 8010bc2:	f000 80aa 	beq.w	8010d1a <_vfiprintf_r+0x20e>
 8010bc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010bc8:	445a      	add	r2, fp
 8010bca:	9209      	str	r2, [sp, #36]	; 0x24
 8010bcc:	f89a 3000 	ldrb.w	r3, [sl]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	f000 80a2 	beq.w	8010d1a <_vfiprintf_r+0x20e>
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8010bdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010be0:	f10a 0a01 	add.w	sl, sl, #1
 8010be4:	9304      	str	r3, [sp, #16]
 8010be6:	9307      	str	r3, [sp, #28]
 8010be8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010bec:	931a      	str	r3, [sp, #104]	; 0x68
 8010bee:	4654      	mov	r4, sl
 8010bf0:	2205      	movs	r2, #5
 8010bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bf6:	4858      	ldr	r0, [pc, #352]	; (8010d58 <_vfiprintf_r+0x24c>)
 8010bf8:	f000 fae8 	bl	80111cc <memchr>
 8010bfc:	9a04      	ldr	r2, [sp, #16]
 8010bfe:	b9d8      	cbnz	r0, 8010c38 <_vfiprintf_r+0x12c>
 8010c00:	06d1      	lsls	r1, r2, #27
 8010c02:	bf44      	itt	mi
 8010c04:	2320      	movmi	r3, #32
 8010c06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c0a:	0713      	lsls	r3, r2, #28
 8010c0c:	bf44      	itt	mi
 8010c0e:	232b      	movmi	r3, #43	; 0x2b
 8010c10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010c14:	f89a 3000 	ldrb.w	r3, [sl]
 8010c18:	2b2a      	cmp	r3, #42	; 0x2a
 8010c1a:	d015      	beq.n	8010c48 <_vfiprintf_r+0x13c>
 8010c1c:	4654      	mov	r4, sl
 8010c1e:	2000      	movs	r0, #0
 8010c20:	f04f 0c0a 	mov.w	ip, #10
 8010c24:	9a07      	ldr	r2, [sp, #28]
 8010c26:	4621      	mov	r1, r4
 8010c28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c2c:	3b30      	subs	r3, #48	; 0x30
 8010c2e:	2b09      	cmp	r3, #9
 8010c30:	d94e      	bls.n	8010cd0 <_vfiprintf_r+0x1c4>
 8010c32:	b1b0      	cbz	r0, 8010c62 <_vfiprintf_r+0x156>
 8010c34:	9207      	str	r2, [sp, #28]
 8010c36:	e014      	b.n	8010c62 <_vfiprintf_r+0x156>
 8010c38:	eba0 0308 	sub.w	r3, r0, r8
 8010c3c:	fa09 f303 	lsl.w	r3, r9, r3
 8010c40:	4313      	orrs	r3, r2
 8010c42:	46a2      	mov	sl, r4
 8010c44:	9304      	str	r3, [sp, #16]
 8010c46:	e7d2      	b.n	8010bee <_vfiprintf_r+0xe2>
 8010c48:	9b03      	ldr	r3, [sp, #12]
 8010c4a:	1d19      	adds	r1, r3, #4
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	9103      	str	r1, [sp, #12]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	bfbb      	ittet	lt
 8010c54:	425b      	neglt	r3, r3
 8010c56:	f042 0202 	orrlt.w	r2, r2, #2
 8010c5a:	9307      	strge	r3, [sp, #28]
 8010c5c:	9307      	strlt	r3, [sp, #28]
 8010c5e:	bfb8      	it	lt
 8010c60:	9204      	strlt	r2, [sp, #16]
 8010c62:	7823      	ldrb	r3, [r4, #0]
 8010c64:	2b2e      	cmp	r3, #46	; 0x2e
 8010c66:	d10c      	bne.n	8010c82 <_vfiprintf_r+0x176>
 8010c68:	7863      	ldrb	r3, [r4, #1]
 8010c6a:	2b2a      	cmp	r3, #42	; 0x2a
 8010c6c:	d135      	bne.n	8010cda <_vfiprintf_r+0x1ce>
 8010c6e:	9b03      	ldr	r3, [sp, #12]
 8010c70:	3402      	adds	r4, #2
 8010c72:	1d1a      	adds	r2, r3, #4
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	9203      	str	r2, [sp, #12]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	bfb8      	it	lt
 8010c7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010c80:	9305      	str	r3, [sp, #20]
 8010c82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010d68 <_vfiprintf_r+0x25c>
 8010c86:	2203      	movs	r2, #3
 8010c88:	4650      	mov	r0, sl
 8010c8a:	7821      	ldrb	r1, [r4, #0]
 8010c8c:	f000 fa9e 	bl	80111cc <memchr>
 8010c90:	b140      	cbz	r0, 8010ca4 <_vfiprintf_r+0x198>
 8010c92:	2340      	movs	r3, #64	; 0x40
 8010c94:	eba0 000a 	sub.w	r0, r0, sl
 8010c98:	fa03 f000 	lsl.w	r0, r3, r0
 8010c9c:	9b04      	ldr	r3, [sp, #16]
 8010c9e:	3401      	adds	r4, #1
 8010ca0:	4303      	orrs	r3, r0
 8010ca2:	9304      	str	r3, [sp, #16]
 8010ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010ca8:	2206      	movs	r2, #6
 8010caa:	482c      	ldr	r0, [pc, #176]	; (8010d5c <_vfiprintf_r+0x250>)
 8010cac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010cb0:	f000 fa8c 	bl	80111cc <memchr>
 8010cb4:	2800      	cmp	r0, #0
 8010cb6:	d03f      	beq.n	8010d38 <_vfiprintf_r+0x22c>
 8010cb8:	4b29      	ldr	r3, [pc, #164]	; (8010d60 <_vfiprintf_r+0x254>)
 8010cba:	bb1b      	cbnz	r3, 8010d04 <_vfiprintf_r+0x1f8>
 8010cbc:	9b03      	ldr	r3, [sp, #12]
 8010cbe:	3307      	adds	r3, #7
 8010cc0:	f023 0307 	bic.w	r3, r3, #7
 8010cc4:	3308      	adds	r3, #8
 8010cc6:	9303      	str	r3, [sp, #12]
 8010cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010cca:	443b      	add	r3, r7
 8010ccc:	9309      	str	r3, [sp, #36]	; 0x24
 8010cce:	e767      	b.n	8010ba0 <_vfiprintf_r+0x94>
 8010cd0:	460c      	mov	r4, r1
 8010cd2:	2001      	movs	r0, #1
 8010cd4:	fb0c 3202 	mla	r2, ip, r2, r3
 8010cd8:	e7a5      	b.n	8010c26 <_vfiprintf_r+0x11a>
 8010cda:	2300      	movs	r3, #0
 8010cdc:	f04f 0c0a 	mov.w	ip, #10
 8010ce0:	4619      	mov	r1, r3
 8010ce2:	3401      	adds	r4, #1
 8010ce4:	9305      	str	r3, [sp, #20]
 8010ce6:	4620      	mov	r0, r4
 8010ce8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010cec:	3a30      	subs	r2, #48	; 0x30
 8010cee:	2a09      	cmp	r2, #9
 8010cf0:	d903      	bls.n	8010cfa <_vfiprintf_r+0x1ee>
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d0c5      	beq.n	8010c82 <_vfiprintf_r+0x176>
 8010cf6:	9105      	str	r1, [sp, #20]
 8010cf8:	e7c3      	b.n	8010c82 <_vfiprintf_r+0x176>
 8010cfa:	4604      	mov	r4, r0
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d02:	e7f0      	b.n	8010ce6 <_vfiprintf_r+0x1da>
 8010d04:	ab03      	add	r3, sp, #12
 8010d06:	9300      	str	r3, [sp, #0]
 8010d08:	462a      	mov	r2, r5
 8010d0a:	4630      	mov	r0, r6
 8010d0c:	4b15      	ldr	r3, [pc, #84]	; (8010d64 <_vfiprintf_r+0x258>)
 8010d0e:	a904      	add	r1, sp, #16
 8010d10:	f3af 8000 	nop.w
 8010d14:	4607      	mov	r7, r0
 8010d16:	1c78      	adds	r0, r7, #1
 8010d18:	d1d6      	bne.n	8010cc8 <_vfiprintf_r+0x1bc>
 8010d1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010d1c:	07d9      	lsls	r1, r3, #31
 8010d1e:	d405      	bmi.n	8010d2c <_vfiprintf_r+0x220>
 8010d20:	89ab      	ldrh	r3, [r5, #12]
 8010d22:	059a      	lsls	r2, r3, #22
 8010d24:	d402      	bmi.n	8010d2c <_vfiprintf_r+0x220>
 8010d26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010d28:	f7ff fcfb 	bl	8010722 <__retarget_lock_release_recursive>
 8010d2c:	89ab      	ldrh	r3, [r5, #12]
 8010d2e:	065b      	lsls	r3, r3, #25
 8010d30:	f53f af12 	bmi.w	8010b58 <_vfiprintf_r+0x4c>
 8010d34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010d36:	e711      	b.n	8010b5c <_vfiprintf_r+0x50>
 8010d38:	ab03      	add	r3, sp, #12
 8010d3a:	9300      	str	r3, [sp, #0]
 8010d3c:	462a      	mov	r2, r5
 8010d3e:	4630      	mov	r0, r6
 8010d40:	4b08      	ldr	r3, [pc, #32]	; (8010d64 <_vfiprintf_r+0x258>)
 8010d42:	a904      	add	r1, sp, #16
 8010d44:	f000 f882 	bl	8010e4c <_printf_i>
 8010d48:	e7e4      	b.n	8010d14 <_vfiprintf_r+0x208>
 8010d4a:	bf00      	nop
 8010d4c:	08011f2c 	.word	0x08011f2c
 8010d50:	08011f4c 	.word	0x08011f4c
 8010d54:	08011f0c 	.word	0x08011f0c
 8010d58:	08011f6c 	.word	0x08011f6c
 8010d5c:	08011f76 	.word	0x08011f76
 8010d60:	00000000 	.word	0x00000000
 8010d64:	08010ae7 	.word	0x08010ae7
 8010d68:	08011f72 	.word	0x08011f72

08010d6c <_printf_common>:
 8010d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d70:	4616      	mov	r6, r2
 8010d72:	4699      	mov	r9, r3
 8010d74:	688a      	ldr	r2, [r1, #8]
 8010d76:	690b      	ldr	r3, [r1, #16]
 8010d78:	4607      	mov	r7, r0
 8010d7a:	4293      	cmp	r3, r2
 8010d7c:	bfb8      	it	lt
 8010d7e:	4613      	movlt	r3, r2
 8010d80:	6033      	str	r3, [r6, #0]
 8010d82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010d86:	460c      	mov	r4, r1
 8010d88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010d8c:	b10a      	cbz	r2, 8010d92 <_printf_common+0x26>
 8010d8e:	3301      	adds	r3, #1
 8010d90:	6033      	str	r3, [r6, #0]
 8010d92:	6823      	ldr	r3, [r4, #0]
 8010d94:	0699      	lsls	r1, r3, #26
 8010d96:	bf42      	ittt	mi
 8010d98:	6833      	ldrmi	r3, [r6, #0]
 8010d9a:	3302      	addmi	r3, #2
 8010d9c:	6033      	strmi	r3, [r6, #0]
 8010d9e:	6825      	ldr	r5, [r4, #0]
 8010da0:	f015 0506 	ands.w	r5, r5, #6
 8010da4:	d106      	bne.n	8010db4 <_printf_common+0x48>
 8010da6:	f104 0a19 	add.w	sl, r4, #25
 8010daa:	68e3      	ldr	r3, [r4, #12]
 8010dac:	6832      	ldr	r2, [r6, #0]
 8010dae:	1a9b      	subs	r3, r3, r2
 8010db0:	42ab      	cmp	r3, r5
 8010db2:	dc28      	bgt.n	8010e06 <_printf_common+0x9a>
 8010db4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010db8:	1e13      	subs	r3, r2, #0
 8010dba:	6822      	ldr	r2, [r4, #0]
 8010dbc:	bf18      	it	ne
 8010dbe:	2301      	movne	r3, #1
 8010dc0:	0692      	lsls	r2, r2, #26
 8010dc2:	d42d      	bmi.n	8010e20 <_printf_common+0xb4>
 8010dc4:	4649      	mov	r1, r9
 8010dc6:	4638      	mov	r0, r7
 8010dc8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010dcc:	47c0      	blx	r8
 8010dce:	3001      	adds	r0, #1
 8010dd0:	d020      	beq.n	8010e14 <_printf_common+0xa8>
 8010dd2:	6823      	ldr	r3, [r4, #0]
 8010dd4:	68e5      	ldr	r5, [r4, #12]
 8010dd6:	f003 0306 	and.w	r3, r3, #6
 8010dda:	2b04      	cmp	r3, #4
 8010ddc:	bf18      	it	ne
 8010dde:	2500      	movne	r5, #0
 8010de0:	6832      	ldr	r2, [r6, #0]
 8010de2:	f04f 0600 	mov.w	r6, #0
 8010de6:	68a3      	ldr	r3, [r4, #8]
 8010de8:	bf08      	it	eq
 8010dea:	1aad      	subeq	r5, r5, r2
 8010dec:	6922      	ldr	r2, [r4, #16]
 8010dee:	bf08      	it	eq
 8010df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010df4:	4293      	cmp	r3, r2
 8010df6:	bfc4      	itt	gt
 8010df8:	1a9b      	subgt	r3, r3, r2
 8010dfa:	18ed      	addgt	r5, r5, r3
 8010dfc:	341a      	adds	r4, #26
 8010dfe:	42b5      	cmp	r5, r6
 8010e00:	d11a      	bne.n	8010e38 <_printf_common+0xcc>
 8010e02:	2000      	movs	r0, #0
 8010e04:	e008      	b.n	8010e18 <_printf_common+0xac>
 8010e06:	2301      	movs	r3, #1
 8010e08:	4652      	mov	r2, sl
 8010e0a:	4649      	mov	r1, r9
 8010e0c:	4638      	mov	r0, r7
 8010e0e:	47c0      	blx	r8
 8010e10:	3001      	adds	r0, #1
 8010e12:	d103      	bne.n	8010e1c <_printf_common+0xb0>
 8010e14:	f04f 30ff 	mov.w	r0, #4294967295
 8010e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e1c:	3501      	adds	r5, #1
 8010e1e:	e7c4      	b.n	8010daa <_printf_common+0x3e>
 8010e20:	2030      	movs	r0, #48	; 0x30
 8010e22:	18e1      	adds	r1, r4, r3
 8010e24:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010e28:	1c5a      	adds	r2, r3, #1
 8010e2a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010e2e:	4422      	add	r2, r4
 8010e30:	3302      	adds	r3, #2
 8010e32:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010e36:	e7c5      	b.n	8010dc4 <_printf_common+0x58>
 8010e38:	2301      	movs	r3, #1
 8010e3a:	4622      	mov	r2, r4
 8010e3c:	4649      	mov	r1, r9
 8010e3e:	4638      	mov	r0, r7
 8010e40:	47c0      	blx	r8
 8010e42:	3001      	adds	r0, #1
 8010e44:	d0e6      	beq.n	8010e14 <_printf_common+0xa8>
 8010e46:	3601      	adds	r6, #1
 8010e48:	e7d9      	b.n	8010dfe <_printf_common+0x92>
	...

08010e4c <_printf_i>:
 8010e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010e50:	460c      	mov	r4, r1
 8010e52:	7e27      	ldrb	r7, [r4, #24]
 8010e54:	4691      	mov	r9, r2
 8010e56:	2f78      	cmp	r7, #120	; 0x78
 8010e58:	4680      	mov	r8, r0
 8010e5a:	469a      	mov	sl, r3
 8010e5c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010e5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010e62:	d807      	bhi.n	8010e74 <_printf_i+0x28>
 8010e64:	2f62      	cmp	r7, #98	; 0x62
 8010e66:	d80a      	bhi.n	8010e7e <_printf_i+0x32>
 8010e68:	2f00      	cmp	r7, #0
 8010e6a:	f000 80d9 	beq.w	8011020 <_printf_i+0x1d4>
 8010e6e:	2f58      	cmp	r7, #88	; 0x58
 8010e70:	f000 80a4 	beq.w	8010fbc <_printf_i+0x170>
 8010e74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010e78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010e7c:	e03a      	b.n	8010ef4 <_printf_i+0xa8>
 8010e7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8010e82:	2b15      	cmp	r3, #21
 8010e84:	d8f6      	bhi.n	8010e74 <_printf_i+0x28>
 8010e86:	a001      	add	r0, pc, #4	; (adr r0, 8010e8c <_printf_i+0x40>)
 8010e88:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8010e8c:	08010ee5 	.word	0x08010ee5
 8010e90:	08010ef9 	.word	0x08010ef9
 8010e94:	08010e75 	.word	0x08010e75
 8010e98:	08010e75 	.word	0x08010e75
 8010e9c:	08010e75 	.word	0x08010e75
 8010ea0:	08010e75 	.word	0x08010e75
 8010ea4:	08010ef9 	.word	0x08010ef9
 8010ea8:	08010e75 	.word	0x08010e75
 8010eac:	08010e75 	.word	0x08010e75
 8010eb0:	08010e75 	.word	0x08010e75
 8010eb4:	08010e75 	.word	0x08010e75
 8010eb8:	08011007 	.word	0x08011007
 8010ebc:	08010f29 	.word	0x08010f29
 8010ec0:	08010fe9 	.word	0x08010fe9
 8010ec4:	08010e75 	.word	0x08010e75
 8010ec8:	08010e75 	.word	0x08010e75
 8010ecc:	08011029 	.word	0x08011029
 8010ed0:	08010e75 	.word	0x08010e75
 8010ed4:	08010f29 	.word	0x08010f29
 8010ed8:	08010e75 	.word	0x08010e75
 8010edc:	08010e75 	.word	0x08010e75
 8010ee0:	08010ff1 	.word	0x08010ff1
 8010ee4:	680b      	ldr	r3, [r1, #0]
 8010ee6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8010eea:	1d1a      	adds	r2, r3, #4
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	600a      	str	r2, [r1, #0]
 8010ef0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010ef4:	2301      	movs	r3, #1
 8010ef6:	e0a4      	b.n	8011042 <_printf_i+0x1f6>
 8010ef8:	6825      	ldr	r5, [r4, #0]
 8010efa:	6808      	ldr	r0, [r1, #0]
 8010efc:	062e      	lsls	r6, r5, #24
 8010efe:	f100 0304 	add.w	r3, r0, #4
 8010f02:	d50a      	bpl.n	8010f1a <_printf_i+0xce>
 8010f04:	6805      	ldr	r5, [r0, #0]
 8010f06:	600b      	str	r3, [r1, #0]
 8010f08:	2d00      	cmp	r5, #0
 8010f0a:	da03      	bge.n	8010f14 <_printf_i+0xc8>
 8010f0c:	232d      	movs	r3, #45	; 0x2d
 8010f0e:	426d      	negs	r5, r5
 8010f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010f14:	230a      	movs	r3, #10
 8010f16:	485e      	ldr	r0, [pc, #376]	; (8011090 <_printf_i+0x244>)
 8010f18:	e019      	b.n	8010f4e <_printf_i+0x102>
 8010f1a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8010f1e:	6805      	ldr	r5, [r0, #0]
 8010f20:	600b      	str	r3, [r1, #0]
 8010f22:	bf18      	it	ne
 8010f24:	b22d      	sxthne	r5, r5
 8010f26:	e7ef      	b.n	8010f08 <_printf_i+0xbc>
 8010f28:	680b      	ldr	r3, [r1, #0]
 8010f2a:	6825      	ldr	r5, [r4, #0]
 8010f2c:	1d18      	adds	r0, r3, #4
 8010f2e:	6008      	str	r0, [r1, #0]
 8010f30:	0628      	lsls	r0, r5, #24
 8010f32:	d501      	bpl.n	8010f38 <_printf_i+0xec>
 8010f34:	681d      	ldr	r5, [r3, #0]
 8010f36:	e002      	b.n	8010f3e <_printf_i+0xf2>
 8010f38:	0669      	lsls	r1, r5, #25
 8010f3a:	d5fb      	bpl.n	8010f34 <_printf_i+0xe8>
 8010f3c:	881d      	ldrh	r5, [r3, #0]
 8010f3e:	2f6f      	cmp	r7, #111	; 0x6f
 8010f40:	bf0c      	ite	eq
 8010f42:	2308      	moveq	r3, #8
 8010f44:	230a      	movne	r3, #10
 8010f46:	4852      	ldr	r0, [pc, #328]	; (8011090 <_printf_i+0x244>)
 8010f48:	2100      	movs	r1, #0
 8010f4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010f4e:	6866      	ldr	r6, [r4, #4]
 8010f50:	2e00      	cmp	r6, #0
 8010f52:	bfa8      	it	ge
 8010f54:	6821      	ldrge	r1, [r4, #0]
 8010f56:	60a6      	str	r6, [r4, #8]
 8010f58:	bfa4      	itt	ge
 8010f5a:	f021 0104 	bicge.w	r1, r1, #4
 8010f5e:	6021      	strge	r1, [r4, #0]
 8010f60:	b90d      	cbnz	r5, 8010f66 <_printf_i+0x11a>
 8010f62:	2e00      	cmp	r6, #0
 8010f64:	d04d      	beq.n	8011002 <_printf_i+0x1b6>
 8010f66:	4616      	mov	r6, r2
 8010f68:	fbb5 f1f3 	udiv	r1, r5, r3
 8010f6c:	fb03 5711 	mls	r7, r3, r1, r5
 8010f70:	5dc7      	ldrb	r7, [r0, r7]
 8010f72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010f76:	462f      	mov	r7, r5
 8010f78:	42bb      	cmp	r3, r7
 8010f7a:	460d      	mov	r5, r1
 8010f7c:	d9f4      	bls.n	8010f68 <_printf_i+0x11c>
 8010f7e:	2b08      	cmp	r3, #8
 8010f80:	d10b      	bne.n	8010f9a <_printf_i+0x14e>
 8010f82:	6823      	ldr	r3, [r4, #0]
 8010f84:	07df      	lsls	r7, r3, #31
 8010f86:	d508      	bpl.n	8010f9a <_printf_i+0x14e>
 8010f88:	6923      	ldr	r3, [r4, #16]
 8010f8a:	6861      	ldr	r1, [r4, #4]
 8010f8c:	4299      	cmp	r1, r3
 8010f8e:	bfde      	ittt	le
 8010f90:	2330      	movle	r3, #48	; 0x30
 8010f92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010f96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010f9a:	1b92      	subs	r2, r2, r6
 8010f9c:	6122      	str	r2, [r4, #16]
 8010f9e:	464b      	mov	r3, r9
 8010fa0:	4621      	mov	r1, r4
 8010fa2:	4640      	mov	r0, r8
 8010fa4:	f8cd a000 	str.w	sl, [sp]
 8010fa8:	aa03      	add	r2, sp, #12
 8010faa:	f7ff fedf 	bl	8010d6c <_printf_common>
 8010fae:	3001      	adds	r0, #1
 8010fb0:	d14c      	bne.n	801104c <_printf_i+0x200>
 8010fb2:	f04f 30ff 	mov.w	r0, #4294967295
 8010fb6:	b004      	add	sp, #16
 8010fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fbc:	4834      	ldr	r0, [pc, #208]	; (8011090 <_printf_i+0x244>)
 8010fbe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8010fc2:	680e      	ldr	r6, [r1, #0]
 8010fc4:	6823      	ldr	r3, [r4, #0]
 8010fc6:	f856 5b04 	ldr.w	r5, [r6], #4
 8010fca:	061f      	lsls	r7, r3, #24
 8010fcc:	600e      	str	r6, [r1, #0]
 8010fce:	d514      	bpl.n	8010ffa <_printf_i+0x1ae>
 8010fd0:	07d9      	lsls	r1, r3, #31
 8010fd2:	bf44      	itt	mi
 8010fd4:	f043 0320 	orrmi.w	r3, r3, #32
 8010fd8:	6023      	strmi	r3, [r4, #0]
 8010fda:	b91d      	cbnz	r5, 8010fe4 <_printf_i+0x198>
 8010fdc:	6823      	ldr	r3, [r4, #0]
 8010fde:	f023 0320 	bic.w	r3, r3, #32
 8010fe2:	6023      	str	r3, [r4, #0]
 8010fe4:	2310      	movs	r3, #16
 8010fe6:	e7af      	b.n	8010f48 <_printf_i+0xfc>
 8010fe8:	6823      	ldr	r3, [r4, #0]
 8010fea:	f043 0320 	orr.w	r3, r3, #32
 8010fee:	6023      	str	r3, [r4, #0]
 8010ff0:	2378      	movs	r3, #120	; 0x78
 8010ff2:	4828      	ldr	r0, [pc, #160]	; (8011094 <_printf_i+0x248>)
 8010ff4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010ff8:	e7e3      	b.n	8010fc2 <_printf_i+0x176>
 8010ffa:	065e      	lsls	r6, r3, #25
 8010ffc:	bf48      	it	mi
 8010ffe:	b2ad      	uxthmi	r5, r5
 8011000:	e7e6      	b.n	8010fd0 <_printf_i+0x184>
 8011002:	4616      	mov	r6, r2
 8011004:	e7bb      	b.n	8010f7e <_printf_i+0x132>
 8011006:	680b      	ldr	r3, [r1, #0]
 8011008:	6826      	ldr	r6, [r4, #0]
 801100a:	1d1d      	adds	r5, r3, #4
 801100c:	6960      	ldr	r0, [r4, #20]
 801100e:	600d      	str	r5, [r1, #0]
 8011010:	0635      	lsls	r5, r6, #24
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	d501      	bpl.n	801101a <_printf_i+0x1ce>
 8011016:	6018      	str	r0, [r3, #0]
 8011018:	e002      	b.n	8011020 <_printf_i+0x1d4>
 801101a:	0671      	lsls	r1, r6, #25
 801101c:	d5fb      	bpl.n	8011016 <_printf_i+0x1ca>
 801101e:	8018      	strh	r0, [r3, #0]
 8011020:	2300      	movs	r3, #0
 8011022:	4616      	mov	r6, r2
 8011024:	6123      	str	r3, [r4, #16]
 8011026:	e7ba      	b.n	8010f9e <_printf_i+0x152>
 8011028:	680b      	ldr	r3, [r1, #0]
 801102a:	1d1a      	adds	r2, r3, #4
 801102c:	600a      	str	r2, [r1, #0]
 801102e:	681e      	ldr	r6, [r3, #0]
 8011030:	2100      	movs	r1, #0
 8011032:	4630      	mov	r0, r6
 8011034:	6862      	ldr	r2, [r4, #4]
 8011036:	f000 f8c9 	bl	80111cc <memchr>
 801103a:	b108      	cbz	r0, 8011040 <_printf_i+0x1f4>
 801103c:	1b80      	subs	r0, r0, r6
 801103e:	6060      	str	r0, [r4, #4]
 8011040:	6863      	ldr	r3, [r4, #4]
 8011042:	6123      	str	r3, [r4, #16]
 8011044:	2300      	movs	r3, #0
 8011046:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801104a:	e7a8      	b.n	8010f9e <_printf_i+0x152>
 801104c:	4632      	mov	r2, r6
 801104e:	4649      	mov	r1, r9
 8011050:	4640      	mov	r0, r8
 8011052:	6923      	ldr	r3, [r4, #16]
 8011054:	47d0      	blx	sl
 8011056:	3001      	adds	r0, #1
 8011058:	d0ab      	beq.n	8010fb2 <_printf_i+0x166>
 801105a:	6823      	ldr	r3, [r4, #0]
 801105c:	079b      	lsls	r3, r3, #30
 801105e:	d413      	bmi.n	8011088 <_printf_i+0x23c>
 8011060:	68e0      	ldr	r0, [r4, #12]
 8011062:	9b03      	ldr	r3, [sp, #12]
 8011064:	4298      	cmp	r0, r3
 8011066:	bfb8      	it	lt
 8011068:	4618      	movlt	r0, r3
 801106a:	e7a4      	b.n	8010fb6 <_printf_i+0x16a>
 801106c:	2301      	movs	r3, #1
 801106e:	4632      	mov	r2, r6
 8011070:	4649      	mov	r1, r9
 8011072:	4640      	mov	r0, r8
 8011074:	47d0      	blx	sl
 8011076:	3001      	adds	r0, #1
 8011078:	d09b      	beq.n	8010fb2 <_printf_i+0x166>
 801107a:	3501      	adds	r5, #1
 801107c:	68e3      	ldr	r3, [r4, #12]
 801107e:	9903      	ldr	r1, [sp, #12]
 8011080:	1a5b      	subs	r3, r3, r1
 8011082:	42ab      	cmp	r3, r5
 8011084:	dcf2      	bgt.n	801106c <_printf_i+0x220>
 8011086:	e7eb      	b.n	8011060 <_printf_i+0x214>
 8011088:	2500      	movs	r5, #0
 801108a:	f104 0619 	add.w	r6, r4, #25
 801108e:	e7f5      	b.n	801107c <_printf_i+0x230>
 8011090:	08011f7d 	.word	0x08011f7d
 8011094:	08011f8e 	.word	0x08011f8e

08011098 <__sread>:
 8011098:	b510      	push	{r4, lr}
 801109a:	460c      	mov	r4, r1
 801109c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110a0:	f000 f8e2 	bl	8011268 <_read_r>
 80110a4:	2800      	cmp	r0, #0
 80110a6:	bfab      	itete	ge
 80110a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80110aa:	89a3      	ldrhlt	r3, [r4, #12]
 80110ac:	181b      	addge	r3, r3, r0
 80110ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80110b2:	bfac      	ite	ge
 80110b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80110b6:	81a3      	strhlt	r3, [r4, #12]
 80110b8:	bd10      	pop	{r4, pc}

080110ba <__swrite>:
 80110ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110be:	461f      	mov	r7, r3
 80110c0:	898b      	ldrh	r3, [r1, #12]
 80110c2:	4605      	mov	r5, r0
 80110c4:	05db      	lsls	r3, r3, #23
 80110c6:	460c      	mov	r4, r1
 80110c8:	4616      	mov	r6, r2
 80110ca:	d505      	bpl.n	80110d8 <__swrite+0x1e>
 80110cc:	2302      	movs	r3, #2
 80110ce:	2200      	movs	r2, #0
 80110d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110d4:	f000 f868 	bl	80111a8 <_lseek_r>
 80110d8:	89a3      	ldrh	r3, [r4, #12]
 80110da:	4632      	mov	r2, r6
 80110dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80110e0:	81a3      	strh	r3, [r4, #12]
 80110e2:	4628      	mov	r0, r5
 80110e4:	463b      	mov	r3, r7
 80110e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80110ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80110ee:	f000 b817 	b.w	8011120 <_write_r>

080110f2 <__sseek>:
 80110f2:	b510      	push	{r4, lr}
 80110f4:	460c      	mov	r4, r1
 80110f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110fa:	f000 f855 	bl	80111a8 <_lseek_r>
 80110fe:	1c43      	adds	r3, r0, #1
 8011100:	89a3      	ldrh	r3, [r4, #12]
 8011102:	bf15      	itete	ne
 8011104:	6560      	strne	r0, [r4, #84]	; 0x54
 8011106:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801110a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801110e:	81a3      	strheq	r3, [r4, #12]
 8011110:	bf18      	it	ne
 8011112:	81a3      	strhne	r3, [r4, #12]
 8011114:	bd10      	pop	{r4, pc}

08011116 <__sclose>:
 8011116:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801111a:	f000 b813 	b.w	8011144 <_close_r>
	...

08011120 <_write_r>:
 8011120:	b538      	push	{r3, r4, r5, lr}
 8011122:	4604      	mov	r4, r0
 8011124:	4608      	mov	r0, r1
 8011126:	4611      	mov	r1, r2
 8011128:	2200      	movs	r2, #0
 801112a:	4d05      	ldr	r5, [pc, #20]	; (8011140 <_write_r+0x20>)
 801112c:	602a      	str	r2, [r5, #0]
 801112e:	461a      	mov	r2, r3
 8011130:	f7f4 fb2d 	bl	800578e <_write>
 8011134:	1c43      	adds	r3, r0, #1
 8011136:	d102      	bne.n	801113e <_write_r+0x1e>
 8011138:	682b      	ldr	r3, [r5, #0]
 801113a:	b103      	cbz	r3, 801113e <_write_r+0x1e>
 801113c:	6023      	str	r3, [r4, #0]
 801113e:	bd38      	pop	{r3, r4, r5, pc}
 8011140:	20001c48 	.word	0x20001c48

08011144 <_close_r>:
 8011144:	b538      	push	{r3, r4, r5, lr}
 8011146:	2300      	movs	r3, #0
 8011148:	4d05      	ldr	r5, [pc, #20]	; (8011160 <_close_r+0x1c>)
 801114a:	4604      	mov	r4, r0
 801114c:	4608      	mov	r0, r1
 801114e:	602b      	str	r3, [r5, #0]
 8011150:	f7f4 fb39 	bl	80057c6 <_close>
 8011154:	1c43      	adds	r3, r0, #1
 8011156:	d102      	bne.n	801115e <_close_r+0x1a>
 8011158:	682b      	ldr	r3, [r5, #0]
 801115a:	b103      	cbz	r3, 801115e <_close_r+0x1a>
 801115c:	6023      	str	r3, [r4, #0]
 801115e:	bd38      	pop	{r3, r4, r5, pc}
 8011160:	20001c48 	.word	0x20001c48

08011164 <_fstat_r>:
 8011164:	b538      	push	{r3, r4, r5, lr}
 8011166:	2300      	movs	r3, #0
 8011168:	4d06      	ldr	r5, [pc, #24]	; (8011184 <_fstat_r+0x20>)
 801116a:	4604      	mov	r4, r0
 801116c:	4608      	mov	r0, r1
 801116e:	4611      	mov	r1, r2
 8011170:	602b      	str	r3, [r5, #0]
 8011172:	f7f4 fb33 	bl	80057dc <_fstat>
 8011176:	1c43      	adds	r3, r0, #1
 8011178:	d102      	bne.n	8011180 <_fstat_r+0x1c>
 801117a:	682b      	ldr	r3, [r5, #0]
 801117c:	b103      	cbz	r3, 8011180 <_fstat_r+0x1c>
 801117e:	6023      	str	r3, [r4, #0]
 8011180:	bd38      	pop	{r3, r4, r5, pc}
 8011182:	bf00      	nop
 8011184:	20001c48 	.word	0x20001c48

08011188 <_isatty_r>:
 8011188:	b538      	push	{r3, r4, r5, lr}
 801118a:	2300      	movs	r3, #0
 801118c:	4d05      	ldr	r5, [pc, #20]	; (80111a4 <_isatty_r+0x1c>)
 801118e:	4604      	mov	r4, r0
 8011190:	4608      	mov	r0, r1
 8011192:	602b      	str	r3, [r5, #0]
 8011194:	f7f4 fb31 	bl	80057fa <_isatty>
 8011198:	1c43      	adds	r3, r0, #1
 801119a:	d102      	bne.n	80111a2 <_isatty_r+0x1a>
 801119c:	682b      	ldr	r3, [r5, #0]
 801119e:	b103      	cbz	r3, 80111a2 <_isatty_r+0x1a>
 80111a0:	6023      	str	r3, [r4, #0]
 80111a2:	bd38      	pop	{r3, r4, r5, pc}
 80111a4:	20001c48 	.word	0x20001c48

080111a8 <_lseek_r>:
 80111a8:	b538      	push	{r3, r4, r5, lr}
 80111aa:	4604      	mov	r4, r0
 80111ac:	4608      	mov	r0, r1
 80111ae:	4611      	mov	r1, r2
 80111b0:	2200      	movs	r2, #0
 80111b2:	4d05      	ldr	r5, [pc, #20]	; (80111c8 <_lseek_r+0x20>)
 80111b4:	602a      	str	r2, [r5, #0]
 80111b6:	461a      	mov	r2, r3
 80111b8:	f7f4 fb29 	bl	800580e <_lseek>
 80111bc:	1c43      	adds	r3, r0, #1
 80111be:	d102      	bne.n	80111c6 <_lseek_r+0x1e>
 80111c0:	682b      	ldr	r3, [r5, #0]
 80111c2:	b103      	cbz	r3, 80111c6 <_lseek_r+0x1e>
 80111c4:	6023      	str	r3, [r4, #0]
 80111c6:	bd38      	pop	{r3, r4, r5, pc}
 80111c8:	20001c48 	.word	0x20001c48

080111cc <memchr>:
 80111cc:	4603      	mov	r3, r0
 80111ce:	b510      	push	{r4, lr}
 80111d0:	b2c9      	uxtb	r1, r1
 80111d2:	4402      	add	r2, r0
 80111d4:	4293      	cmp	r3, r2
 80111d6:	4618      	mov	r0, r3
 80111d8:	d101      	bne.n	80111de <memchr+0x12>
 80111da:	2000      	movs	r0, #0
 80111dc:	e003      	b.n	80111e6 <memchr+0x1a>
 80111de:	7804      	ldrb	r4, [r0, #0]
 80111e0:	3301      	adds	r3, #1
 80111e2:	428c      	cmp	r4, r1
 80111e4:	d1f6      	bne.n	80111d4 <memchr+0x8>
 80111e6:	bd10      	pop	{r4, pc}

080111e8 <memmove>:
 80111e8:	4288      	cmp	r0, r1
 80111ea:	b510      	push	{r4, lr}
 80111ec:	eb01 0402 	add.w	r4, r1, r2
 80111f0:	d902      	bls.n	80111f8 <memmove+0x10>
 80111f2:	4284      	cmp	r4, r0
 80111f4:	4623      	mov	r3, r4
 80111f6:	d807      	bhi.n	8011208 <memmove+0x20>
 80111f8:	1e43      	subs	r3, r0, #1
 80111fa:	42a1      	cmp	r1, r4
 80111fc:	d008      	beq.n	8011210 <memmove+0x28>
 80111fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011202:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011206:	e7f8      	b.n	80111fa <memmove+0x12>
 8011208:	4601      	mov	r1, r0
 801120a:	4402      	add	r2, r0
 801120c:	428a      	cmp	r2, r1
 801120e:	d100      	bne.n	8011212 <memmove+0x2a>
 8011210:	bd10      	pop	{r4, pc}
 8011212:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011216:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801121a:	e7f7      	b.n	801120c <memmove+0x24>

0801121c <_realloc_r>:
 801121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801121e:	4607      	mov	r7, r0
 8011220:	4614      	mov	r4, r2
 8011222:	460e      	mov	r6, r1
 8011224:	b921      	cbnz	r1, 8011230 <_realloc_r+0x14>
 8011226:	4611      	mov	r1, r2
 8011228:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801122c:	f7fe bee8 	b.w	8010000 <_malloc_r>
 8011230:	b922      	cbnz	r2, 801123c <_realloc_r+0x20>
 8011232:	f7fe fe99 	bl	800ff68 <_free_r>
 8011236:	4625      	mov	r5, r4
 8011238:	4628      	mov	r0, r5
 801123a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801123c:	f000 f826 	bl	801128c <_malloc_usable_size_r>
 8011240:	42a0      	cmp	r0, r4
 8011242:	d20f      	bcs.n	8011264 <_realloc_r+0x48>
 8011244:	4621      	mov	r1, r4
 8011246:	4638      	mov	r0, r7
 8011248:	f7fe feda 	bl	8010000 <_malloc_r>
 801124c:	4605      	mov	r5, r0
 801124e:	2800      	cmp	r0, #0
 8011250:	d0f2      	beq.n	8011238 <_realloc_r+0x1c>
 8011252:	4631      	mov	r1, r6
 8011254:	4622      	mov	r2, r4
 8011256:	f7fe fe71 	bl	800ff3c <memcpy>
 801125a:	4631      	mov	r1, r6
 801125c:	4638      	mov	r0, r7
 801125e:	f7fe fe83 	bl	800ff68 <_free_r>
 8011262:	e7e9      	b.n	8011238 <_realloc_r+0x1c>
 8011264:	4635      	mov	r5, r6
 8011266:	e7e7      	b.n	8011238 <_realloc_r+0x1c>

08011268 <_read_r>:
 8011268:	b538      	push	{r3, r4, r5, lr}
 801126a:	4604      	mov	r4, r0
 801126c:	4608      	mov	r0, r1
 801126e:	4611      	mov	r1, r2
 8011270:	2200      	movs	r2, #0
 8011272:	4d05      	ldr	r5, [pc, #20]	; (8011288 <_read_r+0x20>)
 8011274:	602a      	str	r2, [r5, #0]
 8011276:	461a      	mov	r2, r3
 8011278:	f7f4 fa6c 	bl	8005754 <_read>
 801127c:	1c43      	adds	r3, r0, #1
 801127e:	d102      	bne.n	8011286 <_read_r+0x1e>
 8011280:	682b      	ldr	r3, [r5, #0]
 8011282:	b103      	cbz	r3, 8011286 <_read_r+0x1e>
 8011284:	6023      	str	r3, [r4, #0]
 8011286:	bd38      	pop	{r3, r4, r5, pc}
 8011288:	20001c48 	.word	0x20001c48

0801128c <_malloc_usable_size_r>:
 801128c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011290:	1f18      	subs	r0, r3, #4
 8011292:	2b00      	cmp	r3, #0
 8011294:	bfbc      	itt	lt
 8011296:	580b      	ldrlt	r3, [r1, r0]
 8011298:	18c0      	addlt	r0, r0, r3
 801129a:	4770      	bx	lr

0801129c <_init>:
 801129c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801129e:	bf00      	nop
 80112a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112a2:	bc08      	pop	{r3}
 80112a4:	469e      	mov	lr, r3
 80112a6:	4770      	bx	lr

080112a8 <_fini>:
 80112a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112aa:	bf00      	nop
 80112ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112ae:	bc08      	pop	{r3}
 80112b0:	469e      	mov	lr, r3
 80112b2:	4770      	bx	lr
