{"vcs1":{"timestamp_begin":1682290751.737911851, "rt":1.71, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1682290753.524231694, "rt":1.17, "ut":0.31, "st":0.15}}
{"link":{"timestamp_begin":1682290754.757125903, "rt":0.55, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682290751.316969368}
{"VCS_COMP_START_TIME": 1682290751.316969368}
{"VCS_COMP_END_TIME": 1682291465.584941397}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 340744}}
{"stitch_vcselab": {"peak_mem": 222564}}
