Report time       : Fri Jul 24 18:39:43     2020.
Solution          : binaria_normal_optimizada_parada.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|              5|            653|           1543|              6|            620|           1544|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
