Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 21:58:43 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    12          
TIMING-18  Warning   Missing input or output delay   28          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.180        0.000                      0                  145        0.153        0.000                      0                  145        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.180        0.000                      0                  145        0.153        0.000                      0                  145        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.534ns (43.561%)  route 3.283ns (56.439%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.621    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.955 r  disp/ck2/cnt_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.955    disp/ck2/cnt_reg[24]_i_1__0_n_6
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507    14.848    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[25]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.062    15.135    disp/ck2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.513ns (43.357%)  route 3.283ns (56.643%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.621    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.934 r  disp/ck2/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.934    disp/ck2/cnt_reg[24]_i_1__0_n_4
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507    14.848    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[27]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.062    15.135    disp/ck2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.934    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 2.439ns (42.624%)  route 3.283ns (57.376%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.621    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.860 r  disp/ck2/cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.860    disp/ck2/cnt_reg[24]_i_1__0_n_5
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507    14.848    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[26]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.062    15.135    disp/ck2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 2.423ns (42.463%)  route 3.283ns (57.537%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  disp/ck2/cnt_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.621    disp/ck2/cnt_reg[20]_i_1__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.844 r  disp/ck2/cnt_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.844    disp/ck2/cnt_reg[24]_i_1__0_n_7
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.507    14.848    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[24]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDCE (Setup_fdce_C_D)        0.062    15.135    disp/ck2/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.703ns  (logic 2.420ns (42.433%)  route 3.283ns (57.567%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.841 r  disp/ck2/cnt_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.841    disp/ck2/cnt_reg[20]_i_1__0_n_6
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.506    14.847    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[21]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.062    15.134    disp/ck2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 2.399ns (42.220%)  route 3.283ns (57.780%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.820 r  disp/ck2/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.820    disp/ck2/cnt_reg[20]_i_1__0_n_4
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.506    14.847    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[23]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.062    15.134    disp/ck2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.325ns (41.458%)  route 3.283ns (58.542%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.746 r  disp/ck2/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.746    disp/ck2/cnt_reg[20]_i_1__0_n_5
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.506    14.847    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[22]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.062    15.134    disp/ck2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.404ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.309ns (41.290%)  route 3.283ns (58.710%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  disp/ck2/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    disp/ck2/cnt_reg[16]_i_1__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.730 r  disp/ck2/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.730    disp/ck2/cnt_reg[20]_i_1__0_n_7
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.506    14.847    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[20]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDCE (Setup_fdce_C_D)        0.062    15.134    disp/ck2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.404    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 2.306ns (41.259%)  route 3.283ns (58.741%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.727 r  disp/ck2/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.727    disp/ck2/cnt_reg[16]_i_1__0_n_6
    SLICE_X59Y27         FDCE                                         r  disp/ck2/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.504    14.845    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  disp/ck2/cnt_reg[17]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)        0.062    15.132    disp/ck2/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 disp/ck2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.285ns (41.037%)  route 3.283ns (58.963%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.617     5.138    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y24         FDCE                                         r  disp/ck2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  disp/ck2/cnt_reg[4]/Q
                         net (fo=2, routed)           1.028     6.622    disp/ck2/cnt_reg[4]
    SLICE_X60Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.746 r  disp/ck2/disp[21]_i_9/O
                         net (fo=2, routed)           0.853     7.599    disp/ck2/disp[21]_i_9_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.152     7.751 r  disp/ck2/disp[21]_i_4/O
                         net (fo=19, routed)          1.393     9.144    disp/ck2/disp[21]_i_4_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.492 r  disp/ck2/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.000     9.492    disp/ck2/cnt[0]_i_5__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.042 r  disp/ck2/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.042    disp/ck2/cnt_reg[0]_i_1__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  disp/ck2/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009    10.165    disp/ck2/cnt_reg[4]_i_1__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  disp/ck2/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.279    disp/ck2/cnt_reg[8]_i_1__0_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  disp/ck2/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    disp/ck2/cnt_reg[12]_i_1__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.706 r  disp/ck2/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.706    disp/ck2/cnt_reg[16]_i_1__0_n_4
    SLICE_X59Y27         FDCE                                         r  disp/ck2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.504    14.845    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y27         FDCE                                         r  disp/ck2/cnt_reg[19]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y27         FDCE (Setup_fdce_C_D)        0.062    15.132    disp/ck2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  4.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 disp/disp_reg[20]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[20]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  disp/disp_reg[20]_P/Q
                         net (fo=2, routed)           0.071     1.683    disp/disp_reg[20]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.728 r  disp/disp[16]_i_1/O
                         net (fo=1, routed)           0.000     1.728    disp/p_3_in[16]
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[16]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.091     1.575    disp/disp_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 disp/disp_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.471    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  disp/disp_reg[12]_P/Q
                         net (fo=2, routed)           0.148     1.760    disp/disp_reg[12]_P_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  disp/disp[8]_i_1/O
                         net (fo=1, routed)           0.000     1.805    disp/p_3_in[8]
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[8]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y31         FDCE (Hold_fdce_C_D)         0.092     1.576    disp/disp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp/ck2/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.582     1.465    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  disp/ck2/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     1.724    disp/ck2/cnt_reg[15]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  disp/ck2/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.832    disp/ck2/cnt_reg[12]_i_1__0_n_4
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.849     1.976    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[15]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    disp/ck2/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp/ck2/cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.584     1.467    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  disp/ck2/cnt_reg[23]/Q
                         net (fo=3, routed)           0.118     1.726    disp/ck2/cnt_reg[23]
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  disp/ck2/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.834    disp/ck2/cnt_reg[20]_i_1__0_n_4
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.852     1.979    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y28         FDCE                                         r  disp/ck2/cnt_reg[23]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.105     1.572    disp/ck2/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp/disp_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.583     1.466    disp/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  disp/disp_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  disp/disp_reg[1]_C/Q
                         net (fo=3, routed)           0.168     1.775    disp/ck2/disp_reg[1]_C_0
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  disp/ck2/disp[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.820    disp/ck2_n_4
    SLICE_X63Y26         FDCE                                         r  disp/disp_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.978    disp/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  disp/disp_reg[1]_C/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.091     1.557    disp/disp_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp/disp_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  disp/disp_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/disp_reg[4]_C/Q
                         net (fo=2, routed)           0.168     1.777    disp/ck2/disp_reg[4]_C_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  disp/ck2/disp[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.822    disp/ck2_n_5
    SLICE_X61Y29         FDCE                                         r  disp/disp_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    disp/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  disp/disp_reg[4]_C/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDCE (Hold_fdce_C_D)         0.091     1.559    disp/disp_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/disp_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.584     1.467    disp/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  disp/disp_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  disp/disp_reg[3]_C/Q
                         net (fo=3, routed)           0.175     1.806    disp/ck2/disp_reg[3]_C_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  disp/ck2/disp[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.851    disp/ck2_n_1
    SLICE_X60Y28         FDCE                                         r  disp/disp_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.852     1.979    disp/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  disp/disp_reg[3]_C/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     1.587    disp/disp_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/ck2/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  disp/ck2/cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.729    disp/ck2/cnt_reg[27]
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  disp/ck2/cnt_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.837    disp/ck2/cnt_reg[24]_i_1__0_n_4
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  disp/ck2/cnt_reg[27]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.105     1.573    disp/ck2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp/ck2/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/ck2/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.582     1.465    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  disp/ck2/cnt_reg[12]/Q
                         net (fo=2, routed)           0.115     1.721    disp/ck2/cnt_reg[12]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  disp/ck2/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.836    disp/ck2/cnt_reg[12]_i_1__0_n_7
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.849     1.976    disp/ck2/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  disp/ck2/cnt_reg[12]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    disp/ck2/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp/disp_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/disp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.363%)  route 0.215ns (53.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    disp/clk_IBUF_BUFG
    SLICE_X62Y30         FDCE                                         r  disp/disp_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  disp/disp_reg[2]_C/Q
                         net (fo=4, routed)           0.215     1.826    disp/disp_reg[2]_C_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  disp/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    disp/p_3_in[6]
    SLICE_X64Y30         FDCE                                         r  disp/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     1.983    disp/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  disp/disp_reg[6]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.121     1.605    disp/disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   disp/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   disp/disp_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y30   disp/disp_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   disp/disp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y31   disp/disp_reg[11]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y31   disp/disp_reg[11]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   disp/disp_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   disp/disp_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y28   disp/an_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   disp/disp_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   disp/disp_reg[0]_C/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.945ns  (logic 5.440ns (39.008%)  route 8.506ns (60.992%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           3.775     5.228    disp/sw_IBUF[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.352 r  disp/led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           1.270     6.622    disp_n_0
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.152     6.774 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.460    10.234    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    13.945 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.945    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.838ns  (logic 5.209ns (37.645%)  route 8.629ns (62.355%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           3.775     5.228    disp/sw_IBUF[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.352 r  disp/led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           1.270     6.622    disp_n_0
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124     6.746 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.583    10.330    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.838 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.838    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.676ns  (logic 5.278ns (41.634%)  route 7.399ns (58.366%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           3.192     4.645    disp/sw_IBUF[0]
    SLICE_X61Y28         LUT2 (Prop_lut2_I1_O)        0.118     4.763 r  disp/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.206     8.969    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    12.676 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.676    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.546ns  (logic 5.078ns (40.472%)  route 7.469ns (59.528%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           3.727     5.180    disp/sw_IBUF[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.124     5.304 r  disp/led_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           3.742     9.045    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.546 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.546    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.490ns  (logic 5.115ns (40.952%)  route 7.375ns (59.048%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.471     4.932    disp/sw_IBUF[1]
    SLICE_X61Y28         LUT4 (Prop_lut4_I2_O)        0.124     5.056 r  disp/led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.904     8.961    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.490 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.490    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.633ns  (logic 5.060ns (47.592%)  route 5.573ns (52.408%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          1.264     1.823    disp/disp_reg[23]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.124     1.947 r  disp/disp[15]_C_i_2/O
                         net (fo=3, routed)           1.386     3.334    disp/data2[3]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.458 r  disp/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     3.458    disp/g0_b0_i_12_n_0
    SLICE_X63Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     3.675 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.831     4.506    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.329     4.835 r  disp/g0_b5/O
                         net (fo=1, routed)           2.091     6.926    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.633 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.633    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 5.331ns (50.322%)  route 5.262ns (49.678%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          1.264     1.823    disp/disp_reg[23]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.152     1.975 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     2.777    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     3.109 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     3.109    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     3.326 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.151     4.477    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.327     4.804 r  disp/g0_b3/O
                         net (fo=1, routed)           2.045     6.849    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.593 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.593    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.273ns  (logic 5.300ns (51.587%)  route 4.974ns (48.413%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          1.264     1.823    disp/disp_reg[23]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.152     1.975 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     2.777    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     3.109 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     3.109    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     3.326 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.152     4.478    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.327     4.805 r  disp/g0_b0/O
                         net (fo=1, routed)           1.755     6.561    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.273 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.273    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.273ns  (logic 4.843ns (47.143%)  route 5.430ns (52.857%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          1.264     1.823    disp/disp_reg[23]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.124     1.947 f  disp/disp[15]_C_i_2/O
                         net (fo=3, routed)           1.386     3.334    disp/data2[3]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.458 f  disp/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     3.458    disp/g0_b0_i_12_n_0
    SLICE_X63Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     3.675 f  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.831     4.506    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.299     4.805 r  disp/g0_b4/O
                         net (fo=1, routed)           1.948     6.753    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.273 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.273    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 5.088ns (49.907%)  route 5.107ns (50.093%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          1.264     1.823    disp/disp_reg[23]_LDC_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.152     1.975 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     2.777    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     3.109 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     3.109    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     3.326 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.152     4.478    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.299     4.777 r  disp/g0_b1/O
                         net (fo=1, routed)           1.889     6.666    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.195 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.195    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/disp_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 0.282ns (26.993%)  route 0.762ns (73.007%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=31, routed)          0.565     0.801    disp/sw_IBUF[8]
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.846 f  disp/disp_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.197     1.043    disp/disp_reg[4]_LDC_i_2_n_0
    SLICE_X61Y30         LDCE                                         f  disp/disp_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            disp/disp_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.078ns  (logic 0.277ns (25.686%)  route 0.801ns (74.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=8, routed)           0.672     0.904    disp/sw_IBUF[7]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.949 f  disp/disp_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.129     1.078    disp/disp_reg[3]_LDC_i_2_n_0
    SLICE_X61Y28         LDCE                                         f  disp/disp_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            disp/disp_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 0.268ns (24.166%)  route 0.840ns (75.834%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=8, routed)           0.650     0.873    disp/sw_IBUF[4]
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.918 f  disp/disp_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.190     1.107    disp/disp_reg[1]_LDC_i_2_n_0
    SLICE_X65Y28         LDCE                                         f  disp/disp_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/disp_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.280ns (24.905%)  route 0.843ns (75.095%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=31, routed)          0.645     0.881    disp/sw_IBUF[8]
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.043     0.924 f  disp/disp_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.198     1.123    disp/disp_reg[0]_LDC_i_2_n_0
    SLICE_X60Y29         LDCE                                         f  disp/disp_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/disp_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.282ns (22.858%)  route 0.950ns (77.142%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=31, routed)          0.768     1.005    disp/sw_IBUF[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.050 f  disp/disp_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.182     1.232    disp/disp_reg[2]_LDC_i_2_n_0
    SLICE_X63Y30         LDCE                                         f  disp/disp_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            disp/disp_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.551ns  (logic 0.280ns (18.031%)  route 1.271ns (81.969%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=31, routed)          0.777     1.013    disp/sw_IBUF[8]
    SLICE_X62Y29         LUT2 (Prop_lut2_I1_O)        0.043     1.056 f  disp/disp_reg[23]_LDC_i_2/O
                         net (fo=15, routed)          0.494     1.551    disp/disp_reg[23]_LDC_i_2_n_0
    SLICE_X62Y26         LDCE                                         f  disp/disp_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.609ns (68.120%)  route 0.753ns (31.880%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  disp/disp_reg[1]_LDC/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[1]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    disp/disp_reg[1]_LDC_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  disp/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     0.305    disp/g0_b0_i_7_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     0.367 r  disp/g0_b0_i_2/O
                         net (fo=7, routed)           0.256     0.623    disp/enc[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.108     0.731 r  disp/g0_b2/O
                         net (fo=1, routed)           0.395     1.126    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.362 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.362    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.644ns (68.624%)  route 0.752ns (31.376%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  disp/disp_reg[1]_LDC/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[1]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    disp/disp_reg[1]_LDC_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  disp/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     0.305    disp/g0_b0_i_7_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     0.367 r  disp/g0_b0_i_2/O
                         net (fo=7, routed)           0.254     0.621    disp/enc[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.105     0.726 r  disp/g0_b0/O
                         net (fo=1, routed)           0.395     1.122    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.395 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.395    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.603ns (66.705%)  route 0.800ns (33.295%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  disp/disp_reg[1]_LDC/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[1]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    disp/disp_reg[1]_LDC_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  disp/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     0.305    disp/g0_b0_i_7_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     0.367 r  disp/g0_b0_i_2/O
                         net (fo=7, routed)           0.254     0.621    disp/enc[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.108     0.729 r  disp/g0_b1/O
                         net (fo=1, routed)           0.444     1.173    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.403 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.403    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.594ns (65.881%)  route 0.825ns (34.119%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  disp/disp_reg[1]_LDC/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[1]_LDC/Q
                         net (fo=2, routed)           0.102     0.260    disp/disp_reg[1]_LDC_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.305 f  disp/g0_b0_i_7/O
                         net (fo=1, routed)           0.000     0.305    disp/g0_b0_i_7_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I0_O)      0.062     0.367 f  disp/g0_b0_i_2/O
                         net (fo=7, routed)           0.253     0.620    disp/enc[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.108     0.728 r  disp/g0_b4/O
                         net (fo=1, routed)           0.470     1.198    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.419 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.419    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/disp_reg[11]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 4.957ns (49.212%)  route 5.116ns (50.788%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[11]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  disp/disp_reg[11]_P/Q
                         net (fo=1, routed)           0.808     6.412    disp/disp_reg[11]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.536 r  disp/disp[15]_C_i_2/O
                         net (fo=3, routed)           1.386     7.923    disp/data2[3]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.047 r  disp/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     8.047    disp/g0_b0_i_12_n_0
    SLICE_X63Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     8.264 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.831     9.095    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.329     9.424 r  disp/g0_b5/O
                         net (fo=1, routed)           2.091    11.514    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    15.222 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.222    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 5.228ns (52.849%)  route 4.664ns (47.151%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  disp/disp_reg[12]_P/Q
                         net (fo=2, routed)           0.666     6.270    disp/disp_reg[12]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.152     6.422 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     7.224    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     7.556 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     7.556    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.773 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.151     8.924    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.327     9.251 r  disp/g0_b3/O
                         net (fo=1, routed)           2.045    11.296    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    15.040 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.040    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[11]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.713ns  (logic 4.740ns (48.797%)  route 4.974ns (51.203%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[11]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  disp/disp_reg[11]_P/Q
                         net (fo=1, routed)           0.808     6.412    disp/disp_reg[11]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.536 f  disp/disp[15]_C_i_2/O
                         net (fo=3, routed)           1.386     7.923    disp/data2[3]
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.047 f  disp/g0_b0_i_12/O
                         net (fo=1, routed)           0.000     8.047    disp/g0_b0_i_12_n_0
    SLICE_X63Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     8.264 f  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.831     9.095    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.299     9.394 r  disp/g0_b4/O
                         net (fo=1, routed)           1.948    11.342    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.862 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.862    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 4.976ns (51.936%)  route 4.605ns (48.064%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.621     5.142    disp/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  disp/disp_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  disp/disp_reg[5]_C/Q
                         net (fo=1, routed)           0.986     6.585    disp/disp_reg[5]_C_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.152     6.737 r  disp/disp[9]_C_i_2/O
                         net (fo=3, routed)           0.764     7.501    disp/data1[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.326     7.827 r  disp/g0_b0_i_8/O
                         net (fo=1, routed)           0.000     7.827    disp/g0_b0_i_8_n_0
    SLICE_X64Y28         MUXF7 (Prop_muxf7_I1_O)      0.214     8.041 r  disp/g0_b0_i_2/O
                         net (fo=7, routed)           0.691     8.732    disp/enc[1]
    SLICE_X65Y28         LUT5 (Prop_lut5_I1_O)        0.297     9.029 r  disp/g0_b6/O
                         net (fo=1, routed)           2.164    11.193    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.724 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.724    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.572ns  (logic 5.197ns (54.291%)  route 4.375ns (45.709%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  disp/disp_reg[12]_P/Q
                         net (fo=2, routed)           0.666     6.270    disp/disp_reg[12]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.152     6.422 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     7.224    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     7.556 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     7.556    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.773 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.152     8.925    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.327     9.252 r  disp/g0_b0/O
                         net (fo=1, routed)           1.755    11.008    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.720 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.720    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.985ns (52.508%)  route 4.509ns (47.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 r  disp/disp_reg[12]_P/Q
                         net (fo=2, routed)           0.666     6.270    disp/disp_reg[12]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.152     6.422 r  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     7.224    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     7.556 r  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     7.556    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.773 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.152     8.925    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.299     9.224 r  disp/g0_b1/O
                         net (fo=1, routed)           1.889    11.113    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.642 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.642    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 4.991ns (53.274%)  route 4.378ns (46.726%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.627     5.148    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.604 f  disp/disp_reg[12]_P/Q
                         net (fo=2, routed)           0.666     6.270    disp/disp_reg[12]_P_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.152     6.422 f  disp/disp[16]_i_2/O
                         net (fo=2, routed)           0.802     7.224    disp/data3[0]
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.332     7.556 f  disp/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     7.556    disp/g0_b0_i_6_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.773 f  disp/g0_b0_i_1/O
                         net (fo=7, routed)           1.151     8.924    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.299     9.223 r  disp/g0_b2/O
                         net (fo=1, routed)           1.759    10.982    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.517 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.517    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 4.160ns (66.733%)  route 2.074ns (33.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.478     5.623 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          2.074     7.697    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    11.380 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.380    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.041ns (68.288%)  route 1.877ns (31.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.663 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          1.877     7.540    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.063 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.063    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 4.017ns (68.301%)  route 1.864ns (31.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.624     5.145    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.518     5.663 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          1.864     7.528    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.027 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.027    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.364ns (76.233%)  route 0.425ns (23.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[1]/Q
                         net (fo=10, routed)          0.425     2.057    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.258 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.258    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.368ns (76.129%)  route 0.429ns (23.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.429     2.061    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.265 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.265    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.388ns (75.863%)  route 0.442ns (24.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.164     1.632 r  disp/an_reg[2]/Q
                         net (fo=10, routed)          0.442     2.074    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.298 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.298    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.412ns (72.084%)  route 0.547ns (27.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDPE                                         r  disp/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDPE (Prop_fdpe_C_Q)         0.148     1.616 r  disp/an_reg[3]/Q
                         net (fo=10, routed)          0.547     2.163    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.428 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.428    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.593ns (68.324%)  route 0.739ns (31.676%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.133     1.765    disp/Q[0]
    SLICE_X63Y28         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.211     2.061    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.108     2.169 r  disp/g0_b2/O
                         net (fo=1, routed)           0.395     2.564    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.800 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.800    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.632ns (68.825%)  route 0.739ns (31.175%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.133     1.765    disp/Q[0]
    SLICE_X63Y28         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.211     2.061    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.109     2.170 r  disp/g0_b0/O
                         net (fo=1, routed)           0.395     2.565    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.839 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.839    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.587ns (66.830%)  route 0.788ns (33.170%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.133     1.765    disp/Q[0]
    SLICE_X63Y28         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.211     2.061    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.108     2.169 r  disp/g0_b1/O
                         net (fo=1, routed)           0.444     2.613    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.843 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.843    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.589ns (65.643%)  route 0.832ns (34.357%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.133     1.765    disp/Q[0]
    SLICE_X63Y28         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 f  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.128     1.978    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.108     2.086 r  disp/g0_b6/O
                         net (fo=1, routed)           0.571     2.657    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.889 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.889    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/disp_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.600ns (66.091%)  route 0.821ns (33.909%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     1.469    disp/clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  disp/disp_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  disp/disp_reg[0]_C/Q
                         net (fo=4, routed)           0.142     1.775    disp/disp_reg[0]_C_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  disp/g0_b0_i_5/O
                         net (fo=1, routed)           0.000     1.820    disp/g0_b0_i_5_n_0
    SLICE_X62Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.882 r  disp/g0_b0_i_1/O
                         net (fo=7, routed)           0.209     2.091    disp/enc[0]
    SLICE_X65Y28         LUT5 (Prop_lut5_I0_O)        0.108     2.199 r  disp/g0_b4/O
                         net (fo=1, routed)           0.470     2.669    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.890 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.890    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/an_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.660ns (66.569%)  route 0.834ns (33.431%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.468    disp/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  disp/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  disp/an_reg[0]/Q
                         net (fo=6, routed)           0.133     1.765    disp/Q[0]
    SLICE_X63Y28         MUXF7 (Prop_muxf7_S_O)       0.085     1.850 r  disp/g0_b0_i_4/O
                         net (fo=7, routed)           0.211     2.061    disp/enc[3]
    SLICE_X65Y28         LUT5 (Prop_lut5_I3_O)        0.108     2.169 r  disp/g0_b3/O
                         net (fo=1, routed)           0.490     2.659    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.962 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.962    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            disp/disp_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.500ns  (logic 1.825ns (24.330%)  route 5.676ns (75.670%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           3.775     5.228    disp/sw_IBUF[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.352 r  disp/led_OBUF[4]_inst_i_2/O
                         net (fo=8, routed)           0.956     6.308    disp/sw[8]
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.432 r  disp/disp[3]_P_i_1/O
                         net (fo=2, routed)           0.944     7.376    disp/ck2/p_3_in[3]
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.500 r  disp/ck2/disp[3]_C_i_1/O
                         net (fo=1, routed)           0.000     7.500    disp/ck2_n_1
    SLICE_X60Y28         FDCE                                         r  disp/disp_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.506     4.847    disp/clk_IBUF_BUFG
    SLICE_X60Y28         FDCE                                         r  disp/disp_reg[3]_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[15]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[15]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[17]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[17]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[23]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[23]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[5]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[7]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[9]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.421ns  (logic 1.565ns (21.093%)  route 5.856ns (78.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.189 f  disp/disp_reg[23]_LDC_i_1/O
                         net (fo=15, routed)          1.232     7.421    disp/disp_reg[23]_LDC_i_1_n_0
    SLICE_X62Y27         FDPE                                         f  disp/disp_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.505     4.846    disp/clk_IBUF_BUFG
    SLICE_X62Y27         FDPE                                         r  disp/disp_reg[9]_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[11]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.593ns (21.727%)  route 5.740ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.152     6.217 f  disp/disp_reg[23]_LDC_i_2/O
                         net (fo=15, routed)          1.116     7.333    disp/disp_reg[23]_LDC_i_2_n_0
    SLICE_X64Y31         FDCE                                         f  disp/disp_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.509     4.850    disp/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  disp/disp_reg[11]_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[12]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.593ns (21.727%)  route 5.740ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.152     6.217 f  disp/disp_reg[23]_LDC_i_2/O
                         net (fo=15, routed)          1.116     7.333    disp/disp_reg[23]_LDC_i_2_n_0
    SLICE_X64Y31         FDCE                                         f  disp/disp_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.509     4.850    disp/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  disp/disp_reg[12]_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            disp/disp_reg[20]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.333ns  (logic 1.593ns (21.727%)  route 5.740ns (78.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=77, routed)          4.624     6.065    disp/btnC_IBUF
    SLICE_X62Y29         LUT2 (Prop_lut2_I0_O)        0.152     6.217 f  disp/disp_reg[23]_LDC_i_2/O
                         net (fo=15, routed)          1.116     7.333    disp/disp_reg[23]_LDC_i_2_n_0
    SLICE_X64Y31         FDCE                                         f  disp/disp_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.509     4.850    disp/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  disp/disp_reg[20]_C/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/disp_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.265ns (68.580%)  route 0.121ns (31.420%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         LDCE                         0.000     0.000 r  disp/disp_reg[2]_LDC/G
    SLICE_X63Y30         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  disp/disp_reg[2]_LDC/Q
                         net (fo=3, routed)           0.121     0.341    disp/disp_reg[2]_LDC_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.386 r  disp/disp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.386    disp/p_3_in[6]
    SLICE_X64Y30         FDCE                                         r  disp/disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     1.983    disp/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  disp/disp_reg[6]/C

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.203ns (37.011%)  route 0.345ns (62.989%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          0.345     0.503    disp/disp_reg[23]_LDC_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.548 r  disp/disp[21]_i_2/O
                         net (fo=1, routed)           0.000     0.548    disp/p_3_in[21]
    SLICE_X64Y27         FDCE                                         r  disp/disp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    disp/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  disp/disp_reg[21]/C

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.203ns (31.807%)  route 0.435ns (68.193%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          0.435     0.593    disp/disp_reg[23]_LDC_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.638 r  disp/disp[8]_i_1/O
                         net (fo=1, routed)           0.000     0.638    disp/p_3_in[8]
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[8]/C

Slack:                    inf
  Source:                 disp/disp_reg[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.248ns (38.756%)  route 0.392ns (61.244%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         LDCE                         0.000     0.000 r  disp/disp_reg[1]_LDC/G
    SLICE_X65Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[1]_LDC/Q
                         net (fo=2, routed)           0.236     0.394    disp/disp_reg[1]_LDC_n_0
    SLICE_X64Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.439 r  disp/disp[21]_i_6/O
                         net (fo=2, routed)           0.156     0.595    disp/disp[21]_i_6_n_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.640 r  disp/disp[5]_C_i_1/O
                         net (fo=2, routed)           0.000     0.640    disp/p_3_in[5]
    SLICE_X63Y27         FDCE                                         r  disp/disp_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    disp/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  disp/disp_reg[5]_C/C

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.203ns (30.950%)  route 0.453ns (69.050%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          0.453     0.611    disp/disp_reg[23]_LDC_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.656 r  disp/disp[10]_i_1/O
                         net (fo=1, routed)           0.000     0.656    disp/p_3_in[10]
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[10]/C

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.248ns (37.753%)  route 0.409ns (62.247%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          0.298     0.456    disp/disp_reg[23]_LDC_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.501 r  disp/disp[3]_P_i_2/O
                         net (fo=1, routed)           0.110     0.612    disp/disp[3]_P_i_2_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.657 r  disp/disp[3]_P_i_1/O
                         net (fo=2, routed)           0.000     0.657    disp/p_3_in[3]
    SLICE_X61Y27         FDPE                                         r  disp/disp_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.978    disp/clk_IBUF_BUFG
    SLICE_X61Y27         FDPE                                         r  disp/disp_reg[3]_P/C

Slack:                    inf
  Source:                 disp/disp_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.315ns (46.469%)  route 0.363ns (53.531%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         LDCE                         0.000     0.000 r  disp/disp_reg[3]_LDC/G
    SLICE_X61Y28         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  disp/disp_reg[3]_LDC/Q
                         net (fo=2, routed)           0.130     0.355    disp/disp_reg[3]_LDC_n_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.400 r  disp/disp[23]_C_i_2/O
                         net (fo=2, routed)           0.111     0.511    disp/disp[23]_C_i_2_n_0
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.556 r  disp/disp[7]_C_i_1/O
                         net (fo=2, routed)           0.122     0.678    disp/p_3_in[7]
    SLICE_X63Y27         FDCE                                         r  disp/disp_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.853     1.980    disp/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  disp/disp_reg[7]_C/C

Slack:                    inf
  Source:                 disp/disp_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.203ns (27.989%)  route 0.522ns (72.011%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         LDCE                         0.000     0.000 r  disp/disp_reg[23]_LDC/G
    SLICE_X62Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  disp/disp_reg[23]_LDC/Q
                         net (fo=19, routed)          0.522     0.680    disp/disp_reg[23]_LDC_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.725 r  disp/disp[16]_i_1/O
                         net (fo=1, routed)           0.000     0.725    disp/p_3_in[16]
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X62Y31         FDCE                                         r  disp/disp_reg[16]/C

Slack:                    inf
  Source:                 disp/disp_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[22]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.310ns (41.637%)  route 0.435ns (58.363%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         LDCE                         0.000     0.000 r  disp/disp_reg[2]_LDC/G
    SLICE_X63Y30         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  disp/disp_reg[2]_LDC/Q
                         net (fo=3, routed)           0.119     0.339    disp/disp_reg[2]_LDC_n_0
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.384 r  disp/disp[22]_C_i_2/O
                         net (fo=1, routed)           0.203     0.587    disp/disp[22]_C_i_2_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.632 r  disp/disp[22]_C_i_1/O
                         net (fo=2, routed)           0.112     0.745    disp/p_3_in[22]
    SLICE_X64Y31         FDCE                                         r  disp/disp_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  disp/disp_reg[22]_C/C

Slack:                    inf
  Source:                 disp/disp_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            disp/disp_reg[22]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.310ns (40.986%)  route 0.446ns (59.014%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         LDCE                         0.000     0.000 r  disp/disp_reg[2]_LDC/G
    SLICE_X63Y30         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  disp/disp_reg[2]_LDC/Q
                         net (fo=3, routed)           0.119     0.339    disp/disp_reg[2]_LDC_n_0
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.384 r  disp/disp[22]_C_i_2/O
                         net (fo=1, routed)           0.203     0.587    disp/disp[22]_C_i_2_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.632 r  disp/disp[22]_C_i_1/O
                         net (fo=2, routed)           0.124     0.756    disp/p_3_in[22]
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[22]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     1.984    disp/clk_IBUF_BUFG
    SLICE_X63Y31         FDPE                                         r  disp/disp_reg[22]_P/C





