Index: 3.14.56-r0/git/arch/arm/boot/dts/imx6qdl-seco_A62.dtsi
===================================================================
--- git.orig/arch/arm/boot/dts/imx6qdl-seco_A62.dtsi	2016-11-15 13:16:20.590474826 +0100
+++ git/arch/arm/boot/dts/imx6qdl-seco_A62.dtsi	2016-11-15 14:58:30.000000000 +0100
@@ -21,11 +21,22 @@
 		mmc1 = &usdhc3;   /* uSD */  /* or make changes in files: a62_6dq.mk and fstab.freescale for appropriate mmcblkX*/  
                 mxcfb0 = &mxcfb1;
 		mxcfb1 = &mxcfb2;
+		mxcfb2 = &mxcfb3;
+		mxcfb3 = &mxcfb4;
+		mmc0 = &usdhc3;
+		mmc1 = &usdhc2;
+		mmc2 = &usdhc1;
+		mmc3 = &usdhc4;
+		spi0 = &ecspi2;
 	};
 
 	memory {
 		reg = <0x10000000 0x40000000>;
 	};
+	
+/*  __________________________________________________________________________
+ * |_______________________________ CLOCKING _________________________________|
+ */
 
 	clocks {
 		codec_osc: anaclk2 {
@@ -33,6 +44,11 @@
 			#clock-cells = <0>;
 			clock-frequency = <24576000>;
 		};
+	};
+
+	external_clocks {
+		clocks =  <&clks IMX6QDL_CLK_CKO2>;
+			#clock-cells = <0>;
 	};
 
 	regulators {
@@ -46,6 +62,8 @@
 			regulator-name = "usb_otg_vbus";
 			regulator-min-microvolt = <5000000>;
 			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio3 22 0>;
+			enable-active-high;
 		};
 
 		reg_usb_h1_vbus: regulator@1 {
@@ -101,12 +119,18 @@
 		status         = "okay";
 	};
 
+/*  __________________________________________________________________________
+ * |__________________________________________________________________________|
+ */
 	sound-hdmi {
 		compatible = "fsl,imx6q-audio-hdmi",
 			     "fsl,imx-audio-hdmi";
 		model = "imx-audio-hdmi";
 		hdmi-controller = <&hdmi_audio>;
 	};
+/*  __________________________________________________________________________
+ * |____________________________ FRAME BUFFER ________________________________|
+ */
 
 	mxcfb1: fb@0 {
 		compatible = "fsl,mxc_sdc_fb";
@@ -128,8 +152,30 @@
 		int_clk = <0>;
 		late_init = <0>;
 		status = "disabled";
-	};	
-
+	};
+
+	mxcfb3: fb@2 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "lcd";
+		interface_pix_fmt = "RGB565";
+		mode_str ="CLAA-WVGA";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+	mxcfb4: fb@3 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <16>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "disabled";
+	};
+
+#include <dt-bindings/pwm/pwm.h>
 	backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm1 0 50000>;
@@ -181,6 +227,18 @@
 	
 };
 
+&clks {
+	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
+			  <&clks IMX6QDL_PLL4_BYPASS>,
+			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
+
+	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
+				<&clks IMX6QDL_PLL4_BYPASS_SRC>;
+	assigned-clock-rates = <0>, <0>, <24576000>;
+};
+
+
+
 /*  __________________________________________________________________________
  * |                                                                          |
  * |                                    IOMUX                                 |
@@ -218,7 +276,6 @@
 				//MX6QDL_PAD_SD2_DAT0__GPIO1_IO15   	0x80000000      /* touch reset */
 				MX6QDL_PAD_KEY_COL2__GPIO4_IO10   	0x80000000      /* Ethernet Power on */
 
-				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x80000000       /*  Phy Interrupt  */
 				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 	0x1f071      /* Camera Power Enable */
 				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 	0x1f071	/* Camera Reset */
 				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1			0x130b0		// CSI master clock (CN11)
@@ -250,12 +307,26 @@
 				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1   
 			>;
 		};
+		/* UART4 */
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	     0x1b0b1
+				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	     0x1b0b1
+			>;
+		};
 
 
 /*  __________________________________________________________________________
  * |_________________________________ I2C ____________________________________|
  */
 
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D21__I2C1_SCL                0x4001b8b1
+				MX6QDL_PAD_EIM_D28__I2C1_SDA                0x4001b8b1
+			 >;
+		};
+		
 		pinctrl_i2c2: i2c2grp {
 			fsl,pins = <
 				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
@@ -281,7 +352,18 @@
 				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1  
 				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1  
 				/*  CS SPI 1  */
-				MX6QDL_PAD_EIM_EB2__GPIO2_IO30          0x80000000  
+				MX6QDL_PAD_EIM_EB2__GPIO2_IO30               0x80000000
+
+			>;
+		};
+		
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_OE__ECSPI2_MISO               0x100b1
+				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI              0x100b1
+				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK              0x100b1
+				/*  CS SPI 2  */
+				MX6QDL_PAD_EIM_D29__GPIO3_IO29               0x80000000
 
 			>;
 		};
@@ -332,35 +414,29 @@
  */
 		pinctrl_enet: enetgrp {
 			fsl,pins = <
-				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
-				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
-				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
-				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
-				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
-				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
-				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
-				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
-				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
-				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
-				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
-				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
-				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
-				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
-				MX6QDL_PAD_EIM_D23__GPIO3_IO23          0x80000000
-			>;
-		};
-
-		phy_running: phy_runningrp {
-			fsl,pins = <
-				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
-			>;
-		};
-      
-		phy_reset: phy_resetgrp {
-			fsl,pins = <
-				MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24	0x80000000
-			>;
-		};
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO              0x1b0b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC                0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0              0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1              0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2              0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3              0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL        0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0              0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1              0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2              0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3              0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL        0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC              0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC	             0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK         0x1b0b0
+
+				/*  Phy Interrupt  */
+				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28            0x1f071
+				/*  ENET RESET */
+				MX6QDL_PAD_EIM_D23__GPIO3_IO23               0x1f071
+			>;
+		};
+
 /*  __________________________________________________________________________
  * |__________________________________ USB ___________________________________|
  */
@@ -415,6 +491,16 @@
 				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
 			>;
 		};
+
+/*  __________________________________________________________________________
+ * |________________________________ CAN ___________________________________|
+ */
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX		0x80000000
+				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX		0x80000000
+			>;
+		};
 	};
 };
 
@@ -423,6 +509,12 @@
  * |                                    UART                                  |
  * |__________________________________________________________________________|
  */
+
+&uart5 {
+	pinctrl-names  = "default";
+	pinctrl-0      = <&pinctrl_uart5>;
+	status         = "okay";
+};
 &uart2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_uart2>;
@@ -431,6 +523,7 @@
 /*  __________________________________________________________________________
  * |__________________________________________________________________________|
  */
+
 
 /*  __________________________________________________________________________
  * |                                                                          |
@@ -475,6 +568,7 @@
 	pinctrl-0 = <&pinctrl_ecspi1>;
 	status = "okay";
 
+
 	flash: m25p80@0 {
 	
 		#address-cells = <1>;
@@ -489,7 +583,23 @@
 			reg = <0x00000000 0x00004000>;
 		};
        };
-};
+
+
+};
+
+&ecspi2 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio3 29  0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2>;
+	status = "okay";
+	spidev0: spi@0 {
+		compatible = "spidev";
+		reg = <0>;
+		spi-max-frequency = <2000000>;
+	};
+};
+
 
 &ecspi3 {
 	fsl,spi-num-chipselects = <1>;
@@ -508,6 +618,13 @@
  * |                            I2C INTERFACE/DEVICE                          |
  * |__________________________________________________________________________|
  */
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+};
+
 &i2c2 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
@@ -584,13 +701,12 @@
  */
 &fec {
 	status = "okay";
-	pinctrl-names = "default", "phy-running", "phy-reset"; 
+	pinctrl-names = "default"; 
 	pinctrl-0 = <&pinctrl_enet>;
-	pinctrl-1 = <&phy_running>;
-	pinctrl-2 = <&phy_reset>;
 	phy-mode = "rgmii";
 	phy-supply = <&reg_fec_3v3>;
-	phy-gpios = <&gpio6 24 0 &gpio3 23 0>;
+	phy-reset-gpios = <&gpio3 23 0>;
+	phy-reset-duration = <10>;
 	fsl,magic-packet;
 };
 /*  __________________________________________________________________________
@@ -654,6 +770,21 @@
 	status = "okay";
 };
 
+/*  __________________________________________________________________________
+ * |__________________________________CAN________________________________________|
+ */
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+
+/*  __________________________________________________________________________
+ * |                                                                          |
+ * |                                 VIDEO OUTPUT                             |
+ * |__________________________________________________________________________|
+ */
+
 &ldb {
 	status = "okay";
