Timing Analyzer report for Timestamp
Thu Apr 11 10:39:08 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 14. Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 15. Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 16. Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 18. Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 19. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 20. Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 21. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 22. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 23. Slow 1200mV 85C Model Recovery: 'Trigger'
 24. Slow 1200mV 85C Model Recovery: 'Hit'
 25. Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'Hit'
 28. Slow 1200mV 85C Model Removal: 'Trigger'
 29. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 30. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 31. Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 32. Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 33. Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 43. Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 44. Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 46. Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 47. Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 48. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 49. Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 50. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 51. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 52. Slow 1200mV 0C Model Recovery: 'Trigger'
 53. Slow 1200mV 0C Model Recovery: 'Hit'
 54. Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'Hit'
 57. Slow 1200mV 0C Model Removal: 'Trigger'
 58. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 59. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 60. Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 61. Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 62. Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 71. Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 72. Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 73. Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 75. Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 76. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 77. Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 78. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 79. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 80. Fast 1200mV 0C Model Recovery: 'Trigger'
 81. Fast 1200mV 0C Model Recovery: 'Hit'
 82. Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Removal: 'Hit'
 85. Fast 1200mV 0C Model Removal: 'Trigger'
 86. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 87. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 88. Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 89. Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 90. Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Timestamp                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; CLK0                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { CLK0 }                                                ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] } ;
; Global_P:sc1|FFD:sc1|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc1|Q }                              ;
; Global_P:sc1|FFD:sc5|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc5|Q }                              ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q }           ;
; Hit                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Hit }                                                 ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK0   ; sc2|sc0|altpll_component|auto_generated|pll1|inclk[0] ; { sc2|sc0|altpll_component|auto_generated|pll1|clk[0] } ;
; TDC:sc0|FFD:sc4|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc4|Q }                                   ;
; TDC:sc0|FFD:sc6|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc6|Q }                                   ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q }                ;
; Trigger                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Trigger }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 118.78 MHz ; 118.78 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -16.863 ; -4458.872     ;
; Global_P:sc1|FFD:sc5|Q                              ; -11.869 ; -1010.202     ;
; TDC:sc0|FFD:sc4|Q                                   ; -11.842 ; -1014.061     ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; 0.009 ; 0.000         ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.019 ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.738 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -4.278 ; -4.278        ;
; Global_P:sc1|FFD:sc1|Q                              ; -4.206 ; -4.206        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -4.108 ; -4.108        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -4.058 ; -4.058        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.736 ; -2.736        ;
; Trigger                                             ; -2.023 ; -2.023        ;
; Hit                                                 ; -1.523 ; -1.523        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.093 ; -7.651        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.476 ; 0.000         ;
; Hit                                                 ; 1.013 ; 0.000         ;
; Trigger                                             ; 1.130 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.690 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 3.260 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.320 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.406 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.481 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.193 ; -1068.928     ;
; CLK0                                                ; 9.891  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -16.863 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 16.217     ;
; -16.861 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.105     ; 16.234     ;
; -16.855 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 16.216     ;
; -16.814 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 16.168     ;
; -16.772 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.068     ; 16.182     ;
; -16.764 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.060     ; 16.182     ;
; -16.745 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.111     ; 16.112     ;
; -16.737 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 16.107     ;
; -16.709 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 16.063     ;
; -16.707 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.105     ; 16.080     ;
; -16.701 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 16.062     ;
; -16.687 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.057     ; 16.108     ;
; -16.682 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.056     ; 16.104     ;
; -16.680 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.071     ; 16.087     ;
; -16.675 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.067     ; 16.086     ;
; -16.674 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.069     ; 16.083     ;
; -16.666 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 16.027     ;
; -16.664 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.067     ; 16.075     ;
; -16.664 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.077     ; 16.065     ;
; -16.660 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 16.014     ;
; -16.658 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.095     ; 16.041     ;
; -16.657 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.099     ; 16.036     ;
; -16.640 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.993     ;
; -16.638 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 16.010     ;
; -16.635 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.085     ; 16.028     ;
; -16.632 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 15.992     ;
; -16.629 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.982     ;
; -16.627 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 15.999     ;
; -16.623 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.079     ; 16.022     ;
; -16.621 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 15.981     ;
; -16.618 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.068     ; 16.028     ;
; -16.612 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.089     ; 16.001     ;
; -16.611 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 15.965     ;
; -16.610 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.060     ; 16.028     ;
; -16.609 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.105     ; 15.982     ;
; -16.604 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.089     ; 15.993     ;
; -16.603 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 15.964     ;
; -16.598 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.044     ; 16.032     ;
; -16.591 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.944     ;
; -16.591 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.111     ; 15.958     ;
; -16.590 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.943     ;
; -16.588 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 15.960     ;
; -16.583 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 15.953     ;
; -16.582 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 15.942     ;
; -16.580 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.933     ;
; -16.577 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.115     ; 15.940     ;
; -16.573 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.101     ; 15.950     ;
; -16.562 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 15.916     ;
; -16.549 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.069     ; 15.958     ;
; -16.541 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 15.910     ;
; -16.541 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.061     ; 15.958     ;
; -16.541 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.894     ;
; -16.538 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.069     ; 15.947     ;
; -16.533 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.057     ; 15.954     ;
; -16.531 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.884     ;
; -16.530 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.061     ; 15.947     ;
; -16.529 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 15.901     ;
; -16.528 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.082     ; 15.924     ;
; -16.528 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 15.882     ;
; -16.528 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.056     ; 15.950     ;
; -16.527 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.115     ; 15.890     ;
; -16.526 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.105     ; 15.899     ;
; -16.526 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.071     ; 15.933     ;
; -16.523 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 15.883     ;
; -16.522 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.112     ; 15.888     ;
; -16.521 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.067     ; 15.932     ;
; -16.520 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 15.881     ;
; -16.520 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.068     ; 15.930     ;
; -16.520 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.069     ; 15.929     ;
; -16.519 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.872     ;
; -16.517 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.106     ; 15.889     ;
; -16.514 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 15.883     ;
; -16.512 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.060     ; 15.930     ;
; -16.512 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.117     ; 15.873     ;
; -16.511 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.118     ; 15.871     ;
; -16.511 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.112     ; 15.877     ;
; -16.510 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.067     ; 15.921     ;
; -16.510 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.077     ; 15.911     ;
; -16.504 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.095     ; 15.887     ;
; -16.503 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.099     ; 15.882     ;
; -16.503 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 15.872     ;
; -16.499 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.069     ; 15.908     ;
; -16.495 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.072     ; 15.901     ;
; -16.493 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.111     ; 15.860     ;
; -16.491 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.061     ; 15.908     ;
; -16.485 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 15.855     ;
; -16.482 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.835     ;
; -16.481 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.085     ; 15.874     ;
; -16.479 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.124     ; 15.833     ;
; -16.472 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.068     ; 15.882     ;
; -16.472 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.112     ; 15.838     ;
; -16.471 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.041     ; 15.908     ;
; -16.470 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.125     ; 15.823     ;
; -16.469 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.079     ; 15.868     ;
; -16.465 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a157~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.108     ; 15.835     ;
; -16.464 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.058     ; 15.884     ;
; -16.464 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.109     ; 15.833     ;
; -16.459 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.057     ; 15.880     ;
; -16.458 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.086     ; 15.850     ;
; -16.458 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.089     ; 15.847     ;
+---------+-----------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                    ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -11.869 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.899     ;
; -11.765 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.800     ;
; -11.737 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.767     ;
; -11.718 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.748     ;
; -11.640 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.670     ;
; -11.633 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.668     ;
; -11.621 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.651     ;
; -11.614 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.649     ;
; -11.605 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.635     ;
; -11.588 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.618     ;
; -11.588 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.623     ;
; -11.586 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.616     ;
; -11.569 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.599     ;
; -11.569 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.604     ;
; -11.560 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.594     ;
; -11.557 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.587     ;
; -11.529 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.559     ;
; -11.508 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.538     ;
; -11.506 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.541     ;
; -11.501 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.536     ;
; -11.489 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.519     ;
; -11.487 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.522     ;
; -11.482 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.517     ;
; -11.473 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.503     ;
; -11.456 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.486     ;
; -11.456 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.491     ;
; -11.454 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.484     ;
; -11.437 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.467     ;
; -11.437 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.472     ;
; -11.428 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.462     ;
; -11.425 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.455     ;
; -11.417 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.451     ;
; -11.409 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.443     ;
; -11.409 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.439     ;
; -11.399 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.429     ;
; -11.397 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.427     ;
; -11.376 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.406     ;
; -11.375 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.405     ;
; -11.375 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.409     ;
; -11.374 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.409     ;
; -11.369 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.404     ;
; -11.357 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.387     ;
; -11.356 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.390     ;
; -11.355 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.390     ;
; -11.350 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.385     ;
; -11.335 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.618      ; 12.371     ;
; -11.333 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.363     ;
; -11.328 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.362     ;
; -11.324 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.354     ;
; -11.324 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.359     ;
; -11.322 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.352     ;
; -11.314 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.344     ;
; -11.314 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.344     ;
; -11.309 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.343     ;
; -11.305 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.335     ;
; -11.305 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.340     ;
; -11.302 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.332     ;
; -11.296 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.330     ;
; -11.293 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.323     ;
; -11.285 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.319     ;
; -11.283 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.313     ;
; -11.277 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.311     ;
; -11.277 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.307     ;
; -11.267 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.297     ;
; -11.266 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.300     ;
; -11.265 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.295     ;
; -11.244 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.274     ;
; -11.243 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.273     ;
; -11.243 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.277     ;
; -11.242 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.277     ;
; -11.231 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.623      ; 12.272     ;
; -11.226 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.256     ;
; -11.225 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.255     ;
; -11.224 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.258     ;
; -11.223 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.258     ;
; -11.218 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.253     ;
; -11.203 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.618      ; 12.239     ;
; -11.201 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.231     ;
; -11.196 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.230     ;
; -11.192 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.222     ;
; -11.192 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.227     ;
; -11.184 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.618      ; 12.220     ;
; -11.182 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.212     ;
; -11.182 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.212     ;
; -11.177 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.211     ;
; -11.173 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.203     ;
; -11.173 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.617      ; 12.208     ;
; -11.170 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.200     ;
; -11.164 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.198     ;
; -11.163 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.193     ;
; -11.161 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.191     ;
; -11.153 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.187     ;
; -11.151 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.181     ;
; -11.145 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.179     ;
; -11.145 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.175     ;
; -11.135 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.165     ;
; -11.134 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.168     ;
; -11.133 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.163     ;
; -11.111 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.612      ; 12.141     ;
; -11.111 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.616      ; 12.145     ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -11.842 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.649     ;
; -11.738 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.550     ;
; -11.710 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.517     ;
; -11.691 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.498     ;
; -11.606 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.418     ;
; -11.587 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.399     ;
; -11.578 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.385     ;
; -11.566 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.377     ;
; -11.559 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.366     ;
; -11.533 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.340     ;
; -11.530 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.341     ;
; -11.497 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.304     ;
; -11.486 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.298     ;
; -11.479 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.286     ;
; -11.478 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.285     ;
; -11.474 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.286     ;
; -11.470 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.282     ;
; -11.455 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.267     ;
; -11.446 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.253     ;
; -11.440 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.247     ;
; -11.438 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.250     ;
; -11.434 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.245     ;
; -11.427 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.234     ;
; -11.419 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.231     ;
; -11.415 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.226     ;
; -11.405 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.212     ;
; -11.401 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.208     ;
; -11.398 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.209     ;
; -11.386 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.193     ;
; -11.383 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.194     ;
; -11.382 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.189     ;
; -11.379 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.190     ;
; -11.365 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.172     ;
; -11.364 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.175     ;
; -11.354 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.166     ;
; -11.347 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.154     ;
; -11.346 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.153     ;
; -11.342 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.154     ;
; -11.338 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.150     ;
; -11.328 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.135     ;
; -11.323 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.135     ;
; -11.308 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.395      ; 12.121     ;
; -11.308 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.115     ;
; -11.306 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.118     ;
; -11.302 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.113     ;
; -11.295 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.102     ;
; -11.295 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.102     ;
; -11.289 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.096     ;
; -11.287 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.099     ;
; -11.283 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.094     ;
; -11.276 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.083     ;
; -11.275 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.082     ;
; -11.273 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.080     ;
; -11.269 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.076     ;
; -11.266 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.077     ;
; -11.254 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.061     ;
; -11.251 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.062     ;
; -11.250 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.057     ;
; -11.247 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.058     ;
; -11.233 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.040     ;
; -11.232 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 12.043     ;
; -11.222 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.034     ;
; -11.215 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.022     ;
; -11.214 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.021     ;
; -11.206 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.018     ;
; -11.204 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.400      ; 12.022     ;
; -11.196 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 12.003     ;
; -11.191 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 12.003     ;
; -11.176 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.395      ; 11.989     ;
; -11.176 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.983     ;
; -11.174 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 11.986     ;
; -11.170 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.981     ;
; -11.163 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.970     ;
; -11.157 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.395      ; 11.970     ;
; -11.157 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.964     ;
; -11.155 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 11.967     ;
; -11.151 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.962     ;
; -11.144 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.951     ;
; -11.143 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.950     ;
; -11.141 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.948     ;
; -11.137 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.944     ;
; -11.134 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.945     ;
; -11.124 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.931     ;
; -11.122 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.929     ;
; -11.119 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.930     ;
; -11.118 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.925     ;
; -11.115 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.926     ;
; -11.101 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.908     ;
; -11.100 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.393      ; 11.911     ;
; -11.090 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 11.902     ;
; -11.083 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.890     ;
; -11.082 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.889     ;
; -11.074 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 11.886     ;
; -11.072 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.400      ; 11.890     ;
; -11.064 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.871     ;
; -11.059 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.866     ;
; -11.053 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.400      ; 11.871     ;
; -11.044 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.395      ; 11.857     ;
; -11.044 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.389      ; 11.851     ;
; -11.042 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.394      ; 11.854     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 0.009 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 1.253      ;
; 0.278 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 1.522      ;
; 0.373 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 1.617      ;
; 0.390 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.631      ;
; 0.395 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.636      ;
; 0.516 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.757      ;
; 0.521 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.762      ;
; 0.642 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.883      ;
; 0.647 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.888      ;
; 0.659 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.900      ;
; 0.666 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 1.907      ;
; 0.760 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.425      ; 2.451      ;
; 0.768 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.009      ;
; 0.773 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.014      ;
; 0.785 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.026      ;
; 0.792 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.033      ;
; 0.803 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.491      ;
; 0.852 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 2.096      ;
; 0.872 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.560      ;
; 0.894 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.135      ;
; 0.911 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.152      ;
; 0.918 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 2.162      ;
; 0.918 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.159      ;
; 0.929 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.617      ;
; 0.957 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 2.201      ;
; 0.998 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.686      ;
; 1.037 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.278      ;
; 1.044 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.285      ;
; 1.055 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.743      ;
; 1.090 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.425      ; 2.781      ;
; 1.124 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.812      ;
; 1.143 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 2.833      ;
; 1.163 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.404      ;
; 1.181 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.869      ;
; 1.217 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 2.907      ;
; 1.228 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 2.472      ;
; 1.250 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.938      ;
; 1.256 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.426      ; 2.948      ;
; 1.269 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 2.959      ;
; 1.272 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.513      ;
; 1.277 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.518      ;
; 1.307 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 2.995      ;
; 1.343 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.033      ;
; 1.395 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.085      ;
; 1.399 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.639      ;
; 1.404 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.644      ;
; 1.469 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.159      ;
; 1.480 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.976      ; 2.722      ;
; 1.499 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.016      ;
; 1.504 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.021      ;
; 1.508 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.426      ; 3.200      ;
; 1.521 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.211      ;
; 1.525 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.765      ;
; 1.530 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.770      ;
; 1.541 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.782      ;
; 1.548 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.975      ; 2.789      ;
; 1.595 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.285      ;
; 1.625 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.142      ;
; 1.630 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.147      ;
; 1.647 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.337      ;
; 1.651 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.891      ;
; 1.656 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.896      ;
; 1.668 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.908      ;
; 1.675 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 2.915      ;
; 1.685 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.373      ;
; 1.706 ; Shift_Left:sc3|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.394      ;
; 1.721 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.411      ;
; 1.751 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.976      ; 2.993      ;
; 1.751 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.268      ;
; 1.754 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.442      ;
; 1.756 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.273      ;
; 1.773 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[66]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.463      ;
; 1.776 ; Shift_Left:sc3|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.464      ;
; 1.777 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 3.017      ;
; 1.782 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 3.022      ;
; 1.794 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 3.034      ;
; 1.801 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.974      ; 3.041      ;
; 1.806 ; Shift_Left:sc3|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.496      ;
; 1.806 ; Shift_Left:sc3|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.425      ; 3.497      ;
; 1.807 ; Shift_Left:sc3|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.495      ;
; 1.811 ; Shift_Left:sc3|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.501      ;
; 1.812 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.421      ; 3.499      ;
; 1.812 ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.500      ;
; 1.813 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.978      ; 3.057      ;
; 1.837 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.973      ; 3.076      ;
; 1.838 ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.426      ; 3.530      ;
; 1.839 ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.527      ;
; 1.840 ; Shift_Left:sc3|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.421      ; 3.527      ;
; 1.847 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.537      ;
; 1.847 ; Shift_Left:sc3|shift_reg[35]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.535      ;
; 1.853 ; Shift_Left:sc4|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.426      ; 3.545      ;
; 1.857 ; Shift_Left:sc4|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.421      ; 3.544      ;
; 1.861 ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.549      ;
; 1.872 ; Shift_Left:sc3|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.421      ; 3.559      ;
; 1.872 ; Shift_Left:sc3|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.422      ; 3.560      ;
; 1.877 ; Shift_Left:sc4|shift_reg[111] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[111] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.429      ; 3.572      ;
; 1.877 ; Shift_Left:sc3|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.421      ; 3.564      ;
; 1.877 ; Shift_Left:sc3|shift_reg[52]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.424      ; 3.567      ;
; 1.877 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.089      ; 6.394      ;
; 1.879 ; Shift_Left:sc3|shift_reg[98]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[98]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.429      ; 3.574      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.019 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 0.718      ;
; 0.019 ; Shift_Left:sc4|shift_reg[8]                         ; Shift_Left:sc4|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 0.718      ;
; 0.201 ; Shift_Left:sc4|shift_reg[15]                        ; Shift_Left:sc4|shift_reg[16]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 0.900      ;
; 0.269 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.123      ; 2.428      ;
; 0.353 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.168      ; 3.789      ;
; 0.370 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.168      ; 3.806      ;
; 0.372 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.036      ;
; 0.380 ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.044      ;
; 0.381 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.329      ; 2.746      ;
; 0.382 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.047      ;
; 0.392 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.050      ;
; 0.395 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.059      ;
; 0.402 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[0]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_count[2]                                ; uart:sc6|tx_count[2]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_count[1]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_count[3]                                ; uart:sc6|tx_count[3]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fsm_wr:sc7|Q2p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.068      ;
; 0.406 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.084      ;
; 0.409 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.067      ;
; 0.410 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.168      ; 3.846      ;
; 0.411 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.069      ;
; 0.412 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.111      ;
; 0.413 ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.509      ; 1.108      ;
; 0.413 ; fsm_wr:sc7|Q1p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a90~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.070      ;
; 0.414 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.072      ;
; 0.415 ; fsm_wr:sc7|Q2p_reg[10]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.080      ;
; 0.415 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.168      ; 3.851      ;
; 0.418 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.075      ;
; 0.420 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.081      ;
; 0.421 ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.099      ;
; 0.424 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.082      ;
; 0.426 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.187      ;
; 0.428 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.087      ;
; 0.429 ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.509      ; 1.125      ;
; 0.432 ; fsm_wr:sc7|Q2p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.096      ;
; 0.433 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.434 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a90~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.107      ;
; 0.434 ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; Shift_Left:sc4|shift_reg[126]                       ; Shift_Left:sc4|shift_reg[127]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.718      ;
; 0.436 ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.720      ;
; 0.436 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.087      ;
; 0.441 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.099      ;
; 0.444 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 1.144      ;
; 0.450 ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; Shift_Left:sc3|shift_reg[51]                        ; Shift_Left:sc3|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; Shift_Left:sc4|shift_reg[106]                       ; Shift_Left:sc4|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[101]                       ; Shift_Left:sc4|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[92]                        ; Shift_Left:sc3|shift_reg[93]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[90]                        ; Shift_Left:sc3|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[81]                        ; Shift_Left:sc4|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[65]                        ; Shift_Left:sc4|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[62]                        ; Shift_Left:sc3|shift_reg[63]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[47]                        ; Shift_Left:sc4|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[42]                        ; Shift_Left:sc3|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[5]                         ; Shift_Left:sc4|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[117]                       ; Shift_Left:sc4|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[112]                       ; Shift_Left:sc3|shift_reg[113]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[99]                        ; Shift_Left:sc4|shift_reg[100]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[98]                        ; Shift_Left:sc3|shift_reg[99]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[97]                        ; Shift_Left:sc3|shift_reg[98]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[85]                        ; Shift_Left:sc3|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[69]                        ; Shift_Left:sc3|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[55]                        ; Shift_Left:sc3|shift_reg[56]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[53]                        ; Shift_Left:sc3|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[53]                        ; Shift_Left:sc4|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[49]                        ; Shift_Left:sc4|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[49]                        ; Shift_Left:sc3|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.738 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 2.197      ;
; 1.078 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.300      ;
; 1.083 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.305      ;
; 1.204 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.426      ;
; 1.209 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.431      ;
; 1.287 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 2.746      ;
; 1.325 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 2.784      ;
; 1.330 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.552      ;
; 1.335 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.557      ;
; 1.413 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 2.872      ;
; 1.451 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 2.910      ;
; 1.456 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.678      ;
; 1.461 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.026      ; 4.683      ;
; 1.672 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.131      ;
; 1.679 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.138      ;
; 1.726 ; Shift_Left:sc4|shift_reg[31]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.184      ;
; 1.739 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.198      ;
; 1.745 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.203      ;
; 1.751 ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.200      ; 3.217      ;
; 1.753 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.200      ;
; 1.754 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.201      ;
; 1.756 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.215      ;
; 1.761 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.204      ; 3.231      ;
; 1.782 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.229      ;
; 1.788 ; Shift_Left:sc3|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.200      ; 3.254      ;
; 1.788 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.247      ;
; 1.797 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.256      ;
; 1.797 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.200      ; 3.263      ;
; 1.798 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.257      ;
; 1.803 ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.262      ;
; 1.805 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.264      ;
; 1.809 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.264      ;
; 1.822 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.281      ;
; 1.828 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[0]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.275      ;
; 1.828 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.283      ;
; 1.831 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.288      ;
; 1.835 ; Shift_Left:sc4|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.205      ; 3.306      ;
; 1.838 ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.201      ; 3.305      ;
; 1.849 ; Shift_Left:sc3|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.201      ; 3.316      ;
; 1.850 ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.200      ; 3.316      ;
; 1.852 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.013      ; 5.061      ;
; 1.853 ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.200      ; 3.319      ;
; 1.856 ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.201      ; 3.323      ;
; 1.865 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.324      ;
; 1.867 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.314      ;
; 1.869 ; Shift_Left:sc3|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.324      ;
; 1.873 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.332      ;
; 1.882 ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.337      ;
; 1.882 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.341      ;
; 1.884 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.339      ;
; 1.887 ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.205      ; 3.358      ;
; 1.888 ; Shift_Left:sc3|shift_reg[4]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.201      ; 3.355      ;
; 1.891 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.196      ; 3.353      ;
; 1.891 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.181      ; 3.338      ;
; 1.891 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.346      ;
; 1.895 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.354      ;
; 1.903 ; Shift_Left:sc4|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.358      ;
; 1.912 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.371      ;
; 1.914 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.373      ;
; 1.915 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.374      ;
; 1.917 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.188      ; 3.371      ;
; 1.919 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.376      ;
; 1.920 ; Shift_Left:sc3|shift_reg[96]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.196      ; 3.382      ;
; 1.921 ; Shift_Left:sc3|shift_reg[41]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.379      ;
; 1.921 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.205      ; 3.392      ;
; 1.923 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.382      ;
; 1.924 ; Shift_Left:sc3|shift_reg[25]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.383      ;
; 1.931 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.390      ;
; 1.935 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.390      ;
; 1.939 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.398      ;
; 1.940 ; Shift_Left:sc3|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.397      ;
; 1.944 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.403      ;
; 1.945 ; Shift_Left:sc4|shift_reg[73]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[73]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.403      ;
; 1.952 ; Shift_Left:sc3|shift_reg[89]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[89]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.188      ; 3.406      ;
; 1.954 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.409      ;
; 1.957 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.414      ;
; 1.959 ; Shift_Left:sc3|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.417      ;
; 1.960 ; Shift_Left:sc3|shift_reg[124]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.417      ;
; 1.961 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.204      ; 3.431      ;
; 1.965 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.424      ;
; 1.967 ; Shift_Left:sc3|shift_reg[60]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.425      ;
; 1.968 ; Shift_Left:sc3|shift_reg[66]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[66]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.426      ;
; 1.968 ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.427      ;
; 1.969 ; Shift_Left:sc3|shift_reg[80]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[80]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.426      ;
; 1.969 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.428      ;
; 1.970 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.193      ; 3.429      ;
; 1.972 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.429      ;
; 1.976 ; Shift_Left:sc4|shift_reg[76]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[76]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.434      ;
; 1.977 ; Shift_Left:sc3|shift_reg[49]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.434      ;
; 1.978 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.013      ; 5.187      ;
; 1.981 ; Shift_Left:sc4|shift_reg[40]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.439      ;
; 1.982 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.440      ;
; 1.982 ; Shift_Left:sc3|shift_reg[53]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.439      ;
; 1.983 ; Shift_Left:sc4|shift_reg[68]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[68]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.441      ;
; 1.986 ; Shift_Left:sc3|shift_reg[84]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[84]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.443      ;
; 1.986 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.441      ;
; 1.987 ; Shift_Left:sc3|shift_reg[42]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.445      ;
; 1.988 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.191      ; 3.445      ;
; 1.989 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.189      ; 3.444      ;
; 1.993 ; Shift_Left:sc4|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.192      ; 3.451      ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -4.278 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.329     ; 2.117      ;
; -4.116 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.329     ; 1.955      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -4.206 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.123     ; 2.251      ;
; -4.039 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.123     ; 2.084      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.108 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.361     ; 1.915      ;
; -3.942 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.361     ; 1.749      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.058 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.183     ; 2.043      ;
; -3.916 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.183     ; 1.901      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.736 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.644     ; 2.260      ;
; -2.390 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.644     ; 1.914      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Trigger'                                                                                                                                  ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -2.023 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.038      ; 2.219      ;
; -1.860 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.038      ; 2.056      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Hit'                                                                                                                            ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.523 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.437      ; 5.680      ;
; -1.062 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.437      ; 5.229      ;
; -0.966 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.437      ; 5.623      ;
; -0.944 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.788      ; 2.730      ;
; -0.569 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.437      ; 5.236      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.093 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.415      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; -1.031 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.642      ; 4.353      ;
; 0.190  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.219      ;
; 0.190  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.219      ;
; 0.353  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.056      ;
; 0.353  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.056      ;
; 0.493  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.915      ;
; 0.493  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.915      ;
; 0.659  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.749      ;
; 0.659  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.749      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 0.476 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.243      ; 4.237      ;
; 1.352 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.352 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.468 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.734      ;
; 1.468 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.734      ;
; 1.655 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.920      ;
; 1.655 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.920      ;
; 1.734 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.999      ;
; 1.734 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.999      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
; 5.418 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.243      ; 4.179      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Hit'                                                                                                                            ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.013 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.575      ; 5.026      ;
; 1.340 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.051      ; 2.597      ;
; 1.375 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.575      ; 5.398      ;
; 1.507 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.575      ; 5.020      ;
; 1.928 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.575      ; 5.451      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Trigger'                                                                                                                                  ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.130 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.764      ; 1.920      ;
; 1.209 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.764      ; 1.999      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.690 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.079      ; 1.775      ;
; 1.967 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.079      ; 2.052      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.260 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.524     ; 1.742      ;
; 3.398 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.524     ; 1.880      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.320 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.708     ; 1.618      ;
; 3.436 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.708     ; 1.734      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.406 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.462     ; 1.950      ;
; 3.482 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.462     ; 2.026      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.481 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.675     ; 1.812      ;
; 3.602 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.675     ; 1.933      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.462 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 129.85 MHz ; 129.85 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -15.215 ; -3906.665     ;
; TDC:sc0|FFD:sc4|Q                                   ; -10.514 ; -908.617      ;
; Global_P:sc1|FFD:sc5|Q                              ; -10.512 ; -905.862      ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.019 ; 0.000         ;
; Global_P:sc1|FFD:sc5|Q                              ; 0.087 ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.742 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -3.876 ; -3.876        ;
; Global_P:sc1|FFD:sc1|Q                              ; -3.790 ; -3.790        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -3.734 ; -3.734        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.672 ; -3.672        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.437 ; -2.437        ;
; Trigger                                             ; -1.738 ; -1.738        ;
; Hit                                                 ; -1.182 ; -1.182        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.863 ; -6.041        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; Hit                                                 ; 0.873 ; 0.000         ;
; Trigger                                             ; 0.976 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.546 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.993 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.066 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.117 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.199 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.149 ; -1029.504     ;
; CLK0                                                ; 9.887  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+---------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -15.215 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.731     ;
; -15.202 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.934     ; 14.738     ;
; -15.163 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 14.687     ;
; -15.129 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.645     ;
; -15.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.684     ;
; -15.105 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.890     ; 14.685     ;
; -15.072 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.937     ; 14.605     ;
; -15.058 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.897     ; 14.631     ;
; -15.057 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.897     ; 14.630     ;
; -15.056 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.940     ; 14.586     ;
; -15.054 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.884     ; 14.640     ;
; -15.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.566     ;
; -15.044 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.929     ; 14.585     ;
; -15.038 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.885     ; 14.623     ;
; -15.037 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.934     ; 14.573     ;
; -15.036 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.898     ; 14.608     ;
; -15.031 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 14.555     ;
; -15.026 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.905     ; 14.591     ;
; -15.011 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.526     ;
; -15.009 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.923     ; 14.556     ;
; -15.003 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 14.526     ;
; -15.002 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.517     ;
; -15.001 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.918     ; 14.553     ;
; -15.001 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.915     ; 14.556     ;
; -14.998 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.935     ; 14.533     ;
; -14.997 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.513     ;
; -14.994 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 14.517     ;
; -14.989 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.935     ; 14.524     ;
; -14.978 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.494     ;
; -14.974 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.873     ; 14.571     ;
; -14.972 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.908     ; 14.534     ;
; -14.971 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.486     ;
; -14.969 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.484     ;
; -14.965 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.934     ; 14.501     ;
; -14.964 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 14.488     ;
; -14.963 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 14.486     ;
; -14.960 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.475     ;
; -14.959 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.530     ;
; -14.958 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.917     ; 14.511     ;
; -14.958 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.935     ; 14.493     ;
; -14.948 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.519     ;
; -14.943 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 14.467     ;
; -14.940 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.890     ; 14.520     ;
; -14.940 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.937     ; 14.473     ;
; -14.929 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.444     ;
; -14.924 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.940     ; 14.454     ;
; -14.916 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.431     ;
; -14.912 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.911     ; 14.471     ;
; -14.912 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.938     ; 14.444     ;
; -14.909 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.425     ;
; -14.909 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.900     ; 14.479     ;
; -14.908 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 14.431     ;
; -14.906 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.937     ; 14.439     ;
; -14.906 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.421     ;
; -14.904 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.898     ; 14.476     ;
; -14.903 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.935     ; 14.438     ;
; -14.903 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.938     ; 14.435     ;
; -14.901 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.891     ; 14.480     ;
; -14.900 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.868     ; 14.502     ;
; -14.900 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.900     ; 14.470     ;
; -14.898 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 14.421     ;
; -14.896 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.945     ; 14.421     ;
; -14.896 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.941     ; 14.425     ;
; -14.894 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.726     ; 14.638     ;
; -14.894 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.905     ; 14.459     ;
; -14.893 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.897     ; 14.466     ;
; -14.893 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.935     ; 14.428     ;
; -14.892 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.897     ; 14.465     ;
; -14.892 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.891     ; 14.471     ;
; -14.889 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a20~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.914     ; 14.445     ;
; -14.889 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.884     ; 14.475     ;
; -14.887 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.941     ; 14.416     ;
; -14.884 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 14.400     ;
; -14.880 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.901     ; 14.449     ;
; -14.879 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.929     ; 14.420     ;
; -14.877 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.929     ; 14.418     ;
; -14.877 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.923     ; 14.424     ;
; -14.876 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 14.400     ;
; -14.876 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.447     ;
; -14.876 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.447     ;
; -14.874 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.389     ;
; -14.873 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.885     ; 14.458     ;
; -14.872 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.938     ; 14.404     ;
; -14.871 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.934     ; 14.407     ;
; -14.869 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.915     ; 14.424     ;
; -14.869 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.900     ; 14.439     ;
; -14.868 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.890     ; 14.448     ;
; -14.867 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.909     ; 14.428     ;
; -14.867 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.899     ; 14.438     ;
; -14.866 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.906     ; 14.430     ;
; -14.864 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 14.379     ;
; -14.861 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.891     ; 14.440     ;
; -14.860 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.734     ; 14.596     ;
; -14.859 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.734     ; 14.595     ;
; -14.857 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.906     ; 14.421     ;
; -14.856 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.941     ; 14.385     ;
; -14.854 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.898     ; 14.426     ;
; -14.853 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.898     ; 14.425     ;
; -14.852 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.937     ; 14.385     ;
; -14.851 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]    ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a140~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.897     ; 14.424     ;
+---------+--------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -10.514 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 11.190     ;
; -10.428 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 11.108     ;
; -10.398 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 11.074     ;
; -10.397 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 11.077     ;
; -10.369 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 11.045     ;
; -10.329 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 11.004     ;
; -10.312 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.992     ;
; -10.311 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.991     ;
; -10.300 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.975     ;
; -10.284 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.964     ;
; -10.282 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.958     ;
; -10.282 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.962     ;
; -10.281 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.961     ;
; -10.278 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.957     ;
; -10.255 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.935     ;
; -10.253 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.932     ;
; -10.253 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.929     ;
; -10.250 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.929     ;
; -10.250 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.926     ;
; -10.243 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.918     ;
; -10.237 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.916     ;
; -10.226 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.901     ;
; -10.221 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.897     ;
; -10.213 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.892     ;
; -10.213 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.888     ;
; -10.208 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.887     ;
; -10.196 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.876     ;
; -10.195 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.875     ;
; -10.190 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.865     ;
; -10.184 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.859     ;
; -10.168 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.848     ;
; -10.166 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.842     ;
; -10.166 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.846     ;
; -10.165 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.845     ;
; -10.162 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.841     ;
; -10.160 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.836     ;
; -10.160 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.835     ;
; -10.150 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.826     ;
; -10.147 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.823     ;
; -10.139 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.819     ;
; -10.137 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.816     ;
; -10.137 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.813     ;
; -10.134 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.813     ;
; -10.134 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.810     ;
; -10.127 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.802     ;
; -10.121 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.800     ;
; -10.118 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.794     ;
; -10.110 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.785     ;
; -10.105 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.781     ;
; -10.097 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.776     ;
; -10.097 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.772     ;
; -10.092 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.771     ;
; -10.080 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.760     ;
; -10.079 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.759     ;
; -10.074 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.749     ;
; -10.068 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.743     ;
; -10.052 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.732     ;
; -10.050 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.730     ;
; -10.049 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.729     ;
; -10.046 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.725     ;
; -10.044 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.263      ; 10.726     ;
; -10.044 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.720     ;
; -10.044 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.719     ;
; -10.034 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.710     ;
; -10.031 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.707     ;
; -10.023 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.703     ;
; -10.021 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.700     ;
; -10.021 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.697     ;
; -10.018 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.697     ;
; -10.018 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.694     ;
; -10.011 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.686     ;
; -10.008 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.683     ;
; -10.005 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.684     ;
; -10.002 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.678     ;
; -9.994  ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.669     ;
; -9.989  ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.665     ;
; -9.981  ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.660     ;
; -9.981  ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.656     ;
; -9.976  ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.655     ;
; -9.963  ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.643     ;
; -9.958  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.633     ;
; -9.958  ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.267      ; 10.644     ;
; -9.955  ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.630     ;
; -9.952  ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.627     ;
; -9.941  ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.616     ;
; -9.936  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.616     ;
; -9.934  ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.614     ;
; -9.930  ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.609     ;
; -9.928  ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.263      ; 10.610     ;
; -9.928  ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.604     ;
; -9.928  ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.603     ;
; -9.927  ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.267      ; 10.613     ;
; -9.918  ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.594     ;
; -9.915  ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.591     ;
; -9.912  ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 10.587     ;
; -9.907  ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.586     ;
; -9.907  ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 10.587     ;
; -9.905  ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.584     ;
; -9.902  ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.260      ; 10.581     ;
; -9.902  ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 10.578     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -10.512 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.411     ;
; -10.463 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.362     ;
; -10.434 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.333     ;
; -10.417 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.320     ;
; -10.409 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.312     ;
; -10.404 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.302     ;
; -10.396 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.295     ;
; -10.391 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.294     ;
; -10.380 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.283     ;
; -10.375 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.273     ;
; -10.367 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.266     ;
; -10.347 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.246     ;
; -10.332 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.235     ;
; -10.318 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.217     ;
; -10.303 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.206     ;
; -10.301 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.204     ;
; -10.293 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.196     ;
; -10.288 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.186     ;
; -10.280 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.179     ;
; -10.275 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.178     ;
; -10.264 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.167     ;
; -10.259 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.157     ;
; -10.251 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.150     ;
; -10.248 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.150     ;
; -10.247 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.149     ;
; -10.247 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.145     ;
; -10.240 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.138     ;
; -10.235 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.133     ;
; -10.231 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.130     ;
; -10.225 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.127     ;
; -10.216 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.119     ;
; -10.210 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.108     ;
; -10.202 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.101     ;
; -10.196 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.098     ;
; -10.191 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.089     ;
; -10.187 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.090     ;
; -10.185 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.088     ;
; -10.183 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.085     ;
; -10.177 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.080     ;
; -10.172 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.070     ;
; -10.164 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.063     ;
; -10.162 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.060     ;
; -10.159 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.062     ;
; -10.154 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.056     ;
; -10.149 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.048     ;
; -10.148 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.051     ;
; -10.143 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.041     ;
; -10.135 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.034     ;
; -10.132 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.034     ;
; -10.131 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.033     ;
; -10.131 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.029     ;
; -10.124 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.022     ;
; -10.123 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.025     ;
; -10.122 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.024     ;
; -10.120 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.019     ;
; -10.119 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 11.017     ;
; -10.115 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 11.014     ;
; -10.109 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 11.011     ;
; -10.100 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 11.003     ;
; -10.094 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.992     ;
; -10.086 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.985     ;
; -10.081 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.980     ;
; -10.080 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.982     ;
; -10.075 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.974     ;
; -10.075 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.973     ;
; -10.071 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.974     ;
; -10.069 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.972     ;
; -10.067 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.969     ;
; -10.061 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.964     ;
; -10.056 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.954     ;
; -10.046 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.944     ;
; -10.043 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.485      ; 10.947     ;
; -10.043 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.946     ;
; -10.038 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.940     ;
; -10.033 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.932     ;
; -10.032 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.935     ;
; -10.027 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.925     ;
; -10.019 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.917     ;
; -10.019 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.918     ;
; -10.016 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.918     ;
; -10.015 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.917     ;
; -10.015 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.913     ;
; -10.009 ; Shift_Left:sc4|shift_reg[17] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.088      ; 10.516     ;
; -10.008 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.906     ;
; -10.007 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.909     ;
; -10.006 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.908     ;
; -10.004 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.903     ;
; -10.003 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.901     ;
; -9.994  ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.485      ; 10.898     ;
; -9.993  ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.895     ;
; -9.988  ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.886     ;
; -9.984  ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.887     ;
; -9.980  ; Shift_Left:sc4|shift_reg[17] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.088      ; 10.487     ;
; -9.978  ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.876     ;
; -9.965  ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.864     ;
; -9.965  ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.485      ; 10.869     ;
; -9.964  ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.483      ; 10.866     ;
; -9.959  ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.480      ; 10.858     ;
; -9.959  ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.479      ; 10.857     ;
; -9.955  ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.484      ; 10.858     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.019 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.659      ;
; 0.019 ; Shift_Left:sc4|shift_reg[8]                         ; Shift_Left:sc4|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.659      ;
; 0.189 ; Shift_Left:sc4|shift_reg[15]                        ; Shift_Left:sc4|shift_reg[16]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.830      ;
; 0.243 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.939      ; 2.203      ;
; 0.248 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.905      ; 3.387      ;
; 0.325 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.830      ;
; 0.344 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.905      ; 3.483      ;
; 0.353 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[0]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_count[2]                                ; uart:sc6|tx_count[2]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_count[1]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_count[3]                                ; uart:sc6|tx_count[3]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.995      ;
; 0.363 ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.000      ;
; 0.367 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.905      ; 3.506      ;
; 0.368 ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.005      ;
; 0.370 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.137      ; 2.528      ;
; 0.376 ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.972      ;
; 0.379 ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.975      ;
; 0.384 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.981      ;
; 0.388 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.978      ;
; 0.390 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.029      ;
; 0.392 ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.636      ;
; 0.396 ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.992      ;
; 0.396 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.008      ;
; 0.396 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.399 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.989      ;
; 0.399 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.402 ; Shift_Left:sc4|shift_reg[126]                       ; Shift_Left:sc4|shift_reg[127]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.659      ;
; 0.403 ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.662      ;
; 0.406 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.996      ;
; 0.406 ; fsm_wr:sc7|Q2p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.003      ;
; 0.407 ; fsm_wr:sc7|Q1p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a90~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.998      ;
; 0.408 ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.020      ;
; 0.409 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.999      ;
; 0.411 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.998      ;
; 0.411 ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.004      ;
; 0.415 ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[62]                        ; Shift_Left:sc3|shift_reg[63]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[51]                        ; Shift_Left:sc3|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.005      ;
; 0.416 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc4|shift_reg[117]                       ; Shift_Left:sc4|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc4|shift_reg[106]                       ; Shift_Left:sc4|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[101]                       ; Shift_Left:sc4|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[99]                        ; Shift_Left:sc4|shift_reg[100]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[81]                        ; Shift_Left:sc4|shift_reg[82]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[69]                        ; Shift_Left:sc3|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[65]                        ; Shift_Left:sc4|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[55]                        ; Shift_Left:sc3|shift_reg[56]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[42]                        ; Shift_Left:sc3|shift_reg[43]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc3|shift_reg[35]                        ; Shift_Left:sc3|shift_reg[36]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[5]                         ; Shift_Left:sc4|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; fsm_wr:sc7|Q2p_reg[10]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.013      ;
; 0.417 ; Shift_Left:sc3|shift_reg[123]                       ; Shift_Left:sc3|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[120]                       ; Shift_Left:sc4|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[114]                       ; Shift_Left:sc3|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[112]                       ; Shift_Left:sc3|shift_reg[113]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[112]                       ; Shift_Left:sc4|shift_reg[113]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[98]                        ; Shift_Left:sc4|shift_reg[99]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[97]                        ; Shift_Left:sc3|shift_reg[98]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[96]                        ; Shift_Left:sc4|shift_reg[97]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[92]                        ; Shift_Left:sc3|shift_reg[93]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[90]                        ; Shift_Left:sc3|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[85]                        ; Shift_Left:sc3|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[70]                        ; Shift_Left:sc3|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[68]                        ; Shift_Left:sc3|shift_reg[69]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[64]                        ; Shift_Left:sc3|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[53]                        ; Shift_Left:sc3|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[53]                        ; Shift_Left:sc4|shift_reg[54]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 0.087 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.134      ;
; 0.314 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.361      ;
; 0.411 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.459      ;
; 0.419 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.464      ;
; 0.430 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.475      ;
; 0.529 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.574      ;
; 0.540 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.585      ;
; 0.639 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.684      ;
; 0.646 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.691      ;
; 0.650 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.695      ;
; 0.685 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.730      ;
; 0.730 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.207      ; 2.188      ;
; 0.749 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.794      ;
; 0.756 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.801      ;
; 0.760 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.805      ;
; 0.762 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.218      ;
; 0.795 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.840      ;
; 0.851 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.899      ;
; 0.859 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.904      ;
; 0.861 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.317      ;
; 0.866 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.911      ;
; 0.872 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.328      ;
; 0.905 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.950      ;
; 0.907 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.955      ;
; 0.931 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.979      ;
; 0.971 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.427      ;
; 0.976 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.021      ;
; 0.982 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.438      ;
; 1.015 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.060      ;
; 1.064 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.207      ; 2.522      ;
; 1.079 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.533      ;
; 1.081 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.537      ;
; 1.086 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.131      ;
; 1.092 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.548      ;
; 1.175 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 2.223      ;
; 1.176 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.208      ; 2.635      ;
; 1.178 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.632      ;
; 1.189 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.643      ;
; 1.189 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.234      ;
; 1.191 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.647      ;
; 1.200 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.245      ;
; 1.202 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.658      ;
; 1.288 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.742      ;
; 1.299 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.753      ;
; 1.303 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.344      ;
; 1.314 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.355      ;
; 1.396 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.208      ; 2.855      ;
; 1.398 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.852      ;
; 1.408 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.453      ;
; 1.409 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.863      ;
; 1.413 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.454      ;
; 1.416 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.461      ;
; 1.424 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.465      ;
; 1.455 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.500      ;
; 1.484 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.599      ;
; 1.495 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.610      ;
; 1.508 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.962      ;
; 1.519 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 2.973      ;
; 1.523 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.564      ;
; 1.530 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.571      ;
; 1.532 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 2.988      ;
; 1.534 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.575      ;
; 1.569 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.610      ;
; 1.594 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.709      ;
; 1.605 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.720      ;
; 1.618 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.072      ;
; 1.628 ; Shift_Left:sc3|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.204      ; 3.083      ;
; 1.629 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[66]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.083      ;
; 1.631 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 3.087      ;
; 1.633 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.674      ;
; 1.639 ; Shift_Left:sc3|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.204      ; 3.094      ;
; 1.640 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.681      ;
; 1.644 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.685      ;
; 1.646 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 3.098      ;
; 1.652 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 2.697      ;
; 1.674 ; Shift_Left:sc3|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.204      ; 3.129      ;
; 1.679 ; Shift_Left:sc4|shift_reg[32]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.720      ;
; 1.681 ; Shift_Left:sc3|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.207      ; 3.139      ;
; 1.686 ; Shift_Left:sc3|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.207      ; 3.144      ;
; 1.693 ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.208      ; 3.152      ;
; 1.698 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 2.740      ;
; 1.702 ; Shift_Left:sc3|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.156      ;
; 1.704 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.819      ;
; 1.706 ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.204      ; 3.161      ;
; 1.707 ; Shift_Left:sc3|shift_reg[35]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.205      ; 3.163      ;
; 1.709 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 2.756      ;
; 1.715 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.721      ; 5.830      ;
; 1.721 ; Shift_Left:sc4|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.175      ;
; 1.728 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.182      ;
; 1.728 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.206      ; 3.185      ;
; 1.731 ; Shift_Left:sc3|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.185      ;
; 1.734 ; Shift_Left:sc3|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.188      ;
; 1.739 ; Shift_Left:sc4|shift_reg[54]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[68]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.203      ; 3.193      ;
; 1.739 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 2.781      ;
; 1.739 ; Shift_Left:sc3|shift_reg[52]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.207      ; 3.197      ;
; 1.743 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 2.784      ;
; 1.744 ; Shift_Left:sc3|shift_reg[98]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[98]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.209      ; 3.204      ;
; 1.745 ; Shift_Left:sc4|shift_reg[111] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[111] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.211      ; 3.207      ;
; 1.745 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.201      ; 3.197      ;
; 1.749 ; Shift_Left:sc3|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.204      ; 3.204      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.742 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 1.969      ;
; 1.033 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 3.943      ;
; 1.101 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.011      ;
; 1.143 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.053      ;
; 1.211 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.121      ;
; 1.226 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.453      ;
; 1.253 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.163      ;
; 1.321 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.231      ;
; 1.325 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.552      ;
; 1.336 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.563      ;
; 1.363 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.273      ;
; 1.431 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.729      ; 4.341      ;
; 1.435 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.662      ;
; 1.580 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.807      ;
; 1.647 ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.982      ; 2.880      ;
; 1.658 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 2.874      ;
; 1.662 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 2.878      ;
; 1.663 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 2.889      ;
; 1.666 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.986      ; 2.903      ;
; 1.670 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.897      ;
; 1.678 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.905      ;
; 1.679 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.906      ;
; 1.680 ; Shift_Left:sc3|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.982      ; 2.913      ;
; 1.689 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.916      ;
; 1.690 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.917      ;
; 1.693 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.982      ; 2.926      ;
; 1.698 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.925      ;
; 1.726 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[0]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 2.942      ;
; 1.727 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 2.950      ;
; 1.737 ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.982      ; 2.970      ;
; 1.739 ; Shift_Left:sc3|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.983      ; 2.973      ;
; 1.739 ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.966      ;
; 1.740 ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.982      ; 2.973      ;
; 1.741 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 2.964      ;
; 1.743 ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.983      ; 2.977      ;
; 1.744 ; Shift_Left:sc4|shift_reg[31]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 2.970      ;
; 1.748 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.975      ;
; 1.752 ; Shift_Left:sc4|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.987      ; 2.990      ;
; 1.763 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.973      ; 2.987      ;
; 1.766 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 2.992      ;
; 1.769 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 2.996      ;
; 1.772 ; Shift_Left:sc3|shift_reg[4]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.983      ; 3.006      ;
; 1.773 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 2.989      ;
; 1.774 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.716      ; 4.671      ;
; 1.776 ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 2.999      ;
; 1.777 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.003      ;
; 1.778 ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.987      ; 3.016      ;
; 1.780 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.007      ;
; 1.781 ; Shift_Left:sc3|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.004      ;
; 1.783 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.977      ; 3.011      ;
; 1.784 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 3.000      ;
; 1.788 ; Shift_Left:sc4|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.011      ;
; 1.788 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.015      ;
; 1.789 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.016      ;
; 1.799 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.026      ;
; 1.800 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.971      ; 3.022      ;
; 1.804 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.030      ;
; 1.804 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.027      ;
; 1.805 ; Shift_Left:sc3|shift_reg[41]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.031      ;
; 1.806 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.987      ; 3.044      ;
; 1.808 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.035      ;
; 1.812 ; Shift_Left:sc3|shift_reg[96]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.977      ; 3.040      ;
; 1.813 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.040      ;
; 1.820 ; Shift_Left:sc3|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.046      ;
; 1.829 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.056      ;
; 1.832 ; Shift_Left:sc4|shift_reg[73]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[73]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.058      ;
; 1.837 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.060      ;
; 1.839 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.062      ;
; 1.840 ; Shift_Left:sc3|shift_reg[124]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.974      ; 3.065      ;
; 1.840 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.067      ;
; 1.840 ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.983      ; 3.074      ;
; 1.841 ; Shift_Left:sc3|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.067      ;
; 1.841 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.068      ;
; 1.843 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.986      ; 3.080      ;
; 1.845 ; Shift_Left:sc3|shift_reg[49]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.071      ;
; 1.847 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.074      ;
; 1.848 ; Shift_Left:sc3|shift_reg[89]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[89]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.970      ; 3.069      ;
; 1.850 ; Shift_Left:sc3|shift_reg[66]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[66]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.974      ; 3.075      ;
; 1.850 ; Shift_Left:sc3|shift_reg[60]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.076      ;
; 1.850 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.077      ;
; 1.851 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.972      ; 3.074      ;
; 1.852 ; Shift_Left:sc3|shift_reg[80]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[80]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.974      ; 3.077      ;
; 1.852 ; Shift_Left:sc4|shift_reg[76]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[76]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.078      ;
; 1.852 ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.079      ;
; 1.857 ; Shift_Left:sc4|shift_reg[40]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.083      ;
; 1.862 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.973      ; 3.086      ;
; 1.862 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.088      ;
; 1.865 ; Shift_Left:sc3|shift_reg[84]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[84]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.974      ; 3.090      ;
; 1.865 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.091      ;
; 1.866 ; Shift_Left:sc4|shift_reg[68]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[68]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.092      ;
; 1.866 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.092      ;
; 1.867 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.965      ; 3.083      ;
; 1.870 ; Shift_Left:sc3|shift_reg[53]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.096      ;
; 1.873 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.973      ; 3.097      ;
; 1.875 ; Shift_Left:sc4|shift_reg[4]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.986      ; 3.112      ;
; 1.876 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.102      ;
; 1.879 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.976      ; 3.106      ;
; 1.880 ; Shift_Left:sc4|shift_reg[108]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[108] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.964      ; 3.095      ;
; 1.880 ; Shift_Left:sc4|shift_reg[43]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.975      ; 3.106      ;
; 1.882 ; Shift_Left:sc3|shift_reg[102]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[102] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.977      ; 3.110      ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -3.876 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.137     ; 1.908      ;
; -3.752 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.137     ; 1.784      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -3.790 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.939     ; 2.020      ;
; -3.676 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.939     ; 1.906      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.734 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.169     ; 1.734      ;
; -3.580 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.169     ; 1.580      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.672 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.996     ; 1.845      ;
; -3.558 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.996     ; 1.731      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.437 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.554     ; 2.052      ;
; -2.111 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.554     ; 1.726      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.738 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.095      ; 1.992      ;
; -1.626 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.095      ; 1.880      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.182 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.211      ; 5.095      ;
; -0.824 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.211      ; 4.747      ;
; -0.818 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.211      ; 5.231      ;
; -0.752 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.744      ; 2.495      ;
; -0.386 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.211      ; 4.809      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.863 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 4.013      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; -0.832 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.488      ; 3.982      ;
; 0.426  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.992      ;
; 0.426  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.992      ;
; 0.538  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.880      ;
; 0.538  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.880      ;
; 0.684  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.734      ;
; 0.684  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.734      ;
; 0.838  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.580      ;
; 0.838  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.580      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 0.316 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.021      ; 3.821      ;
; 1.226 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.468      ;
; 1.226 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.468      ;
; 1.333 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.575      ;
; 1.333 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.575      ;
; 1.489 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.731      ;
; 1.489 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.731      ;
; 1.587 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.829      ;
; 1.587 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.829      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
; 5.347 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.021      ; 3.852      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.873 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.339      ; 4.616      ;
; 1.179 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.988      ; 2.358      ;
; 1.268 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.339      ; 5.021      ;
; 1.314 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.339      ; 4.557      ;
; 1.637 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.339      ; 4.890      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.976 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.744      ; 1.731      ;
; 1.074 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.744      ; 1.829      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.546 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.094      ; 1.631      ;
; 1.777 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.094      ; 1.862      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.993 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.408     ; 1.576      ;
; 3.137 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.408     ; 1.720      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.066 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.589     ; 1.468      ;
; 3.173 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.589     ; 1.575      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.117 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.349     ; 1.759      ;
; 3.212 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.349     ; 1.854      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.199 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.555     ; 1.635      ;
; 3.335 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.555     ; 1.771      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.573 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -8.239 ; -1543.233     ;
; Global_P:sc1|FFD:sc5|Q                              ; -5.955 ; -499.577      ;
; TDC:sc0|FFD:sc4|Q                                   ; -5.920 ; -497.893      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.165 ; -0.179        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.003 ; -0.006        ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.171  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -2.175 ; -2.175        ;
; Global_P:sc1|FFD:sc1|Q                              ; -2.156 ; -2.156        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -2.079 ; -2.079        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -2.072 ; -2.072        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.391 ; -1.391        ;
; Trigger                                             ; -0.957 ; -0.957        ;
; Hit                                                 ; -0.653 ; -0.653        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.467 ; -3.269        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.307 ; 0.000         ;
; Hit                                                 ; 0.408 ; 0.000         ;
; Trigger                                             ; 0.629 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.008 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 1.824 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 1.834 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 1.892 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 1.925 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.283 ; -2.283        ;
; Trigger                                             ; -1.283 ; -2.283        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.000 ; -134.000      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.000 ; -128.000      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.000 ; -1.000        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.000 ; -1.000        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.000 ; -1.000        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.000 ; -1.000        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.000 ; -1.000        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500  ; 0.000         ;
; CLK0                                                ; 9.574  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                 ; Launch Clock           ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+
; -8.239 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 8.005      ;
; -8.238 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 8.010      ;
; -8.230 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.664     ; 8.015      ;
; -8.195 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.961      ;
; -8.186 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 8.002      ;
; -8.166 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 7.945      ;
; -8.165 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.624     ; 7.990      ;
; -8.157 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.923      ;
; -8.156 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.928      ;
; -8.149 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.933      ;
; -8.148 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.664     ; 7.933      ;
; -8.137 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.658     ; 7.928      ;
; -8.133 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 7.955      ;
; -8.132 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.618     ; 7.963      ;
; -8.122 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 7.987      ;
; -8.122 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.654     ; 7.917      ;
; -8.119 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.619     ; 7.949      ;
; -8.113 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.565     ; 7.997      ;
; -8.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.885      ;
; -8.113 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.879      ;
; -8.111 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.629     ; 7.931      ;
; -8.108 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 7.930      ;
; -8.108 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.650     ; 7.907      ;
; -8.107 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.628     ; 7.928      ;
; -8.107 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.873      ;
; -8.106 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.878      ;
; -8.104 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 7.920      ;
; -8.098 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.664     ; 7.883      ;
; -8.097 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.636     ; 7.910      ;
; -8.095 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a85~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.645     ; 7.899      ;
; -8.091 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.638     ; 7.902      ;
; -8.086 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.851      ;
; -8.085 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.678     ; 7.856      ;
; -8.084 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 7.958      ;
; -8.084 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 7.863      ;
; -8.083 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.624     ; 7.908      ;
; -8.080 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 7.954      ;
; -8.078 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.843      ;
; -8.077 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.861      ;
; -8.077 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.678     ; 7.848      ;
; -8.075 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.556     ; 7.968      ;
; -8.071 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.556     ; 7.964      ;
; -8.069 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.534     ; 7.984      ;
; -8.069 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.853      ;
; -8.067 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.851      ;
; -8.066 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.575     ; 7.940      ;
; -8.063 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.607     ; 7.905      ;
; -8.063 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.829      ;
; -8.061 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.578     ; 7.932      ;
; -8.060 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.646     ; 7.863      ;
; -8.057 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.556     ; 7.950      ;
; -8.057 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.683     ; 7.823      ;
; -8.057 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.822      ;
; -8.056 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.828      ;
; -8.056 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.678     ; 7.827      ;
; -8.055 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.658     ; 7.846      ;
; -8.054 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 7.870      ;
; -8.053 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 7.918      ;
; -8.052 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 7.917      ;
; -8.051 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 7.873      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.641     ; 7.858      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.822      ;
; -8.050 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.618     ; 7.881      ;
; -8.048 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.525     ; 7.972      ;
; -8.048 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.664     ; 7.833      ;
; -8.048 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.832      ;
; -8.044 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.565     ; 7.928      ;
; -8.044 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.659     ; 7.834      ;
; -8.043 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.565     ; 7.927      ;
; -8.043 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.672     ; 7.820      ;
; -8.042 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.807      ;
; -8.040 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.654     ; 7.835      ;
; -8.038 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 7.903      ;
; -8.037 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.619     ; 7.867      ;
; -8.036 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.671     ; 7.814      ;
; -8.034 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.670     ; 7.813      ;
; -8.034 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.799      ;
; -8.033 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.634     ; 7.848      ;
; -8.033 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.624     ; 7.858      ;
; -8.031 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.525     ; 7.955      ;
; -8.031 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.677     ; 7.803      ;
; -8.029 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.565     ; 7.913      ;
; -8.029 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.629     ; 7.849      ;
; -8.028 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.793      ;
; -8.027 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.525     ; 7.951      ;
; -8.027 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.678     ; 7.798      ;
; -8.026 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a28~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 7.848      ;
; -8.026 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.650     ; 7.825      ;
; -8.025 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.628     ; 7.846      ;
; -8.025 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.634     ; 7.840      ;
; -8.023 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.569     ; 7.903      ;
; -8.020 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.559     ; 7.910      ;
; -8.020 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.631     ; 7.838      ;
; -8.019 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.569     ; 7.899      ;
; -8.019 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.803      ;
; -8.019 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a112~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.684     ; 7.784      ;
; -8.018 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 7.883      ;
; -8.018 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]      ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.678     ; 7.789      ;
; -8.017 ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]     ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~porta_datain_reg0  ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.665     ; 7.801      ;
; -8.016 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.528     ; 7.937      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                    ;
+--------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -5.955 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.717      ;
; -5.891 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.653      ;
; -5.887 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.649      ;
; -5.880 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.648      ;
; -5.823 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.585      ;
; -5.819 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.581      ;
; -5.816 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.584      ;
; -5.812 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.580      ;
; -5.793 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.560      ;
; -5.769 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.530      ;
; -5.766 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.534      ;
; -5.755 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.517      ;
; -5.751 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.513      ;
; -5.751 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.513      ;
; -5.749 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.510      ;
; -5.748 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.516      ;
; -5.744 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.512      ;
; -5.738 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.499      ;
; -5.729 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.496      ;
; -5.725 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.493      ;
; -5.725 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.492      ;
; -5.714 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.481      ;
; -5.705 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.466      ;
; -5.702 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.470      ;
; -5.701 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.462      ;
; -5.698 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.466      ;
; -5.687 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.449      ;
; -5.687 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.449      ;
; -5.685 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.446      ;
; -5.683 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.445      ;
; -5.681 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.442      ;
; -5.680 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.448      ;
; -5.679 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.359      ; 6.445      ;
; -5.676 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.444      ;
; -5.674 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.435      ;
; -5.670 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.431      ;
; -5.666 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.428      ;
; -5.661 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.429      ;
; -5.661 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.428      ;
; -5.657 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.425      ;
; -5.657 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.424      ;
; -5.650 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.417      ;
; -5.650 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.417      ;
; -5.646 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.413      ;
; -5.643 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.404      ;
; -5.637 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.398      ;
; -5.634 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.402      ;
; -5.633 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.394      ;
; -5.630 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.397      ;
; -5.630 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.398      ;
; -5.619 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.381      ;
; -5.617 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.378      ;
; -5.615 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.359      ; 6.381      ;
; -5.615 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.377      ;
; -5.613 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.374      ;
; -5.612 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.380      ;
; -5.611 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.359      ; 6.377      ;
; -5.606 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.367      ;
; -5.604 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.365      ; 6.376      ;
; -5.602 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.364      ;
; -5.602 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.363      ;
; -5.598 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.360      ;
; -5.593 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.361      ;
; -5.593 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.360      ;
; -5.589 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.357      ;
; -5.589 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.356      ;
; -5.587 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.349      ;
; -5.586 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.353      ;
; -5.582 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.349      ;
; -5.582 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.349      ;
; -5.579 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.340      ;
; -5.578 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.345      ;
; -5.575 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.336      ;
; -5.569 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.330      ;
; -5.566 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.333      ;
; -5.566 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.334      ;
; -5.565 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.326      ;
; -5.562 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.329      ;
; -5.562 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.330      ;
; -5.557 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.318      ;
; -5.551 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.313      ;
; -5.549 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.310      ;
; -5.547 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.359      ; 6.313      ;
; -5.547 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.309      ;
; -5.545 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.306      ;
; -5.543 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.359      ; 6.309      ;
; -5.540 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.365      ; 6.312      ;
; -5.538 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.299      ;
; -5.536 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.365      ; 6.308      ;
; -5.534 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.296      ;
; -5.534 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.354      ; 6.295      ;
; -5.530 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.292      ;
; -5.525 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.293      ;
; -5.525 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.292      ;
; -5.523 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.285      ;
; -5.521 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.361      ; 6.289      ;
; -5.519 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.355      ; 6.281      ;
; -5.518 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.285      ;
; -5.517 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.364      ; 6.288      ;
; -5.514 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.360      ; 6.281      ;
+--------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -5.920 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.579      ;
; -5.856 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.515      ;
; -5.855 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.520      ;
; -5.852 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.511      ;
; -5.791 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.456      ;
; -5.788 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.447      ;
; -5.787 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.452      ;
; -5.784 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.443      ;
; -5.775 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.439      ;
; -5.762 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.426      ;
; -5.738 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.396      ;
; -5.723 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.388      ;
; -5.720 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.379      ;
; -5.719 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.384      ;
; -5.717 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.382      ;
; -5.716 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.375      ;
; -5.711 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.369      ;
; -5.711 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.375      ;
; -5.707 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.371      ;
; -5.698 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.362      ;
; -5.694 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.358      ;
; -5.688 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.347      ;
; -5.678 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.336      ;
; -5.674 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.339      ;
; -5.674 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.332      ;
; -5.670 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.328      ;
; -5.655 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.320      ;
; -5.653 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.318      ;
; -5.652 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.311      ;
; -5.651 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.316      ;
; -5.649 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.314      ;
; -5.647 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.305      ;
; -5.646 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.310      ;
; -5.644 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.307      ;
; -5.643 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.301      ;
; -5.643 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.307      ;
; -5.639 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.303      ;
; -5.632 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.291      ;
; -5.630 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.294      ;
; -5.626 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.290      ;
; -5.624 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.283      ;
; -5.620 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.279      ;
; -5.614 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.272      ;
; -5.610 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.275      ;
; -5.610 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.268      ;
; -5.606 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.271      ;
; -5.606 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.264      ;
; -5.602 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.260      ;
; -5.601 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.259      ;
; -5.587 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.252      ;
; -5.585 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.250      ;
; -5.582 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.246      ;
; -5.581 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.246      ;
; -5.580 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.243      ;
; -5.579 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.237      ;
; -5.579 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.262      ; 6.248      ;
; -5.578 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.242      ;
; -5.576 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.239      ;
; -5.575 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.233      ;
; -5.575 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.239      ;
; -5.571 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.235      ;
; -5.568 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.227      ;
; -5.565 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.224      ;
; -5.564 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.223      ;
; -5.562 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.226      ;
; -5.558 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.222      ;
; -5.556 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.215      ;
; -5.552 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.211      ;
; -5.546 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.204      ;
; -5.542 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.207      ;
; -5.542 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.200      ;
; -5.538 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.203      ;
; -5.538 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.196      ;
; -5.537 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.195      ;
; -5.534 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.192      ;
; -5.533 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.191      ;
; -5.517 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.182      ;
; -5.515 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.262      ; 6.184      ;
; -5.514 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.178      ;
; -5.513 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.178      ;
; -5.512 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.175      ;
; -5.511 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.169      ;
; -5.511 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.262      ; 6.180      ;
; -5.510 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.174      ;
; -5.508 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.171      ;
; -5.507 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.165      ;
; -5.507 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.171      ;
; -5.501 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.160      ;
; -5.500 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.159      ;
; -5.499 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.167      ;
; -5.497 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.156      ;
; -5.496 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.155      ;
; -5.494 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.257      ; 6.158      ;
; -5.488 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.147      ;
; -5.486 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.154      ;
; -5.484 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.252      ; 6.143      ;
; -5.478 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.136      ;
; -5.474 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.139      ;
; -5.474 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.251      ; 6.132      ;
; -5.470 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.135      ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.165 ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.585      ; 0.584      ;
; -0.044 ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.585      ; 0.705      ;
; -0.014 ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.587      ; 0.737      ;
; 0.036  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.782      ;
; 0.039  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.785      ;
; 0.102  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.848      ;
; 0.105  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.851      ;
; 0.157  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.903      ;
; 0.160  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.906      ;
; 0.168  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.914      ;
; 0.171  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.917      ;
; 0.177  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.137      ;
; 0.203  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.587      ; 0.954      ;
; 0.220  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.177      ;
; 0.223  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.180      ;
; 0.223  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.969      ;
; 0.226  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.972      ;
; 0.232  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.587      ; 0.983      ;
; 0.234  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.980      ;
; 0.237  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 0.983      ;
; 0.270  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.587      ; 1.021      ;
; 0.286  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.243      ;
; 0.289  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.246      ;
; 0.289  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.035      ;
; 0.292  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.038      ;
; 0.300  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.046      ;
; 0.325  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.285      ;
; 0.352  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.309      ;
; 0.355  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.312      ;
; 0.355  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.101      ;
; 0.358  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.104      ;
; 0.391  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.348      ;
; 0.391  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.587      ; 1.142      ;
; 0.394  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.351      ;
; 0.418  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.375      ;
; 0.421  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.378      ;
; 0.421  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.167      ;
; 0.452  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.413      ;
; 0.457  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.414      ;
; 0.460  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.417      ;
; 0.484  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.441      ;
; 0.498  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.244      ;
; 0.501  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.247      ;
; 0.521  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.583      ; 1.268      ;
; 0.523  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.480      ;
; 0.526  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.483      ;
; 0.567  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.310      ;
; 0.570  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.313      ;
; 0.584  ; Shift_Left:sc3|shift_reg[27] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.545      ;
; 0.589  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.546      ;
; 0.592  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.549      ;
; 0.599  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 2.917      ;
; 0.602  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 2.920      ;
; 0.619  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.365      ;
; 0.622  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.582      ; 1.368      ;
; 0.633  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.376      ;
; 0.636  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.379      ;
; 0.642  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.583      ; 1.389      ;
; 0.655  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.612      ;
; 0.658  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.615      ;
; 0.665  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 2.983      ;
; 0.668  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 2.986      ;
; 0.682  ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.637      ;
; 0.682  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.639      ;
; 0.685  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.642      ;
; 0.686  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.586      ; 1.436      ;
; 0.688  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.431      ;
; 0.691  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.434      ;
; 0.699  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.442      ;
; 0.702  ; Shift_Left:sc4|shift_reg[33] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.445      ;
; 0.705  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.794      ; 1.663      ;
; 0.706  ; Shift_Left:sc3|shift_reg[18] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.667      ;
; 0.707  ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.792      ; 1.663      ;
; 0.719  ; Shift_Left:sc3|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.674      ;
; 0.721  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[66] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.678      ;
; 0.722  ; Shift_Left:sc3|shift_reg[29] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.682      ;
; 0.724  ; Shift_Left:sc4|shift_reg[54] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.681      ;
; 0.727  ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.682      ;
; 0.731  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 3.049      ;
; 0.732  ; Shift_Left:sc3|shift_reg[49] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.795      ; 1.691      ;
; 0.732  ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.687      ;
; 0.734  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.119      ; 3.052      ;
; 0.735  ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.690      ;
; 0.735  ; Shift_Left:sc3|shift_reg[49] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.795      ; 1.694      ;
; 0.737  ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.792      ; 1.693      ;
; 0.739  ; Shift_Left:sc4|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.694      ;
; 0.742  ; Shift_Left:sc4|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.796      ; 1.702      ;
; 0.743  ; Shift_Left:sc3|shift_reg[35] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.700      ;
; 0.745  ; Shift_Left:sc3|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.700      ;
; 0.745  ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.700      ;
; 0.746  ; Shift_Left:sc3|shift_reg[35] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.793      ; 1.703      ;
; 0.746  ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.701      ;
; 0.749  ; Shift_Left:sc3|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.704      ;
; 0.751  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 1.705      ;
; 0.754  ; Shift_Left:sc3|shift_reg[37] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.790      ; 1.708      ;
; 0.754  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.497      ;
; 0.755  ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.791      ; 1.710      ;
; 0.756  ; Shift_Left:sc3|shift_reg[17] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.717      ;
; 0.757  ; Shift_Left:sc4|shift_reg[32] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.579      ; 1.500      ;
; 0.757  ; Shift_Left:sc3|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.797      ; 1.718      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.003 ; Shift_Left:sc3|shift_reg[19]                        ; Shift_Left:sc3|shift_reg[20]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.325      ;
; -0.003 ; Shift_Left:sc4|shift_reg[8]                         ; Shift_Left:sc4|shift_reg[9]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.325      ;
; 0.003  ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.203      ; 1.140      ;
; 0.044  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.697      ; 1.780      ;
; 0.070  ; Shift_Left:sc4|shift_reg[15]                        ; Shift_Left:sc4|shift_reg[16]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.399      ;
; 0.095  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.295      ; 1.324      ;
; 0.101  ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[1]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.659      ; 2.049      ;
; 0.106  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.000      ;
; 0.113  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.697      ; 1.849      ;
; 0.134  ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.659      ; 2.082      ;
; 0.148  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.697      ; 1.884      ;
; 0.158  ; fsm_wr:sc7|Q2p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.491      ;
; 0.159  ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.460      ; 0.553      ;
; 0.162  ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.491      ;
; 0.162  ; fsm_wr:sc7|Q2p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.495      ;
; 0.165  ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.498      ;
; 0.166  ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.507      ;
; 0.167  ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167  ; fsm_wr:sc7|Q2p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.500      ;
; 0.170  ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.503      ;
; 0.171  ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.700      ; 1.910      ;
; 0.173  ; fsm_wr:sc7|Q1p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a90~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.174  ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.174  ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.503      ;
; 0.174  ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.460      ; 0.568      ;
; 0.175  ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.516      ;
; 0.175  ; fsm_wr:sc7|Q2p_reg[10]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a116~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.508      ;
; 0.176  ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.177  ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.510      ;
; 0.177  ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.177  ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.178  ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[1]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.700      ; 1.917      ;
; 0.179  ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.502      ;
; 0.181  ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[0]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_count[2]                                ; uart:sc6|tx_count[2]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_count[1]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_count[3]                                ; uart:sc6|tx_count[3]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.505      ;
; 0.183  ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.511      ;
; 0.183  ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.514      ;
; 0.184  ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.509      ;
; 0.185  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185  ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.700      ; 1.924      ;
; 0.187  ; fsm_wr:sc7|Q2p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.520      ;
; 0.187  ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a90~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.529      ;
; 0.188  ; uart:sc6|tx_buffer[1]                               ; uart:sc6|tx_buffer[0]                                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.516      ;
; 0.188  ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.192  ; Shift_Left:sc4|shift_reg[126]                       ; Shift_Left:sc4|shift_reg[127]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.192  ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.194  ; fsm_wr:sc7|Q2p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a32~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.527      ;
; 0.195  ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.328      ;
; 0.196  ; uart:sc6|tx_count[0]                                ; uart:sc6|tx_count[1]                                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.198  ; Shift_Left:sc3|shift_reg[51]                        ; Shift_Left:sc3|shift_reg[52]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199  ; Shift_Left:sc3|shift_reg[107]                       ; Shift_Left:sc3|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199  ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199  ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199  ; Shift_Left:sc3|shift_reg[55]                        ; Shift_Left:sc3|shift_reg[56]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; Shift_Left:sc4|shift_reg[5]                         ; Shift_Left:sc4|shift_reg[6]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199  ; fsm_wr:sc7|Q2p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.538      ;
; 0.199  ; fsm_wr:sc7|Q2p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.530      ;
; 0.200  ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.200  ; Shift_Left:sc4|shift_reg[120]                       ; Shift_Left:sc4|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[117]                       ; Shift_Left:sc4|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[114]                       ; Shift_Left:sc3|shift_reg[115]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[112]                       ; Shift_Left:sc3|shift_reg[113]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[112]                       ; Shift_Left:sc4|shift_reg[113]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[101]                       ; Shift_Left:sc4|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[99]                        ; Shift_Left:sc4|shift_reg[100]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[92]                        ; Shift_Left:sc3|shift_reg[93]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[89]                        ; Shift_Left:sc4|shift_reg[90]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[85]                        ; Shift_Left:sc3|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[76]                        ; Shift_Left:sc4|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[69]                        ; Shift_Left:sc3|shift_reg[70]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[65]                        ; Shift_Left:sc3|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[65]                        ; Shift_Left:sc4|shift_reg[66]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[62]                        ; Shift_Left:sc3|shift_reg[63]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
+--------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.171 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.026      ;
; 0.403 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.111      ;
; 0.406 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.114      ;
; 0.462 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.317      ;
; 0.465 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.320      ;
; 0.469 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.177      ;
; 0.472 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.180      ;
; 0.528 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.383      ;
; 0.531 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.386      ;
; 0.535 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.243      ;
; 0.538 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.246      ;
; 0.601 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.309      ;
; 0.604 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.614      ; 2.312      ;
; 0.636 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.490      ;
; 0.649 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.504      ;
; 0.652 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.507      ;
; 0.660 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.515      ;
; 0.665 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.520      ;
; 0.679 ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.534      ;
; 0.689 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.537      ;
; 0.697 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.545      ;
; 0.698 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.547      ;
; 0.698 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.697      ; 1.559      ;
; 0.699 ; Shift_Left:sc3|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.554      ;
; 0.701 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.550      ;
; 0.702 ; Shift_Left:sc4|shift_reg[31]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.556      ;
; 0.704 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.559      ;
; 0.707 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.562      ;
; 0.715 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.570      ;
; 0.715 ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.570      ;
; 0.718 ; Shift_Left:sc4|shift_reg[30]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.573      ;
; 0.718 ; Shift_Left:sc3|shift_reg[6]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.573      ;
; 0.718 ; Shift_Left:sc3|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.573      ;
; 0.719 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.574      ;
; 0.719 ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.568      ;
; 0.721 ; Shift_Left:sc3|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.570      ;
; 0.722 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.570      ;
; 0.723 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.571      ;
; 0.723 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.578      ;
; 0.726 ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.581      ;
; 0.726 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.581      ;
; 0.727 ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.692      ; 1.583      ;
; 0.728 ; Shift_Left:sc4|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.590      ;
; 0.731 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.586      ;
; 0.731 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.584      ;
; 0.733 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.587      ;
; 0.734 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.583      ;
; 0.735 ; Shift_Left:sc3|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.692      ; 1.591      ;
; 0.735 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[0]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.583      ;
; 0.740 ; Shift_Left:sc3|shift_reg[4]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.692      ; 1.596      ;
; 0.740 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.595      ;
; 0.744 ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.598      ;
; 0.748 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.597      ;
; 0.755 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.603      ;
; 0.760 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.615      ;
; 0.762 ; Shift_Left:sc4|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.611      ;
; 0.763 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.614      ;
; 0.764 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.613      ;
; 0.766 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.617      ;
; 0.766 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.620      ;
; 0.767 ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.629      ;
; 0.767 ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.616      ;
; 0.767 ; Shift_Left:sc3|shift_reg[41]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.621      ;
; 0.768 ; Shift_Left:sc3|shift_reg[98]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[98]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.693      ; 1.625      ;
; 0.769 ; Shift_Left:sc3|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.692      ; 1.625      ;
; 0.769 ; Shift_Left:sc3|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.623      ;
; 0.770 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.625      ;
; 0.770 ; Shift_Left:sc3|shift_reg[25]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.625      ;
; 0.773 ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.628      ;
; 0.774 ; Shift_Left:sc3|shift_reg[89]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[89]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.622      ;
; 0.775 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.698      ; 1.637      ;
; 0.777 ; Shift_Left:sc3|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.625      ;
; 0.779 ; Shift_Left:sc3|shift_reg[49]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.632      ;
; 0.781 ; Shift_Left:sc3|shift_reg[96]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.693      ; 1.638      ;
; 0.783 ; Shift_Left:sc4|shift_reg[73]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[73]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.637      ;
; 0.785 ; Shift_Left:sc3|shift_reg[54]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.638      ;
; 0.785 ; Shift_Left:sc3|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.639      ;
; 0.785 ; Shift_Left:sc4|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.634      ;
; 0.786 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.684      ; 1.634      ;
; 0.786 ; Shift_Left:sc4|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.641      ;
; 0.787 ; Shift_Left:sc3|shift_reg[12]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.636      ;
; 0.788 ; Shift_Left:sc3|shift_reg[60]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.642      ;
; 0.789 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.644      ;
; 0.789 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.644      ;
; 0.792 ; Shift_Left:sc3|shift_reg[66]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[66]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.688      ; 1.644      ;
; 0.792 ; Shift_Left:sc4|shift_reg[28]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.647      ;
; 0.792 ; Shift_Left:sc3|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.647      ;
; 0.793 ; Shift_Left:sc3|shift_reg[84]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[84]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.688      ; 1.645      ;
; 0.794 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.647      ;
; 0.794 ; Shift_Left:sc3|shift_reg[52]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.647      ;
; 0.795 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.648      ;
; 0.797 ; Shift_Left:sc3|shift_reg[80]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[80]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.688      ; 1.649      ;
; 0.797 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.650      ;
; 0.799 ; Shift_Left:sc3|shift_reg[124]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.652      ;
; 0.800 ; Shift_Left:sc4|shift_reg[68]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[68]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.690      ; 1.654      ;
; 0.800 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.655      ;
; 0.800 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.685      ; 1.649      ;
; 0.801 ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.495      ; 1.460      ;
; 0.802 ; Shift_Left:sc3|shift_reg[102]                       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[102] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.693      ; 1.659      ;
; 0.802 ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.691      ; 1.657      ;
+-------+-----------------------------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -2.175 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.295     ; 1.037      ;
; -2.072 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.295     ; 0.934      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -2.156 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.203     ; 1.110      ;
; -2.035 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.203     ; 0.989      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.079 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.308     ; 0.928      ;
; -1.996 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.308     ; 0.845      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.072 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.234     ; 0.995      ;
; -1.980 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.234     ; 0.903      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.391 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.460     ; 1.088      ;
; -1.245 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.460     ; 0.942      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.957 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; -0.009     ; 1.095      ;
; -0.836 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; -0.009     ; 0.974      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.653 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 1.793      ; 3.028      ;
; -0.303 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 1.793      ; 2.688      ;
; 0.077  ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.494      ; 1.404      ;
; 0.184  ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 1.793      ; 2.691      ;
; 0.296  ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 1.793      ; 2.589      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.467 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.298      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; -0.302 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.289      ; 2.133      ;
; 1.338  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.095      ;
; 1.338  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 1.095      ;
; 1.459  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.974      ;
; 1.459  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.974      ;
; 1.505  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.928      ;
; 1.505  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.928      ;
; 1.588  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.845      ;
; 1.588  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.044     ; 0.845      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.307 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.605      ; 2.201      ;
; 0.650 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.778      ;
; 0.650 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.778      ;
; 0.700 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.828      ;
; 0.700 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.828      ;
; 0.802 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.930      ;
; 0.802 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.930      ;
; 0.817 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.945      ;
; 0.817 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.945      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
; 5.152 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.605      ; 2.046      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.408 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 1.863      ; 2.480      ;
; 0.502 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.626      ; 1.232      ;
; 0.502 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 1.863      ; 2.584      ;
; 1.009 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 1.863      ; 2.581      ;
; 1.320 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 1.863      ; 2.902      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.629 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.377      ; 0.930      ;
; 0.644 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.377      ; 0.945      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.008 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.077     ; 0.835      ;
; 1.165 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.077     ; 0.992      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.824 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.883     ; 0.845      ;
; 1.864 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.883     ; 0.885      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.834 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.960     ; 0.778      ;
; 1.884 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.960     ; 0.828      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.892 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.851     ; 0.945      ;
; 1.904 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.851     ; 0.957      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 1.925 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.946     ; 0.883      ;
; 1.955 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.946     ; 0.913      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.977 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -16.863   ; -0.165 ; -4.278   ; 0.307   ; -1.481              ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 9.574               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.736   ; 1.008   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.206   ; 1.892   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -11.869   ; -0.165 ; N/A      ; N/A     ; -1.285              ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -4.058   ; 1.824   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.523   ; 0.408   ; -1.481              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -11.842   ; 0.171  ; N/A      ; N/A     ; -1.285              ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.278   ; 1.925   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.108   ; 1.834   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.023   ; 0.629   ; -1.481              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -16.863   ; -0.003 ; -1.093   ; 0.307   ; -1.193              ;
; Design-wide TNS                                      ; -6483.135 ; -0.185 ; -30.583  ; 0.0     ; -1417.555           ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.736   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.206   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -1010.202 ; -0.179 ; N/A      ; N/A     ; -164.480            ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -4.058   ; 0.000   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.523   ; 0.000   ; -2.766              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -1014.061 ; 0.000  ; N/A      ; N/A     ; -172.190            ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.278   ; 0.000   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.108   ; 0.000   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -2.023   ; 0.000   ; -2.766              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -4458.872 ; -0.006 ; -7.651   ; 0.000   ; -1068.928           ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FCout1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FCout2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; One                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hit                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Hit(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 999872   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9487     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 966336   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 999872   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9487     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 966336   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 746   ; 746  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 515   ; 515  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; CLK0                                                ; CLK0                                                ; Base      ; Constrained ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc1|Q                              ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; Base      ; Constrained ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; Constrained ;
; Hit                                                 ; Hit                                                 ; Base      ; Constrained ;
; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; Base      ; Constrained ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc6|Q                                   ; Base      ; Constrained ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; Constrained ;
; Trigger                                             ; Trigger                                             ; Base      ; Constrained ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Apr 11 10:38:50 2024
Info: Command: quartus_sta Timestamp -c Timestamp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {sc2|sc0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]} {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Trigger Trigger
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc6|Q TDC:sc0|FFD:sc6|Q
    Info (332105): create_clock -period 1.000 -name TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Hit Hit
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc4|Q TDC:sc0|FFD:sc4|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc5|Q Global_P:sc1|FFD:sc5|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc1|Q Global_P:sc1|FFD:sc1|Q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.863           -4458.872 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -11.869           -1010.202 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -11.842           -1014.061 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.019               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.738               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -4.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.278              -4.278 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -4.206              -4.206 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -4.108              -4.108 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -4.058              -4.058 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.736              -2.736 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -2.023              -2.023 Trigger 
    Info (332119):    -1.523              -1.523 Hit 
    Info (332119):    -1.093              -7.651 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.476
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.476               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.013               0.000 Hit 
    Info (332119):     1.130               0.000 Trigger 
    Info (332119):     1.690               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     3.260               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.320               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.406               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     3.481               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.193           -1068.928 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.462 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.215           -3906.665 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -10.514            -908.617 TDC:sc0|FFD:sc4|Q 
    Info (332119):   -10.512            -905.862 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.087               0.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.742               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -3.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.876              -3.876 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -3.790              -3.790 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.734              -3.734 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.672              -3.672 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.437              -2.437 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.738              -1.738 Trigger 
    Info (332119):    -1.182              -1.182 Hit 
    Info (332119):    -0.863              -6.041 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.873               0.000 Hit 
    Info (332119):     0.976               0.000 Trigger 
    Info (332119):     1.546               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.993               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.066               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.117               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     3.199               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.149           -1029.504 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.573 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.239           -1543.233 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.955            -499.577 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -5.920            -497.893 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case hold slack is -0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.165              -0.179 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.003              -0.006 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.171               0.000 TDC:sc0|FFD:sc4|Q 
Info (332146): Worst-case recovery slack is -2.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.175              -2.175 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -2.156              -2.156 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -2.079              -2.079 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -2.072              -2.072 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.391              -1.391 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -0.957              -0.957 Trigger 
    Info (332119):    -0.653              -0.653 Hit 
    Info (332119):    -0.467              -3.269 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.307               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.408               0.000 Hit 
    Info (332119):     0.629               0.000 Trigger 
    Info (332119):     1.008               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     1.824               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     1.834               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     1.892               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     1.925               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.283              -2.283 Hit 
    Info (332119):    -1.283              -2.283 Trigger 
    Info (332119):    -1.000            -134.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.000            -128.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.000              -1.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     0.500               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.977 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Thu Apr 11 10:39:08 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:18


