// Seed: 907587551
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  wire id_4;
  supply1 id_5;
  id_6(
      .id_0(id_1), .id_1(id_5), .id_2(id_1), .id_3({id_0, 1}), .id_4(1), .id_5(1)
  );
  assign id_5 = 1 ? 1 : id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  tri   id_4,
    output uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    output tri1  id_8
);
  tri1 id_10 = id_4;
  module_0(
      id_10, id_10, id_4
  );
  assign id_5 = id_1;
endmodule
