* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/configuration_chain/run001
python3 /home/arslan/Downloads/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/arslan/Downloads/OpenFPGA/openfpga_flow/vpr_arch/k4_N4_tileable_40nm.xml /home/arslan/Downloads/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/and2/and2.v --top_module and2 --run_dir /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/configuration_chain/run001/k4_N4_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_shell_scripts/write_full_testbench_example_script.openfpga --openfpga_arch_file /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_arch/k4_N4_40nm_cc_openfpga.xml --openfpga_sim_setting_file /home/arslan/Downloads/OpenFPGA/openfpga_flow/openfpga_simulation_settings/auto_sim_openfpga.xml --openfpga_vpr_device_layout  --openfpga_fast_configuration  --power --power_tech /home/arslan/Downloads/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/configuration_chain/run001/k4_N4_tileable_40nm/and2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --debug --flow_config /home/arslan/Downloads/OpenFPGA/openfpga_flow/tasks/basic_tests/full_testbench/configuration_chain/config/task.conf --TOP and2 --CHAN_WIDTH 300 --READ_VERILOG_OPTIONS -nolatches
* * * * * * * * * * * * * * * * * * * * 
Traceback (most recent call last):
  File "/home/arslan/Downloads/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py", line 22, in <module>
    from envyaml import EnvYAML
ModuleNotFoundError: No module named 'envyaml'
