
/*******************************************************************************
**  FILE-NAME: Rte_SWC_IoHwAbTest.h                                                     **
**                                                                            **
**  MODULE-NAME: AUTOSAR RTE GENERATION TOOL                                  **
**                                                                            **
**  NOTE: This file is auto generated, do not edit this file manually.        **
**                                                                            **
********************************************************************************

********************************************************************************
**                      Generation Tool Information                           **
********************************************************************************
**  Tool Version: 4.4.2                                                   **
**                                                                            **
**  Change History: Refer log file (use -l option to generate log file)       **
**                                                                            **
********************************************************************************
**                      File Generation Information                           **
*******************************************************************************/
/*
 * INPUT FILE:
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\ECUCD_EcucValueCollection.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\Ecud_Com.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\Ecud_Det.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\Ecud_EcuC.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\Ecud_Os.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\ECU\Ecud_Rte.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Adc.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_BswM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Can.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_CanIf.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_CanSM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_CanTp.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Com.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_ComM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Crc.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Dcm.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Dem.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Det.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Dio.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Fee.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_FiM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Fls.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Gpt.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Icu_43.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Mcu.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_MemIf.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_NvM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Os.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_PduR.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Port.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Pwm_43.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Spi.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\BswMd\Bswmd_Wdg_43.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Composition\EcuExtract.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\DBImport\Project.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\DataTypes\AUTOSAR_DataTypes.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\DataTypes\AUTOSAR_DataTypes_Etc.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_ComM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_Dcm.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_Dem.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_FiM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_IoHwAb.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_Mode.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_App\App_WdgM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_Bsw\MODE_PortInterfaces.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_Bsw\Swcd_Bsw_BswM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_Bsw\Swcd_ComM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_Bsw\Swcd_Det.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Configuration\System\Swcd_Bsw\Swcd_FiM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\bswmd\Bswmd_EcuM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\bswmd\Bswmd_IoHwAb.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\bswmd\Bswmd_WdgIf.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\bswmd\Bswmd_WdgM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_Bsw_Dcm.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_Bsw_Dem.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_Bsw_EcuM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_Bsw_NvM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_IoHwAb.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Generated\Bsw_Output\swcd\Swcd_WdgM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Static_Code\Modules\b_autosar_swc_ErrorManagement\App_ErrM.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Static_Code\Modules\b_autosar_sys_EcuM_R40\generator\EcuM_PortInterface.arxml
 *      E:\00_AUTOSAR\Project\autron_autosar_edu_Warrior_mpc5606b_Io_R181026\Static_Code\Modules\b_autosar_sys_WdgM_R40\generator\Swcd_WdgM_Fixed.arxml

 * GENERATED ON:  This timestamp is removed.
*/

/*******************************************************************************
* PRE-JUSTIFICATION BEGINE SECTION (MISRA-C RULE CHECKER)
* These rules will not be applied for verification based on the MISRA Rule
* in Rte generated source
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
  polyspace:begin<MISRA-C:19.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:begin<MISRA-C:19.4:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1154, #6713)
  polyspace:begin<MISRA-C:19.6:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:begin<MISRA-C:19.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1236)
*/

/*******************************************************************************
**                         MULTIPLE INCLUSION PROTECTION                      **
*******************************************************************************/
 #ifndef RTE_SWC_IOHWABTEST_H
      #define RTE_SWC_IOHWABTEST_H
 /*
  * CAUTION:
  *
  * Do NOT
  *
  *   #define RTE_ALLOW_CROSS_HEADER_INCLUSION
  *
  * in ASW/BSW code. The symbol shall be used only for RTE internally.
  */
 #ifndef RTE_ALLOW_CROSS_HEADER_INCLUSION
      #ifdef RTE_APPLICATION_HEADER_FILE
      #error Multiple application header files included.
      #endif
      #define RTE_APPLICATION_HEADER_FILE
      #endif

/*******************************************************************************
**                  Include Section                                           **
*******************************************************************************/
/* polyspace:begin<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */
#include "Rte_SWC_IoHwAbTest_Type.h"

/* polyspace:end<MISRA-C:1.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Inclusion of Header Files) */

/* COMPATIBLE WITH C and C++ languages */
#ifdef __cplusplus
 extern "C"
 {
#endif

/*******************************************************************************
**                      Version Information                                   **
*******************************************************************************/
#ifdef RTE_VENDOR_ID
  #if (RTE_VENDOR_ID != 76)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Vendor Id"
  #endif
#else
  #define RTE_VENDOR_ID 76
#endif

#ifdef RTE_MODULE_ID
  #if (RTE_MODULE_ID != 2)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Module Id"
  #endif
#else
  #define RTE_MODULE_ID 2
#endif

#ifdef RTE_SW_MAJOR_VERSION
  #if (RTE_SW_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Major Version"
  #endif
#else
  #define RTE_SW_MAJOR_VERSION 4
#endif

#ifdef RTE_SW_MINOR_VERSION
  #if (RTE_SW_MINOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Minor Version"
  #endif
#else
  #define RTE_SW_MINOR_VERSION 4
#endif

#ifdef RTE_SW_PATCH_VERSION
  #if (RTE_SW_PATCH_VERSION != 2)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Patch Version"
  #endif
#else
  #define RTE_SW_PATCH_VERSION 2
#endif

#ifdef RTE_AR_RELEASE_MAJOR_VERSION
  #if (RTE_AR_RELEASE_MAJOR_VERSION != 4)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Major Version"
  #endif
#else
  #define RTE_AR_RELEASE_MAJOR_VERSION 4
#endif

#ifdef RTE_AR_RELEASE_MINOR_VERSION
  #if (RTE_AR_RELEASE_MINOR_VERSION != 0)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Minor Version"
  #endif
#else
  #define RTE_AR_RELEASE_MINOR_VERSION 0
#endif

#ifdef RTE_AR_RELEASE_REVISION_VERSION
  #if (RTE_AR_RELEASE_REVISION_VERSION != 3)
    #error "Rte_Cfg.h : Mismatch in Rte Specification Release Revision Version"
  #endif
#else
  #define RTE_AR_RELEASE_REVISION_VERSION 3
#endif

/*******************************************************************************
** Init Macro
*******************************************************************************/

/******************************************************************************
** Type Definitions for Rte API                                               **
*******************************************************************************/

/*******************************************************************************
** Global Variables                                                           **
*******************************************************************************/

/*******************************************************************************
** Global Variables for Per Instance Memory                                   **
*******************************************************************************/

/*******************************************************************************
** Invalid Value Const Variables                                              **
*******************************************************************************/

/*******************************************************************************
** Macros for Direct API functions defined in PDS                             **
*******************************************************************************/

/*******************************************************************************
** Macros for InDirect(port oriented) API functions defined in PDS            **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for port handles of PDS                                   **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for component instance handles                            **
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:5.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #3724)
*/
struct Rte_CDS_SWC_IoHwAbTest
{
  VAR(uint8, RTE_DATA) _dummy;
};

/*
  polyspace:end<MISRA-C:5.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #3724)
*/
/*******************************************************************************
** Component instance handles                                                 **
*******************************************************************************/
#define RTE_START_SEC_CONST_UNSPECIFIED
#include "MemMap.h"
extern const struct Rte_CDS_SWC_IoHwAbTest Rte_Inst_SWC_IoHwAbTest;
#define RTE_STOP_SEC_CONST_UNSPECIFIED
#include "MemMap.h"

/*******************************************************************************
** Global Variables for Component Instance Handle                             **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for component instance handles                            **
*******************************************************************************/

/*******************************************************************************
** Type Definitions for PerInstanceMemory (Exists only for multiple instances)**
*******************************************************************************/

/*******************************************************************************
** Macros for Direct API functions                                            **
*******************************************************************************/

/*******************************************************************************
** Macros for Exclusive Areas                                                 **
*******************************************************************************/

/*******************************************************************************
** Macros for ApplicationError in Client Server                               **
*******************************************************************************/

#ifndef RTE_E_IoHwAb_If_Gpt_E_NOT_SUPPORTED
#define RTE_E_IoHwAb_If_Gpt_E_NOT_SUPPORTED 10U
#endif

#ifndef RTE_E_IoHwAb_If_Pwm_E_NOT_SUPPORTED
#define RTE_E_IoHwAb_If_Pwm_E_NOT_SUPPORTED 11U
#endif

/*******************************************************************************
** Prototypes for Rte API                                                     **
*******************************************************************************/
#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_IsInput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_IsOutput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_ReadDirect(
	OUT P2VAR(IoHwAb_LevelType, AUTOMATIC, RTE_APPL_DATA) Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_SetToInput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_SetToOutput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_WriteDirect(
	IN IoHwAb_LevelType Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_IsInput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_IsOutput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_ReadDirect(
	OUT P2VAR(IoHwAb_LevelType, AUTOMATIC, RTE_APPL_DATA) Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_SetToInput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_SetToOutput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_WriteDirect(
	IN IoHwAb_LevelType Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_IsInput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_IsOutput(
	OUT P2VAR(IoHwAb_BoolType, AUTOMATIC, RTE_APPL_DATA) blResult);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_ReadDirect(
	OUT P2VAR(IoHwAb_LevelType, AUTOMATIC, RTE_APPL_DATA) Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_SetToInput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_SetToOutput(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_WriteDirect(
	IN IoHwAb_LevelType Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_DisableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_EnableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_GetTimeElapsed(
	OUT P2VAR(IoHwAb_GptValueType, AUTOMATIC, RTE_APPL_DATA) Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_GetTimeRemaining(
	OUT P2VAR(IoHwAb_GptValueType, AUTOMATIC, RTE_APPL_DATA) Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_Notification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_StartTimer(
	IN IoHwAb_GptValueType Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_StopTimer(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_DisableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_EnableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_GetTimeElapsed(
	OUT P2VAR(IoHwAb_GptValueType, AUTOMATIC, RTE_APPL_DATA) Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_GetTimeRemaining(
	OUT P2VAR(IoHwAb_GptValueType, AUTOMATIC, RTE_APPL_DATA) Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_Notification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_StartTimer(
	IN IoHwAb_GptValueType Value);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_StopTimer(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_DisableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_EnableNotification(
	IN IoHwAb_PwmEdgeType NotificationEdge);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_GetOutputState(
	OUT P2VAR(IoHwAb_LevelType, AUTOMATIC, RTE_APPL_DATA) Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetDutyCycle(
	IN uint16 Duty);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetOutputToIdle(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetPeriodAndDuty(
	IN IoHwAb_PwmPeriodType Period,
	IN uint16 Duty);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_DisableNotification(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_EnableNotification(
	IN IoHwAb_PwmEdgeType NotificationEdge);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_GetOutputState(
	OUT P2VAR(IoHwAb_LevelType, AUTOMATIC, RTE_APPL_DATA) Level);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetDutyCycle(
	IN uint16 Duty);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetOutputToIdle(void);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

#define RTE_START_SEC_CODE
#include "MemMap.h"
extern FUNC(Std_ReturnType, RTE_CODE) Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetPeriodAndDuty(
	IN IoHwAb_PwmPeriodType Period,
	IN uint16 Duty);

#define RTE_STOP_SEC_CODE
#include "MemMap.h"

/*******************************************************************************
** API Mapping                                                                **
*******************************************************************************/
#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_IsInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_IsInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_IsInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_IsOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_IsOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_IsOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_ReadDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_ReadDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_ReadDirect
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_SetToInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_SetToInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_SetToInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_SetToOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_SetToOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_SetToOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_WriteDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE4_WriteDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE4_WriteDirect
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_IsInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_IsInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_IsInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_IsOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_IsOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_IsOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_ReadDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_ReadDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_ReadDirect
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_SetToInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_SetToInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_SetToInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_SetToOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_SetToOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_SetToOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_WriteDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE5_WriteDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE5_WriteDirect
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_IsInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_IsInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_IsInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_IsOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_IsOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_IsOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_ReadDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_ReadDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_ReadDirect
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_SetToInput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_SetToInput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_SetToInput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_SetToOutput
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_SetToOutput Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_SetToOutput
#endif

#ifndef Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_WriteDirect
#define Rte_Call_R_IoHwAbDigitalDirectLogical_PE6_WriteDirect Rte_Call_SWC_IoHwAbTest_R_IoHwAbDigitalDirectLogical_PE6_WriteDirect
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_DisableNotification
#define Rte_Call_R_IoHwAbGptLogical_Dummy_DisableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_DisableNotification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_EnableNotification
#define Rte_Call_R_IoHwAbGptLogical_Dummy_EnableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_EnableNotification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_GetTimeElapsed
#define Rte_Call_R_IoHwAbGptLogical_Dummy_GetTimeElapsed Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_GetTimeElapsed
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_GetTimeRemaining
#define Rte_Call_R_IoHwAbGptLogical_Dummy_GetTimeRemaining Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_GetTimeRemaining
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_Notification
#define Rte_Call_R_IoHwAbGptLogical_Dummy_Notification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_Notification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_StartTimer
#define Rte_Call_R_IoHwAbGptLogical_Dummy_StartTimer Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_StartTimer
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_Dummy_StopTimer
#define Rte_Call_R_IoHwAbGptLogical_Dummy_StopTimer Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_Dummy_StopTimer
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_DisableNotification
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_DisableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_DisableNotification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_EnableNotification
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_EnableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_EnableNotification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_GetTimeElapsed
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_GetTimeElapsed Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_GetTimeElapsed
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_GetTimeRemaining
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_GetTimeRemaining Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_GetTimeRemaining
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_Notification
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_Notification Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_Notification
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_StartTimer
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_StartTimer Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_StartTimer
#endif

#ifndef Rte_Call_R_IoHwAbGptLogical_EMIOS4_StopTimer
#define Rte_Call_R_IoHwAbGptLogical_EMIOS4_StopTimer Rte_Call_SWC_IoHwAbTest_R_IoHwAbGptLogical_EMIOS4_StopTimer
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_DisableNotification
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_DisableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_DisableNotification
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_EnableNotification
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_EnableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_EnableNotification
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_GetOutputState
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_GetOutputState Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_GetOutputState
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetDutyCycle
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetDutyCycle Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetDutyCycle
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetOutputToIdle
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetOutputToIdle Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetOutputToIdle
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetPeriodAndDuty
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS23_SetPeriodAndDuty Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS23_SetPeriodAndDuty
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_DisableNotification
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_DisableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_DisableNotification
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_EnableNotification
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_EnableNotification Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_EnableNotification
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_GetOutputState
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_GetOutputState Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_GetOutputState
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetDutyCycle
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetDutyCycle Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetDutyCycle
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetOutputToIdle
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetOutputToIdle Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetOutputToIdle
#endif

#ifndef Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetPeriodAndDuty
#define Rte_Call_R_IoHwAbPwmLogical_EMIOS2_SetPeriodAndDuty Rte_Call_SWC_IoHwAbTest_R_IoHwAbPwmLogical_EMIOS2_SetPeriodAndDuty
#endif

/*******************************************************************************
** Client Server Macro                                                        **
*******************************************************************************/

/*******************************************************************************
** Prototypes for Runnable entities                                           **
*******************************************************************************/
/*
  polyspace:begin<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1132)
*/

#define SWC_IoHwAbTest_START_SEC_CODE
#include "SWC_IoHwAbTest_MemMap.h"
FUNC(void, SWC_IoHwAbTest_CODE) RE_IoHwAbTest(void);

FUNC(void, SWC_IoHwAbTest_CODE) RE_IoHwAbTest_Dummy_GptCbk(void);

FUNC(void, SWC_IoHwAbTest_CODE) RE_IoHwAbTest_EMIOS4_GptCbk(void);

#define SWC_IoHwAbTest_STOP_SEC_CODE
#include "SWC_IoHwAbTest_MemMap.h"

/*
  polyspace:end<MISRA-C:8.8:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1132)
*/

/*******************************************************************************
** Runnables Mapping                                                          **
*******************************************************************************/
#ifndef RTE_RUNNABLE_RE_IoHwAbTest
#define RTE_RUNNABLE_RE_IoHwAbTest RE_IoHwAbTest
#endif
#ifndef RTE_RUNNABLE_RE_IoHwAbTest_Dummy_GptCbk
#define RTE_RUNNABLE_RE_IoHwAbTest_Dummy_GptCbk RE_IoHwAbTest_Dummy_GptCbk
#endif
#ifndef RTE_RUNNABLE_RE_IoHwAbTest_EMIOS4_GptCbk
#define RTE_RUNNABLE_RE_IoHwAbTest_EMIOS4_GptCbk RE_IoHwAbTest_EMIOS4_GptCbk
#endif

/* COMPATIBLE WITH C and C++ languages */
#ifdef __cplusplus
 }
#endif

#endif

/*******************************************************************************
* PRE-JUSTIFICATION END SECTION (MISRA-C RULE CHECKER)
*******************************************************************************/
/*
  polyspace:end<MISRA-C:5.1:Not a defect:Justify with annotations> Number of character is depends on user configuration
  polyspace:end<MISRA-C:19.1:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:end<MISRA-C:19.4:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1154, #6713)
  polyspace:end<MISRA-C:19.6:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Memory Mapping)
  polyspace:end<MISRA-C:19.7:Not a defect:Justify with annotations> No Impact of this rule violation (AUTOSAR Standard : Rte SWS #1236)
*/

/*******************************************************************************
**                      End of File                                           **
*******************************************************************************/

