/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire [6:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [26:0] celloutsig_0_38z;
  wire [17:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [25:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [3:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[0] ? in_data[69] : celloutsig_0_1z;
  assign celloutsig_0_72z = celloutsig_0_60z ? _00_ : celloutsig_0_18z;
  assign celloutsig_0_50z = ~(celloutsig_0_44z[2] | celloutsig_0_13z);
  assign celloutsig_0_60z = ~(celloutsig_0_19z | celloutsig_0_7z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z[0] | celloutsig_0_4z[0]);
  assign celloutsig_0_52z = ~((celloutsig_0_30z | celloutsig_0_13z) & celloutsig_0_0z);
  assign celloutsig_0_53z = ~((celloutsig_0_50z | celloutsig_0_46z) & celloutsig_0_7z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_6z);
  assign celloutsig_1_14z = ~((celloutsig_1_8z[2] | celloutsig_1_9z[3]) & celloutsig_1_5z[6]);
  assign celloutsig_0_18z = ~((celloutsig_0_17z | celloutsig_0_5z[1]) & celloutsig_0_12z[0]);
  assign celloutsig_0_30z = ~((celloutsig_0_9z[2] | celloutsig_0_7z) & celloutsig_0_5z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_29z[5] | celloutsig_0_1z) & celloutsig_0_30z);
  assign celloutsig_0_43z = { celloutsig_0_32z[3:0], celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_36z } + { celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_28z[2:1], celloutsig_0_28z[2], celloutsig_0_23z };
  assign celloutsig_1_5z = in_data[133:125] + { celloutsig_1_0z[26:24], celloutsig_1_3z[4:1], celloutsig_1_3z[1], celloutsig_1_1z };
  assign celloutsig_0_15z = in_data[8:1] + { celloutsig_0_2z[3:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_32z = { celloutsig_0_28z[1], celloutsig_0_28z[2], celloutsig_0_6z, _01_, _03_[2:0] } + celloutsig_0_15z[6:0];
  reg [15:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _21_ <= 16'h0000;
    else _21_ <= { celloutsig_0_12z[7:1], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_52z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_53z, celloutsig_0_23z };
  assign _02_[16:1] = _21_;
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_11z;
  assign { _04_[3:1], _00_ } = _22_;
  reg [3:0] _23_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_8z[3], celloutsig_0_8z[6:4] };
  assign { _01_, _03_[2:0] } = _23_;
  assign celloutsig_0_16z = { celloutsig_0_10z[5:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z } / { 1'h1, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[45:41] <= in_data[82:78];
  assign celloutsig_0_3z = { in_data[54:47], celloutsig_0_0z, celloutsig_0_1z } <= { in_data[75:72], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_16z[5:1], celloutsig_0_8z[6:3], celloutsig_0_8z[6:4] } <= { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_46z = { celloutsig_0_17z, celloutsig_0_41z, celloutsig_0_43z } <= { celloutsig_0_40z[6:5], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_33z[4:3], celloutsig_0_33z[4], celloutsig_0_33z[1:0], celloutsig_0_37z };
  assign celloutsig_1_4z = celloutsig_1_0z[20:13] <= { celloutsig_1_0z[13:7], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[77:72] <= in_data[49:44];
  assign celloutsig_0_24z = celloutsig_0_11z[3:1] <= celloutsig_0_5z[6:4];
  assign celloutsig_0_35z = celloutsig_0_29z[5] & ~(celloutsig_0_22z);
  assign celloutsig_0_41z = celloutsig_0_32z[6] & ~(celloutsig_0_17z);
  assign celloutsig_1_2z = celloutsig_1_0z[26] & ~(in_data[166]);
  assign celloutsig_1_18z = celloutsig_1_11z & ~(celloutsig_1_9z[2]);
  assign celloutsig_0_19z = celloutsig_0_5z[3] & ~(celloutsig_0_15z[6]);
  assign celloutsig_0_5z = in_data[54:47] % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_73z = { _02_[2], celloutsig_0_46z, celloutsig_0_60z, celloutsig_0_37z } % { 1'h1, celloutsig_0_44z[2:0] };
  assign celloutsig_1_9z = { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z[22:12] };
  assign celloutsig_0_2z = in_data[16:12] % { 1'h1, in_data[34:32], celloutsig_0_0z };
  assign celloutsig_0_10z = - in_data[54:48];
  assign celloutsig_0_4z = ~ in_data[41:39];
  assign celloutsig_0_11z = ~ { in_data[20:19], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = ~ celloutsig_0_5z[5:2];
  assign celloutsig_0_39z = { celloutsig_0_38z[15:5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_37z } | { celloutsig_0_38z[21:13], celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_35z };
  assign celloutsig_1_8z = in_data[168:165] | celloutsig_1_0z[22:19];
  assign celloutsig_1_1z = in_data[118] & in_data[163];
  assign celloutsig_0_42z = | celloutsig_0_16z[11:9];
  assign celloutsig_1_11z = | { celloutsig_1_8z, celloutsig_1_5z[6:0], celloutsig_1_3z[4:1], celloutsig_1_2z };
  assign celloutsig_0_20z = | celloutsig_0_16z[14:2];
  assign celloutsig_0_22z = ~^ { celloutsig_0_10z[6:1], _01_, _03_[2:0] };
  assign celloutsig_0_37z = ^ { celloutsig_0_8z[4:3], celloutsig_0_8z[6:5] };
  assign celloutsig_1_19z = ^ { celloutsig_1_3z[4:1], celloutsig_1_14z };
  assign celloutsig_0_23z = ^ { celloutsig_0_4z[1:0], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_17z = ^ celloutsig_0_10z[4:0];
  assign celloutsig_0_38z = { celloutsig_0_5z[7], celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_2z } >> { in_data[56:34], celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[161:130] >> in_data[167:136];
  assign celloutsig_0_12z = { celloutsig_0_5z[5:4], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z } >> { in_data[29:24], celloutsig_0_9z };
  assign celloutsig_0_40z = { celloutsig_0_4z[2:1], celloutsig_0_4z, celloutsig_0_30z, celloutsig_0_18z } << celloutsig_0_12z[7:1];
  assign celloutsig_0_44z = { _01_, _03_[2:0] } << { celloutsig_0_33z[4], celloutsig_0_33z[1:0], celloutsig_0_42z };
  assign celloutsig_0_9z = { celloutsig_0_4z[0], celloutsig_0_0z, celloutsig_0_3z } << { in_data[59:58], celloutsig_0_7z };
  assign celloutsig_0_29z = { celloutsig_0_2z, celloutsig_0_5z } << { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_28z[2:1], celloutsig_0_28z[2] };
  assign celloutsig_0_8z[6:3] = ~ { celloutsig_0_4z, celloutsig_0_3z };
  assign { celloutsig_0_28z[1], celloutsig_0_28z[2] } = ~ { celloutsig_0_22z, celloutsig_0_13z };
  assign { celloutsig_1_3z[1], celloutsig_1_3z[4:2] } = ~ { celloutsig_1_1z, in_data[171:169] };
  assign { celloutsig_0_33z[0], celloutsig_0_33z[3], celloutsig_0_33z[4], celloutsig_0_33z[1] } = ~ { celloutsig_0_17z, celloutsig_0_28z[1], celloutsig_0_28z[2], celloutsig_0_6z };
  assign { _02_[22], _02_[20], _02_[18:17], _02_[0] } = { celloutsig_0_52z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_0z };
  assign _03_[6:3] = { celloutsig_0_28z[1], celloutsig_0_28z[2], celloutsig_0_6z, _01_ };
  assign _04_[0] = _00_;
  assign celloutsig_0_28z[0] = celloutsig_0_28z[2];
  assign celloutsig_0_33z[2] = celloutsig_0_33z[4];
  assign celloutsig_0_8z[2:0] = celloutsig_0_8z[6:4];
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
