<annotationInfo>
<annotationInfo>
<item  id="2046" filename="conv/conv.cpp" linenumber="10" name="icmp_ln10" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln10_fu_8458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2047" filename="conv/conv.cpp" linenumber="10" name="add_ln10" contextFuncName="conv" moduleName="conv" rtlName="add_ln10_fu_8464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2050" filename="conv/conv.cpp" linenumber="10" name="r" contextFuncName="conv" moduleName="conv" rtlName="r_fu_8470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="conv/conv.cpp" linenumber="13" name="icmp_ln13" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln13_fu_8476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv/conv.cpp" linenumber="37" name="select_ln37" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_fu_8482_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2055" filename="conv/conv.cpp" linenumber="37" name="select_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_1_fu_8490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2056" filename="conv/conv.cpp" linenumber="37" name="zext_ln37" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_10841_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2057" filename="conv/conv.cpp" linenumber="37" name="mul_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4fYi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2058" filename="conv/conv.cpp" linenumber="37" name="xor_ln37" contextFuncName="conv" moduleName="conv" rtlName="xor_ln37_fu_8502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2059" filename="conv/conv.cpp" linenumber="16" name="icmp_ln16" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln16_fu_8508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2060" filename="conv/conv.cpp" linenumber="37" name="and_ln37" contextFuncName="conv" moduleName="conv" rtlName="and_ln37_fu_8514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2061" filename="conv/conv.cpp" linenumber="13" name="c" contextFuncName="conv" moduleName="conv" rtlName="c_fu_8520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2063" filename="conv/conv.cpp" linenumber="37" name="or_ln37" contextFuncName="conv" moduleName="conv" rtlName="or_ln37_fu_8526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2064" filename="conv/conv.cpp" linenumber="37" name="select_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_2_fu_8532_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="conv/conv.cpp" linenumber="37" name="select_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="select_ln37_3_fu_8540_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2066" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_10841_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2067" filename="conv/conv.cpp" linenumber="37" name="add_ln37" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4fYi_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2068" filename="conv/conv.cpp" linenumber="13" name="tmp_2_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_2_cast_fu_8552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2071" filename="conv/conv.cpp" linenumber="28" name="zext_ln28" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_fu_8559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2072" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_2_fu_8563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2073" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_3_fu_8567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2074" filename="conv/conv.cpp" linenumber="37" name="add_ln37_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln37_1_fu_8571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv/conv.cpp" linenumber="37" name="zext_ln37_4" contextFuncName="conv" moduleName="conv" rtlName="zext_ln37_4_fu_8577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2083" filename="conv/conv.cpp" linenumber="20" name="icmp_ln20" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln20_fu_8582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2084" filename="conv/conv.cpp" linenumber="20" name="add_ln20" contextFuncName="conv" moduleName="conv" rtlName="add_ln20_fu_8588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2087" filename="conv/conv.cpp" linenumber="20" name="wr" contextFuncName="conv" moduleName="conv" rtlName="wr_fu_8594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2090" filename="conv/conv.cpp" linenumber="23" name="icmp_ln23" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln23_fu_8600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2091" filename="conv/conv.cpp" linenumber="28" name="select_ln28" contextFuncName="conv" moduleName="conv" rtlName="select_ln28_fu_8606_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2092" filename="conv/conv.cpp" linenumber="28" name="select_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="select_ln28_1_fu_8614_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2093" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_1_fu_8622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="conv/conv.cpp" linenumber="28" name="tmp_4" contextFuncName="conv" moduleName="conv" rtlName="tmp_4_fu_8626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_2_fu_8634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2096" filename="conv/conv.cpp" linenumber="28" name="sub_ln28" contextFuncName="conv" moduleName="conv" rtlName="sub_ln28_fu_8638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2097" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_3_fu_8644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2098" filename="conv/conv.cpp" linenumber="28" name="add_ln28" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_fu_8648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_10850_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="conv/conv.cpp" linenumber="28" name="mul_ln28" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4fYi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2104" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_7_fu_8657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2105" filename="conv/conv.cpp" linenumber="28" name="add_ln28_3" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_3_fu_8661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2106" filename="conv/conv.cpp" linenumber="28" name="tmp_14_cast" contextFuncName="conv" moduleName="conv" rtlName="tmp_14_cast_fu_8667_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2107" filename="conv/conv.cpp" linenumber="28" name="add_ln28_4" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_4_fu_8675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2108" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_8_fu_8680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="conv" moduleName="conv" rtlName="zext_ln28_6_fu_8690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2117" filename="conv/conv.cpp" linenumber="28" name="add_ln28_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln28_1_fu_8694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2118" filename="conv/conv.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="conv" moduleName="conv" rtlName="grp_fu_10850_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2119" filename="conv/conv.cpp" linenumber="28" name="add_ln28_2" contextFuncName="conv" moduleName="conv" rtlName="conv_mac_muladd_4fYi_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2289" filename="conv/conv.cpp" linenumber="28" name="tmp_7" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2290" filename="conv/conv.cpp" linenumber="28" name="tmp_s" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2291" filename="conv/conv.cpp" linenumber="28" name="w_sum_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2462" filename="conv/conv.cpp" linenumber="28" name="tmp_8" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2463" filename="conv/conv.cpp" linenumber="28" name="tmp_1_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2464" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_1" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2635" filename="conv/conv.cpp" linenumber="28" name="tmp_9" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2636" filename="conv/conv.cpp" linenumber="28" name="tmp_1_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2637" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_2" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2808" filename="conv/conv.cpp" linenumber="28" name="tmp_1" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2809" filename="conv/conv.cpp" linenumber="28" name="tmp_1_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2810" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_3" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2981" filename="conv/conv.cpp" linenumber="28" name="tmp_2" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U8" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2982" filename="conv/conv.cpp" linenumber="28" name="tmp_1_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2983" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_4" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3154" filename="conv/conv.cpp" linenumber="28" name="tmp_10" contextFuncName="conv" moduleName="conv" rtlName="conv_mux_1698_32_eOg_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3155" filename="conv/conv.cpp" linenumber="28" name="tmp_1_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fmul_32ns_32cud_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3156" filename="conv/conv.cpp" linenumber="28" name="w_sum_3_5" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3158" filename="conv/conv.cpp" linenumber="23" name="wc" contextFuncName="conv" moduleName="conv" rtlName="wc_fu_10767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3163" filename="conv/conv.cpp" linenumber="33" name="w_sum" contextFuncName="conv" moduleName="conv" rtlName="conv_fadd_32ns_32bkb_U1" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3164" filename="conv/conv.cpp" linenumber="36" name="bitcast_ln36" contextFuncName="conv" moduleName="conv" rtlName="bitcast_ln36_fu_10790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3165" filename="conv/conv.cpp" linenumber="36" name="tmp" contextFuncName="conv" moduleName="conv" rtlName="tmp_fu_10794_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3166" filename="conv/conv.cpp" linenumber="36" name="trunc_ln36" contextFuncName="conv" moduleName="conv" rtlName="trunc_ln36_fu_10804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3167" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_fu_10808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3168" filename="conv/conv.cpp" linenumber="36" name="icmp_ln36_1" contextFuncName="conv" moduleName="conv" rtlName="icmp_ln36_1_fu_10814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3169" filename="conv/conv.cpp" linenumber="36" name="or_ln36" contextFuncName="conv" moduleName="conv" rtlName="or_ln36_fu_10820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3170" filename="conv/conv.cpp" linenumber="36" name="tmp_6" contextFuncName="conv" moduleName="conv" rtlName="conv_fcmp_32ns_32dEe_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3171" filename="conv/conv.cpp" linenumber="36" name="and_ln36" contextFuncName="conv" moduleName="conv" rtlName="and_ln36_fu_10826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3172" filename="conv/conv.cpp" linenumber="36" name="w_sum_2" contextFuncName="conv" moduleName="conv" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3175" filename="conv/conv.cpp" linenumber="16" name="f" contextFuncName="conv" moduleName="conv" rtlName="f_fu_10772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3176" filename="conv/conv.cpp" linenumber="13" name="add_ln13_1" contextFuncName="conv" moduleName="conv" rtlName="add_ln13_1_fu_10777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3177" filename="conv/conv.cpp" linenumber="13" name="select_ln13" contextFuncName="conv" moduleName="conv" rtlName="select_ln13_fu_10783_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
