Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Sep 30 14:16:36 2024
| Host         : DESKTOP-TH2FPTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_s_timing_summary_routed.rpt -pb alu_s_timing_summary_routed.pb -rpx alu_s_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_s
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 3.510ns (54.539%)  route 2.926ns (45.461%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  b1_IBUF_inst/O
                         net (fo=3, routed)           1.117     1.946    b1_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.053     1.999 r  f3_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.457     2.456    R1/t3
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.068     2.524 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.352     3.875    carry_out_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.560     6.435 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.435    carry_out
    R16                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.382ns (54.107%)  route 2.868ns (45.893%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    M19                  IBUF (Prop_ibuf_I_O)         0.829     0.829 r  b1_IBUF_inst/O
                         net (fo=3, routed)           1.117     1.946    b1_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I4_O)        0.053     1.999 r  f3_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.457     2.456    R1/t3
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.053     2.509 r  f3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.295     3.803    f3_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.447     6.250 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     6.250    f3
    T18                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.411ns (58.036%)  route 2.466ns (41.964%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  b0_IBUF_inst/O
                         net (fo=4, routed)           1.155     1.940    b0_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.064     2.004 r  f0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.312     3.316    f0_OBUF
    N17                  OBUF (Prop_obuf_I_O)         2.561     5.877 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     5.877    f0
    N17                                                               r  f0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.313ns (56.628%)  route 2.537ns (43.372%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a1_IBUF_inst/O
                         net (fo=3, routed)           1.114     1.932    a1_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.053     1.985 r  f2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.424     3.409    f2_OBUF
    T19                  OBUF (Prop_obuf_I_O)         2.441     5.850 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     5.850    f2
    T19                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 3.265ns (57.208%)  route 2.442ns (42.792%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  b0_IBUF_inst/O
                         net (fo=4, routed)           1.155     1.940    b0_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.053     1.993 r  f1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.287     3.280    f1_OBUF
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.707 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     5.707    f1
    P16                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            f3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.356ns (65.418%)  route 0.717ns (34.582%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  a3_IBUF_inst/O
                         net (fo=2, routed)           0.376     0.428    a3_IBUF
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.456 r  f3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.341     0.797    f3_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.073 r  f3_OBUF_inst/O
                         net (fo=0)                   0.000     2.073    f3
    T18                                                               r  f3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            f1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.366ns (65.232%)  route 0.728ns (34.768%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  a1_IBUF_inst/O
                         net (fo=3, routed)           0.389     0.472    a1_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.028     0.500 r  f1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.339     0.839    f1_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.095 r  f1_OBUF_inst/O
                         net (fo=0)                   0.000     2.095    f1
    P16                                                               r  f1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a3
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.399ns (65.616%)  route 0.733ns (34.384%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a3 (IN)
                         net (fo=0)                   0.000     0.000    a3
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  a3_IBUF_inst/O
                         net (fo=2, routed)           0.376     0.428    a3_IBUF
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.033     0.461 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.818    carry_out_OBUF
    R16                  OBUF (Prop_obuf_I_O)         1.314     2.132 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.132    carry_out
    R16                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            f2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.364ns (62.759%)  route 0.810ns (37.241%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  a0_IBUF_inst/O
                         net (fo=4, routed)           0.420     0.486    a0_IBUF
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.028     0.514 r  f2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.390     0.904    f2_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.174 r  f2_OBUF_inst/O
                         net (fo=0)                   0.000     2.174    f2
    T19                                                               r  f2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            f0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.410ns (64.367%)  route 0.780ns (35.633%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  a0_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.503    a0_IBUF
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.029     0.532 r  f0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.344     0.875    f0_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.315     2.190 r  f0_OBUF_inst/O
                         net (fo=0)                   0.000     2.190    f0
    N17                                                               r  f0 (OUT)
  -------------------------------------------------------------------    -------------------





