
TS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004874  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08004934  08004934  00014934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b9c  08004b9c  00020048  2**0
                  CONTENTS
  4 .ARM          00000000  08004b9c  08004b9c  00020048  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b9c  08004b9c  00020048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b9c  08004b9c  00014b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ba0  08004ba0  00014ba0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000048  20000000  08004ba4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f4  20000048  08004bec  00020048  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08004bec  0002023c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f982  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003997  00000000  00000000  0003f9f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e08  00000000  00000000  00043390  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c58  00000000  00000000  00044198  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001385a  00000000  00000000  00044df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001228e  00000000  00000000  0005864a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0005b6e5  00000000  00000000  0006a8d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c5fbd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ec0  00000000  00000000  000c6038  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000048 	.word	0x20000048
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800491c 	.word	0x0800491c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000004c 	.word	0x2000004c
 8000104:	0800491c 	.word	0x0800491c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f003 ff45 	bl	80040c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f000 fee6 	bl	8001020 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f90d 	bl	8000482 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8e1 	bl	8000438 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000074 	.word	0x20000074

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000074 	.word	0x20000074

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f4:	1dfb      	adds	r3, r7, #7
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	001a      	movs	r2, r3
 80002fa:	231f      	movs	r3, #31
 80002fc:	401a      	ands	r2, r3
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <NVIC_EnableIRQ+0x28>)
 8000300:	2101      	movs	r1, #1
 8000302:	4091      	lsls	r1, r2
 8000304:	000a      	movs	r2, r1
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b002      	add	sp, #8
 800030e:	bd80      	pop	{r7, pc}
 8000310:	e000e100 	.word	0xe000e100

08000314 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	0002      	movs	r2, r0
 800031c:	6039      	str	r1, [r7, #0]
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000322:	1dfb      	adds	r3, r7, #7
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b7f      	cmp	r3, #127	; 0x7f
 8000328:	d932      	bls.n	8000390 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032a:	4a2f      	ldr	r2, [pc, #188]	; (80003e8 <NVIC_SetPriority+0xd4>)
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	0019      	movs	r1, r3
 8000332:	230f      	movs	r3, #15
 8000334:	400b      	ands	r3, r1
 8000336:	3b08      	subs	r3, #8
 8000338:	089b      	lsrs	r3, r3, #2
 800033a:	3306      	adds	r3, #6
 800033c:	009b      	lsls	r3, r3, #2
 800033e:	18d3      	adds	r3, r2, r3
 8000340:	3304      	adds	r3, #4
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	1dfa      	adds	r2, r7, #7
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	0011      	movs	r1, r2
 800034a:	2203      	movs	r2, #3
 800034c:	400a      	ands	r2, r1
 800034e:	00d2      	lsls	r2, r2, #3
 8000350:	21ff      	movs	r1, #255	; 0xff
 8000352:	4091      	lsls	r1, r2
 8000354:	000a      	movs	r2, r1
 8000356:	43d2      	mvns	r2, r2
 8000358:	401a      	ands	r2, r3
 800035a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	019b      	lsls	r3, r3, #6
 8000360:	22ff      	movs	r2, #255	; 0xff
 8000362:	401a      	ands	r2, r3
 8000364:	1dfb      	adds	r3, r7, #7
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	0018      	movs	r0, r3
 800036a:	2303      	movs	r3, #3
 800036c:	4003      	ands	r3, r0
 800036e:	00db      	lsls	r3, r3, #3
 8000370:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000372:	481d      	ldr	r0, [pc, #116]	; (80003e8 <NVIC_SetPriority+0xd4>)
 8000374:	1dfb      	adds	r3, r7, #7
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	001c      	movs	r4, r3
 800037a:	230f      	movs	r3, #15
 800037c:	4023      	ands	r3, r4
 800037e:	3b08      	subs	r3, #8
 8000380:	089b      	lsrs	r3, r3, #2
 8000382:	430a      	orrs	r2, r1
 8000384:	3306      	adds	r3, #6
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	18c3      	adds	r3, r0, r3
 800038a:	3304      	adds	r3, #4
 800038c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800038e:	e027      	b.n	80003e0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000390:	4a16      	ldr	r2, [pc, #88]	; (80003ec <NVIC_SetPriority+0xd8>)
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b25b      	sxtb	r3, r3
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	33c0      	adds	r3, #192	; 0xc0
 800039c:	009b      	lsls	r3, r3, #2
 800039e:	589b      	ldr	r3, [r3, r2]
 80003a0:	1dfa      	adds	r2, r7, #7
 80003a2:	7812      	ldrb	r2, [r2, #0]
 80003a4:	0011      	movs	r1, r2
 80003a6:	2203      	movs	r2, #3
 80003a8:	400a      	ands	r2, r1
 80003aa:	00d2      	lsls	r2, r2, #3
 80003ac:	21ff      	movs	r1, #255	; 0xff
 80003ae:	4091      	lsls	r1, r2
 80003b0:	000a      	movs	r2, r1
 80003b2:	43d2      	mvns	r2, r2
 80003b4:	401a      	ands	r2, r3
 80003b6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	019b      	lsls	r3, r3, #6
 80003bc:	22ff      	movs	r2, #255	; 0xff
 80003be:	401a      	ands	r2, r3
 80003c0:	1dfb      	adds	r3, r7, #7
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	0018      	movs	r0, r3
 80003c6:	2303      	movs	r3, #3
 80003c8:	4003      	ands	r3, r0
 80003ca:	00db      	lsls	r3, r3, #3
 80003cc:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003ce:	4807      	ldr	r0, [pc, #28]	; (80003ec <NVIC_SetPriority+0xd8>)
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	089b      	lsrs	r3, r3, #2
 80003d8:	430a      	orrs	r2, r1
 80003da:	33c0      	adds	r3, #192	; 0xc0
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	501a      	str	r2, [r3, r0]
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b003      	add	sp, #12
 80003e6:	bd90      	pop	{r4, r7, pc}
 80003e8:	e000ed00 	.word	0xe000ed00
 80003ec:	e000e100 	.word	0xe000e100

080003f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <SysTick_Config+0x40>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d901      	bls.n	8000406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000402:	2301      	movs	r3, #1
 8000404:	e010      	b.n	8000428 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <SysTick_Config+0x44>)
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	3a01      	subs	r2, #1
 800040c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800040e:	2301      	movs	r3, #1
 8000410:	425b      	negs	r3, r3
 8000412:	2103      	movs	r1, #3
 8000414:	0018      	movs	r0, r3
 8000416:	f7ff ff7d 	bl	8000314 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <SysTick_Config+0x44>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <SysTick_Config+0x44>)
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000426:	2300      	movs	r3, #0
}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b002      	add	sp, #8
 800042e:	bd80      	pop	{r7, pc}
 8000430:	00ffffff 	.word	0x00ffffff
 8000434:	e000e010 	.word	0xe000e010

08000438 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	60b9      	str	r1, [r7, #8]
 8000440:	607a      	str	r2, [r7, #4]
 8000442:	210f      	movs	r1, #15
 8000444:	187b      	adds	r3, r7, r1
 8000446:	1c02      	adds	r2, r0, #0
 8000448:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800044a:	68ba      	ldr	r2, [r7, #8]
 800044c:	187b      	adds	r3, r7, r1
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	b25b      	sxtb	r3, r3
 8000452:	0011      	movs	r1, r2
 8000454:	0018      	movs	r0, r3
 8000456:	f7ff ff5d 	bl	8000314 <NVIC_SetPriority>
}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b004      	add	sp, #16
 8000460:	bd80      	pop	{r7, pc}

08000462 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b082      	sub	sp, #8
 8000466:	af00      	add	r7, sp, #0
 8000468:	0002      	movs	r2, r0
 800046a:	1dfb      	adds	r3, r7, #7
 800046c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800046e:	1dfb      	adds	r3, r7, #7
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b25b      	sxtb	r3, r3
 8000474:	0018      	movs	r0, r3
 8000476:	f7ff ff37 	bl	80002e8 <NVIC_EnableIRQ>
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}

08000482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	b082      	sub	sp, #8
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	0018      	movs	r0, r3
 800048e:	f7ff ffaf 	bl	80003f0 <SysTick_Config>
 8000492:	0003      	movs	r3, r0
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b002      	add	sp, #8
 800049a:	bd80      	pop	{r7, pc}

0800049c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800049c:	b580      	push	{r7, lr}
 800049e:	b086      	sub	sp, #24
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004aa:	2300      	movs	r3, #0
 80004ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004b2:	e14f      	b.n	8000754 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2101      	movs	r1, #1
 80004ba:	697a      	ldr	r2, [r7, #20]
 80004bc:	4091      	lsls	r1, r2
 80004be:	000a      	movs	r2, r1
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d100      	bne.n	80004cc <HAL_GPIO_Init+0x30>
 80004ca:	e140      	b.n	800074e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d003      	beq.n	80004dc <HAL_GPIO_Init+0x40>
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b12      	cmp	r3, #18
 80004da:	d123      	bne.n	8000524 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	08da      	lsrs	r2, r3, #3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	3208      	adds	r2, #8
 80004e4:	0092      	lsls	r2, r2, #2
 80004e6:	58d3      	ldr	r3, [r2, r3]
 80004e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2207      	movs	r2, #7
 80004ee:	4013      	ands	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	220f      	movs	r2, #15
 80004f4:	409a      	lsls	r2, r3
 80004f6:	0013      	movs	r3, r2
 80004f8:	43da      	mvns	r2, r3
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	691a      	ldr	r2, [r3, #16]
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	2107      	movs	r1, #7
 8000508:	400b      	ands	r3, r1
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	409a      	lsls	r2, r3
 800050e:	0013      	movs	r3, r2
 8000510:	693a      	ldr	r2, [r7, #16]
 8000512:	4313      	orrs	r3, r2
 8000514:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	08da      	lsrs	r2, r3, #3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	3208      	adds	r2, #8
 800051e:	0092      	lsls	r2, r2, #2
 8000520:	6939      	ldr	r1, [r7, #16]
 8000522:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2203      	movs	r2, #3
 8000530:	409a      	lsls	r2, r3
 8000532:	0013      	movs	r3, r2
 8000534:	43da      	mvns	r2, r3
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	4013      	ands	r3, r2
 800053a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	2203      	movs	r2, #3
 8000542:	401a      	ands	r2, r3
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	409a      	lsls	r2, r3
 800054a:	0013      	movs	r3, r2
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	4313      	orrs	r3, r2
 8000550:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d00b      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d007      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	2b11      	cmp	r3, #17
 800056e:	d003      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	2b12      	cmp	r3, #18
 8000576:	d130      	bne.n	80005da <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	005b      	lsls	r3, r3, #1
 8000582:	2203      	movs	r2, #3
 8000584:	409a      	lsls	r2, r3
 8000586:	0013      	movs	r3, r2
 8000588:	43da      	mvns	r2, r3
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	4013      	ands	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	68da      	ldr	r2, [r3, #12]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	409a      	lsls	r2, r3
 800059a:	0013      	movs	r3, r2
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	4313      	orrs	r3, r2
 80005a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80005ae:	2201      	movs	r2, #1
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	409a      	lsls	r2, r3
 80005b4:	0013      	movs	r3, r2
 80005b6:	43da      	mvns	r2, r3
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	4013      	ands	r3, r2
 80005bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	091b      	lsrs	r3, r3, #4
 80005c4:	2201      	movs	r2, #1
 80005c6:	401a      	ands	r2, r3
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	409a      	lsls	r2, r3
 80005cc:	0013      	movs	r3, r2
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	2203      	movs	r2, #3
 80005e6:	409a      	lsls	r2, r3
 80005e8:	0013      	movs	r3, r2
 80005ea:	43da      	mvns	r2, r3
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	4013      	ands	r3, r2
 80005f0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	409a      	lsls	r2, r3
 80005fc:	0013      	movs	r3, r2
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	4313      	orrs	r3, r2
 8000602:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	685a      	ldr	r2, [r3, #4]
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	055b      	lsls	r3, r3, #21
 8000612:	4013      	ands	r3, r2
 8000614:	d100      	bne.n	8000618 <HAL_GPIO_Init+0x17c>
 8000616:	e09a      	b.n	800074e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000618:	4b54      	ldr	r3, [pc, #336]	; (800076c <HAL_GPIO_Init+0x2d0>)
 800061a:	699a      	ldr	r2, [r3, #24]
 800061c:	4b53      	ldr	r3, [pc, #332]	; (800076c <HAL_GPIO_Init+0x2d0>)
 800061e:	2101      	movs	r1, #1
 8000620:	430a      	orrs	r2, r1
 8000622:	619a      	str	r2, [r3, #24]
 8000624:	4b51      	ldr	r3, [pc, #324]	; (800076c <HAL_GPIO_Init+0x2d0>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	2201      	movs	r2, #1
 800062a:	4013      	ands	r3, r2
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000630:	4a4f      	ldr	r2, [pc, #316]	; (8000770 <HAL_GPIO_Init+0x2d4>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	3302      	adds	r3, #2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	589b      	ldr	r3, [r3, r2]
 800063c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	2203      	movs	r2, #3
 8000642:	4013      	ands	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	220f      	movs	r2, #15
 8000648:	409a      	lsls	r2, r3
 800064a:	0013      	movs	r3, r2
 800064c:	43da      	mvns	r2, r3
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	4013      	ands	r3, r2
 8000652:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	2390      	movs	r3, #144	; 0x90
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	429a      	cmp	r2, r3
 800065c:	d013      	beq.n	8000686 <HAL_GPIO_Init+0x1ea>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a44      	ldr	r2, [pc, #272]	; (8000774 <HAL_GPIO_Init+0x2d8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d00d      	beq.n	8000682 <HAL_GPIO_Init+0x1e6>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a43      	ldr	r2, [pc, #268]	; (8000778 <HAL_GPIO_Init+0x2dc>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d007      	beq.n	800067e <HAL_GPIO_Init+0x1e2>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a42      	ldr	r2, [pc, #264]	; (800077c <HAL_GPIO_Init+0x2e0>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d101      	bne.n	800067a <HAL_GPIO_Init+0x1de>
 8000676:	2303      	movs	r3, #3
 8000678:	e006      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 800067a:	2305      	movs	r3, #5
 800067c:	e004      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 800067e:	2302      	movs	r3, #2
 8000680:	e002      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 8000682:	2301      	movs	r3, #1
 8000684:	e000      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 8000686:	2300      	movs	r3, #0
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	2103      	movs	r1, #3
 800068c:	400a      	ands	r2, r1
 800068e:	0092      	lsls	r2, r2, #2
 8000690:	4093      	lsls	r3, r2
 8000692:	693a      	ldr	r2, [r7, #16]
 8000694:	4313      	orrs	r3, r2
 8000696:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000698:	4935      	ldr	r1, [pc, #212]	; (8000770 <HAL_GPIO_Init+0x2d4>)
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	089b      	lsrs	r3, r3, #2
 800069e:	3302      	adds	r3, #2
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	693a      	ldr	r2, [r7, #16]
 80006a4:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006a6:	4b36      	ldr	r3, [pc, #216]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	43da      	mvns	r2, r3
 80006b0:	693b      	ldr	r3, [r7, #16]
 80006b2:	4013      	ands	r3, r2
 80006b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	685a      	ldr	r2, [r3, #4]
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	025b      	lsls	r3, r3, #9
 80006be:	4013      	ands	r3, r2
 80006c0:	d003      	beq.n	80006ca <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 80006c2:	693a      	ldr	r2, [r7, #16]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006ca:	4b2d      	ldr	r3, [pc, #180]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006cc:	693a      	ldr	r2, [r7, #16]
 80006ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80006d0:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006d2:	685b      	ldr	r3, [r3, #4]
 80006d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	43da      	mvns	r2, r3
 80006da:	693b      	ldr	r3, [r7, #16]
 80006dc:	4013      	ands	r3, r2
 80006de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	685a      	ldr	r2, [r3, #4]
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	029b      	lsls	r3, r3, #10
 80006e8:	4013      	ands	r3, r2
 80006ea:	d003      	beq.n	80006f4 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 80006ec:	693a      	ldr	r2, [r7, #16]
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	4313      	orrs	r3, r2
 80006f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006f4:	4b22      	ldr	r3, [pc, #136]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006fa:	4b21      	ldr	r3, [pc, #132]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	43da      	mvns	r2, r3
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	4013      	ands	r3, r2
 8000708:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	685a      	ldr	r2, [r3, #4]
 800070e:	2380      	movs	r3, #128	; 0x80
 8000710:	035b      	lsls	r3, r3, #13
 8000712:	4013      	ands	r3, r2
 8000714:	d003      	beq.n	800071e <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8000716:	693a      	ldr	r2, [r7, #16]
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	4313      	orrs	r3, r2
 800071c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800071e:	4b18      	ldr	r3, [pc, #96]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	43da      	mvns	r2, r3
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	4013      	ands	r3, r2
 8000732:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	685a      	ldr	r2, [r3, #4]
 8000738:	2380      	movs	r3, #128	; 0x80
 800073a:	039b      	lsls	r3, r3, #14
 800073c:	4013      	ands	r3, r2
 800073e:	d003      	beq.n	8000748 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 8000740:	693a      	ldr	r2, [r7, #16]
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	4313      	orrs	r3, r2
 8000746:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000748:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	3301      	adds	r3, #1
 8000752:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	40da      	lsrs	r2, r3
 800075c:	1e13      	subs	r3, r2, #0
 800075e:	d000      	beq.n	8000762 <HAL_GPIO_Init+0x2c6>
 8000760:	e6a8      	b.n	80004b4 <HAL_GPIO_Init+0x18>
  } 
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b006      	add	sp, #24
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40021000 	.word	0x40021000
 8000770:	40010000 	.word	0x40010000
 8000774:	48000400 	.word	0x48000400
 8000778:	48000800 	.word	0x48000800
 800077c:	48000c00 	.word	0x48000c00
 8000780:	40010400 	.word	0x40010400

08000784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	2201      	movs	r2, #1
 8000796:	4013      	ands	r3, r2
 8000798:	d100      	bne.n	800079c <HAL_RCC_OscConfig+0x18>
 800079a:	e08d      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800079c:	4bc3      	ldr	r3, [pc, #780]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	220c      	movs	r2, #12
 80007a2:	4013      	ands	r3, r2
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d00e      	beq.n	80007c6 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007a8:	4bc0      	ldr	r3, [pc, #768]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	220c      	movs	r2, #12
 80007ae:	4013      	ands	r3, r2
 80007b0:	2b08      	cmp	r3, #8
 80007b2:	d116      	bne.n	80007e2 <HAL_RCC_OscConfig+0x5e>
 80007b4:	4bbd      	ldr	r3, [pc, #756]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80007b6:	685a      	ldr	r2, [r3, #4]
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	025b      	lsls	r3, r3, #9
 80007bc:	401a      	ands	r2, r3
 80007be:	2380      	movs	r3, #128	; 0x80
 80007c0:	025b      	lsls	r3, r3, #9
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d10d      	bne.n	80007e2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007c6:	4bb9      	ldr	r3, [pc, #740]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	2380      	movs	r3, #128	; 0x80
 80007cc:	029b      	lsls	r3, r3, #10
 80007ce:	4013      	ands	r3, r2
 80007d0:	d100      	bne.n	80007d4 <HAL_RCC_OscConfig+0x50>
 80007d2:	e070      	b.n	80008b6 <HAL_RCC_OscConfig+0x132>
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	685b      	ldr	r3, [r3, #4]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d000      	beq.n	80007de <HAL_RCC_OscConfig+0x5a>
 80007dc:	e06b      	b.n	80008b6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80007de:	2301      	movs	r3, #1
 80007e0:	e2b6      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d107      	bne.n	80007fa <HAL_RCC_OscConfig+0x76>
 80007ea:	4bb0      	ldr	r3, [pc, #704]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4baf      	ldr	r3, [pc, #700]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80007f0:	2180      	movs	r1, #128	; 0x80
 80007f2:	0249      	lsls	r1, r1, #9
 80007f4:	430a      	orrs	r2, r1
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	e02f      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	685b      	ldr	r3, [r3, #4]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d10c      	bne.n	800081c <HAL_RCC_OscConfig+0x98>
 8000802:	4baa      	ldr	r3, [pc, #680]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4ba9      	ldr	r3, [pc, #676]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000808:	49a9      	ldr	r1, [pc, #676]	; (8000ab0 <HAL_RCC_OscConfig+0x32c>)
 800080a:	400a      	ands	r2, r1
 800080c:	601a      	str	r2, [r3, #0]
 800080e:	4ba7      	ldr	r3, [pc, #668]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	4ba6      	ldr	r3, [pc, #664]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000814:	49a7      	ldr	r1, [pc, #668]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000816:	400a      	ands	r2, r1
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	e01e      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	2b05      	cmp	r3, #5
 8000822:	d10e      	bne.n	8000842 <HAL_RCC_OscConfig+0xbe>
 8000824:	4ba1      	ldr	r3, [pc, #644]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4ba0      	ldr	r3, [pc, #640]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 800082a:	2180      	movs	r1, #128	; 0x80
 800082c:	02c9      	lsls	r1, r1, #11
 800082e:	430a      	orrs	r2, r1
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	4b9e      	ldr	r3, [pc, #632]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4b9d      	ldr	r3, [pc, #628]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000838:	2180      	movs	r1, #128	; 0x80
 800083a:	0249      	lsls	r1, r1, #9
 800083c:	430a      	orrs	r2, r1
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	e00b      	b.n	800085a <HAL_RCC_OscConfig+0xd6>
 8000842:	4b9a      	ldr	r3, [pc, #616]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	4b99      	ldr	r3, [pc, #612]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000848:	4999      	ldr	r1, [pc, #612]	; (8000ab0 <HAL_RCC_OscConfig+0x32c>)
 800084a:	400a      	ands	r2, r1
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	4b97      	ldr	r3, [pc, #604]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	4b96      	ldr	r3, [pc, #600]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000854:	4997      	ldr	r1, [pc, #604]	; (8000ab4 <HAL_RCC_OscConfig+0x330>)
 8000856:	400a      	ands	r2, r1
 8000858:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d014      	beq.n	800088c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000862:	f7ff fd19 	bl	8000298 <HAL_GetTick>
 8000866:	0003      	movs	r3, r0
 8000868:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800086a:	e008      	b.n	800087e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800086c:	f7ff fd14 	bl	8000298 <HAL_GetTick>
 8000870:	0002      	movs	r2, r0
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	2b64      	cmp	r3, #100	; 0x64
 8000878:	d901      	bls.n	800087e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800087a:	2303      	movs	r3, #3
 800087c:	e268      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800087e:	4b8b      	ldr	r3, [pc, #556]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	2380      	movs	r3, #128	; 0x80
 8000884:	029b      	lsls	r3, r3, #10
 8000886:	4013      	ands	r3, r2
 8000888:	d0f0      	beq.n	800086c <HAL_RCC_OscConfig+0xe8>
 800088a:	e015      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088c:	f7ff fd04 	bl	8000298 <HAL_GetTick>
 8000890:	0003      	movs	r3, r0
 8000892:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000894:	e008      	b.n	80008a8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000896:	f7ff fcff 	bl	8000298 <HAL_GetTick>
 800089a:	0002      	movs	r2, r0
 800089c:	693b      	ldr	r3, [r7, #16]
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	2b64      	cmp	r3, #100	; 0x64
 80008a2:	d901      	bls.n	80008a8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80008a4:	2303      	movs	r3, #3
 80008a6:	e253      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a8:	4b80      	ldr	r3, [pc, #512]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	2380      	movs	r3, #128	; 0x80
 80008ae:	029b      	lsls	r3, r3, #10
 80008b0:	4013      	ands	r3, r2
 80008b2:	d1f0      	bne.n	8000896 <HAL_RCC_OscConfig+0x112>
 80008b4:	e000      	b.n	80008b8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2202      	movs	r2, #2
 80008be:	4013      	ands	r3, r2
 80008c0:	d100      	bne.n	80008c4 <HAL_RCC_OscConfig+0x140>
 80008c2:	e069      	b.n	8000998 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80008c4:	4b79      	ldr	r3, [pc, #484]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	220c      	movs	r2, #12
 80008ca:	4013      	ands	r3, r2
 80008cc:	d00b      	beq.n	80008e6 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80008ce:	4b77      	ldr	r3, [pc, #476]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	220c      	movs	r2, #12
 80008d4:	4013      	ands	r3, r2
 80008d6:	2b08      	cmp	r3, #8
 80008d8:	d11c      	bne.n	8000914 <HAL_RCC_OscConfig+0x190>
 80008da:	4b74      	ldr	r3, [pc, #464]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008dc:	685a      	ldr	r2, [r3, #4]
 80008de:	2380      	movs	r3, #128	; 0x80
 80008e0:	025b      	lsls	r3, r3, #9
 80008e2:	4013      	ands	r3, r2
 80008e4:	d116      	bne.n	8000914 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008e6:	4b71      	ldr	r3, [pc, #452]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	2202      	movs	r2, #2
 80008ec:	4013      	ands	r3, r2
 80008ee:	d005      	beq.n	80008fc <HAL_RCC_OscConfig+0x178>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	68db      	ldr	r3, [r3, #12]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d001      	beq.n	80008fc <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80008f8:	2301      	movs	r3, #1
 80008fa:	e229      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008fc:	4b6b      	ldr	r3, [pc, #428]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	22f8      	movs	r2, #248	; 0xf8
 8000902:	4393      	bics	r3, r2
 8000904:	0019      	movs	r1, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	691b      	ldr	r3, [r3, #16]
 800090a:	00da      	lsls	r2, r3, #3
 800090c:	4b67      	ldr	r3, [pc, #412]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 800090e:	430a      	orrs	r2, r1
 8000910:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000912:	e041      	b.n	8000998 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d024      	beq.n	8000966 <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800091c:	4b63      	ldr	r3, [pc, #396]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4b62      	ldr	r3, [pc, #392]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000922:	2101      	movs	r1, #1
 8000924:	430a      	orrs	r2, r1
 8000926:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000928:	f7ff fcb6 	bl	8000298 <HAL_GetTick>
 800092c:	0003      	movs	r3, r0
 800092e:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000930:	e008      	b.n	8000944 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000932:	f7ff fcb1 	bl	8000298 <HAL_GetTick>
 8000936:	0002      	movs	r2, r0
 8000938:	693b      	ldr	r3, [r7, #16]
 800093a:	1ad3      	subs	r3, r2, r3
 800093c:	2b02      	cmp	r3, #2
 800093e:	d901      	bls.n	8000944 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8000940:	2303      	movs	r3, #3
 8000942:	e205      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000944:	4b59      	ldr	r3, [pc, #356]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2202      	movs	r2, #2
 800094a:	4013      	ands	r3, r2
 800094c:	d0f1      	beq.n	8000932 <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800094e:	4b57      	ldr	r3, [pc, #348]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	22f8      	movs	r2, #248	; 0xf8
 8000954:	4393      	bics	r3, r2
 8000956:	0019      	movs	r1, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	691b      	ldr	r3, [r3, #16]
 800095c:	00da      	lsls	r2, r3, #3
 800095e:	4b53      	ldr	r3, [pc, #332]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000960:	430a      	orrs	r2, r1
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	e018      	b.n	8000998 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000966:	4b51      	ldr	r3, [pc, #324]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	4b50      	ldr	r3, [pc, #320]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 800096c:	2101      	movs	r1, #1
 800096e:	438a      	bics	r2, r1
 8000970:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000972:	f7ff fc91 	bl	8000298 <HAL_GetTick>
 8000976:	0003      	movs	r3, r0
 8000978:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800097a:	e008      	b.n	800098e <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800097c:	f7ff fc8c 	bl	8000298 <HAL_GetTick>
 8000980:	0002      	movs	r2, r0
 8000982:	693b      	ldr	r3, [r7, #16]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	2b02      	cmp	r3, #2
 8000988:	d901      	bls.n	800098e <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 800098a:	2303      	movs	r3, #3
 800098c:	e1e0      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800098e:	4b47      	ldr	r3, [pc, #284]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2202      	movs	r2, #2
 8000994:	4013      	ands	r3, r2
 8000996:	d1f1      	bne.n	800097c <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2208      	movs	r2, #8
 800099e:	4013      	ands	r3, r2
 80009a0:	d036      	beq.n	8000a10 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	69db      	ldr	r3, [r3, #28]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d019      	beq.n	80009de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009aa:	4b40      	ldr	r3, [pc, #256]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80009ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009ae:	4b3f      	ldr	r3, [pc, #252]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80009b0:	2101      	movs	r1, #1
 80009b2:	430a      	orrs	r2, r1
 80009b4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009b6:	f7ff fc6f 	bl	8000298 <HAL_GetTick>
 80009ba:	0003      	movs	r3, r0
 80009bc:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009be:	e008      	b.n	80009d2 <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009c0:	f7ff fc6a 	bl	8000298 <HAL_GetTick>
 80009c4:	0002      	movs	r2, r0
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d901      	bls.n	80009d2 <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 80009ce:	2303      	movs	r3, #3
 80009d0:	e1be      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009d2:	4b36      	ldr	r3, [pc, #216]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80009d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d6:	2202      	movs	r2, #2
 80009d8:	4013      	ands	r3, r2
 80009da:	d0f1      	beq.n	80009c0 <HAL_RCC_OscConfig+0x23c>
 80009dc:	e018      	b.n	8000a10 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009de:	4b33      	ldr	r3, [pc, #204]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80009e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009e2:	4b32      	ldr	r3, [pc, #200]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 80009e4:	2101      	movs	r1, #1
 80009e6:	438a      	bics	r2, r1
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009ea:	f7ff fc55 	bl	8000298 <HAL_GetTick>
 80009ee:	0003      	movs	r3, r0
 80009f0:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009f2:	e008      	b.n	8000a06 <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009f4:	f7ff fc50 	bl	8000298 <HAL_GetTick>
 80009f8:	0002      	movs	r2, r0
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d901      	bls.n	8000a06 <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 8000a02:	2303      	movs	r3, #3
 8000a04:	e1a4      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a06:	4b29      	ldr	r3, [pc, #164]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0a:	2202      	movs	r2, #2
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	d1f1      	bne.n	80009f4 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2204      	movs	r2, #4
 8000a16:	4013      	ands	r3, r2
 8000a18:	d100      	bne.n	8000a1c <HAL_RCC_OscConfig+0x298>
 8000a1a:	e0b5      	b.n	8000b88 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a1c:	2317      	movs	r3, #23
 8000a1e:	18fb      	adds	r3, r7, r3
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a24:	4b21      	ldr	r3, [pc, #132]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000a26:	69da      	ldr	r2, [r3, #28]
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	055b      	lsls	r3, r3, #21
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	d111      	bne.n	8000a54 <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a30:	4b1e      	ldr	r3, [pc, #120]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000a32:	69da      	ldr	r2, [r3, #28]
 8000a34:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000a36:	2180      	movs	r1, #128	; 0x80
 8000a38:	0549      	lsls	r1, r1, #21
 8000a3a:	430a      	orrs	r2, r1
 8000a3c:	61da      	str	r2, [r3, #28]
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000a40:	69da      	ldr	r2, [r3, #28]
 8000a42:	2380      	movs	r3, #128	; 0x80
 8000a44:	055b      	lsls	r3, r3, #21
 8000a46:	4013      	ands	r3, r2
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a4c:	2317      	movs	r3, #23
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	2201      	movs	r2, #1
 8000a52:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	005b      	lsls	r3, r3, #1
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	d11a      	bne.n	8000a96 <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 8000a66:	2180      	movs	r1, #128	; 0x80
 8000a68:	0049      	lsls	r1, r1, #1
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a6e:	f7ff fc13 	bl	8000298 <HAL_GetTick>
 8000a72:	0003      	movs	r3, r0
 8000a74:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a76:	e008      	b.n	8000a8a <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a78:	f7ff fc0e 	bl	8000298 <HAL_GetTick>
 8000a7c:	0002      	movs	r2, r0
 8000a7e:	693b      	ldr	r3, [r7, #16]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	2b64      	cmp	r3, #100	; 0x64
 8000a84:	d901      	bls.n	8000a8a <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 8000a86:	2303      	movs	r3, #3
 8000a88:	e162      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <HAL_RCC_OscConfig+0x334>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	005b      	lsls	r3, r3, #1
 8000a92:	4013      	ands	r3, r2
 8000a94:	d0f0      	beq.n	8000a78 <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	689b      	ldr	r3, [r3, #8]
 8000a9a:	2b01      	cmp	r3, #1
 8000a9c:	d10e      	bne.n	8000abc <HAL_RCC_OscConfig+0x338>
 8000a9e:	4b03      	ldr	r3, [pc, #12]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000aa0:	6a1a      	ldr	r2, [r3, #32]
 8000aa2:	4b02      	ldr	r3, [pc, #8]	; (8000aac <HAL_RCC_OscConfig+0x328>)
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	621a      	str	r2, [r3, #32]
 8000aaa:	e035      	b.n	8000b18 <HAL_RCC_OscConfig+0x394>
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	fffeffff 	.word	0xfffeffff
 8000ab4:	fffbffff 	.word	0xfffbffff
 8000ab8:	40007000 	.word	0x40007000
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	689b      	ldr	r3, [r3, #8]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d10c      	bne.n	8000ade <HAL_RCC_OscConfig+0x35a>
 8000ac4:	4ba4      	ldr	r3, [pc, #656]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ac6:	6a1a      	ldr	r2, [r3, #32]
 8000ac8:	4ba3      	ldr	r3, [pc, #652]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000aca:	2101      	movs	r1, #1
 8000acc:	438a      	bics	r2, r1
 8000ace:	621a      	str	r2, [r3, #32]
 8000ad0:	4ba1      	ldr	r3, [pc, #644]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ad2:	6a1a      	ldr	r2, [r3, #32]
 8000ad4:	4ba0      	ldr	r3, [pc, #640]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ad6:	2104      	movs	r1, #4
 8000ad8:	438a      	bics	r2, r1
 8000ada:	621a      	str	r2, [r3, #32]
 8000adc:	e01c      	b.n	8000b18 <HAL_RCC_OscConfig+0x394>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	689b      	ldr	r3, [r3, #8]
 8000ae2:	2b05      	cmp	r3, #5
 8000ae4:	d10c      	bne.n	8000b00 <HAL_RCC_OscConfig+0x37c>
 8000ae6:	4b9c      	ldr	r3, [pc, #624]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ae8:	6a1a      	ldr	r2, [r3, #32]
 8000aea:	4b9b      	ldr	r3, [pc, #620]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000aec:	2104      	movs	r1, #4
 8000aee:	430a      	orrs	r2, r1
 8000af0:	621a      	str	r2, [r3, #32]
 8000af2:	4b99      	ldr	r3, [pc, #612]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000af4:	6a1a      	ldr	r2, [r3, #32]
 8000af6:	4b98      	ldr	r3, [pc, #608]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000af8:	2101      	movs	r1, #1
 8000afa:	430a      	orrs	r2, r1
 8000afc:	621a      	str	r2, [r3, #32]
 8000afe:	e00b      	b.n	8000b18 <HAL_RCC_OscConfig+0x394>
 8000b00:	4b95      	ldr	r3, [pc, #596]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b02:	6a1a      	ldr	r2, [r3, #32]
 8000b04:	4b94      	ldr	r3, [pc, #592]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b06:	2101      	movs	r1, #1
 8000b08:	438a      	bics	r2, r1
 8000b0a:	621a      	str	r2, [r3, #32]
 8000b0c:	4b92      	ldr	r3, [pc, #584]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b0e:	6a1a      	ldr	r2, [r3, #32]
 8000b10:	4b91      	ldr	r3, [pc, #580]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b12:	2104      	movs	r1, #4
 8000b14:	438a      	bics	r2, r1
 8000b16:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d014      	beq.n	8000b4a <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b20:	f7ff fbba 	bl	8000298 <HAL_GetTick>
 8000b24:	0003      	movs	r3, r0
 8000b26:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b28:	e009      	b.n	8000b3e <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b2a:	f7ff fbb5 	bl	8000298 <HAL_GetTick>
 8000b2e:	0002      	movs	r2, r0
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	4a89      	ldr	r2, [pc, #548]	; (8000d5c <HAL_RCC_OscConfig+0x5d8>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d901      	bls.n	8000b3e <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	e108      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b3e:	4b86      	ldr	r3, [pc, #536]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b40:	6a1b      	ldr	r3, [r3, #32]
 8000b42:	2202      	movs	r2, #2
 8000b44:	4013      	ands	r3, r2
 8000b46:	d0f0      	beq.n	8000b2a <HAL_RCC_OscConfig+0x3a6>
 8000b48:	e013      	b.n	8000b72 <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b4a:	f7ff fba5 	bl	8000298 <HAL_GetTick>
 8000b4e:	0003      	movs	r3, r0
 8000b50:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b52:	e009      	b.n	8000b68 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b54:	f7ff fba0 	bl	8000298 <HAL_GetTick>
 8000b58:	0002      	movs	r2, r0
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	4a7f      	ldr	r2, [pc, #508]	; (8000d5c <HAL_RCC_OscConfig+0x5d8>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d901      	bls.n	8000b68 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8000b64:	2303      	movs	r3, #3
 8000b66:	e0f3      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b68:	4b7b      	ldr	r3, [pc, #492]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b6a:	6a1b      	ldr	r3, [r3, #32]
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	4013      	ands	r3, r2
 8000b70:	d1f0      	bne.n	8000b54 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b72:	2317      	movs	r3, #23
 8000b74:	18fb      	adds	r3, r7, r3
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d105      	bne.n	8000b88 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b7c:	4b76      	ldr	r3, [pc, #472]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b7e:	69da      	ldr	r2, [r3, #28]
 8000b80:	4b75      	ldr	r3, [pc, #468]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b82:	4977      	ldr	r1, [pc, #476]	; (8000d60 <HAL_RCC_OscConfig+0x5dc>)
 8000b84:	400a      	ands	r2, r1
 8000b86:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2210      	movs	r2, #16
 8000b8e:	4013      	ands	r3, r2
 8000b90:	d063      	beq.n	8000c5a <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	695b      	ldr	r3, [r3, #20]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d12a      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000b9a:	4b6f      	ldr	r3, [pc, #444]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000b9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b9e:	4b6e      	ldr	r3, [pc, #440]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ba0:	2104      	movs	r1, #4
 8000ba2:	430a      	orrs	r2, r1
 8000ba4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000ba6:	4b6c      	ldr	r3, [pc, #432]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000baa:	4b6b      	ldr	r3, [pc, #428]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bac:	2101      	movs	r1, #1
 8000bae:	430a      	orrs	r2, r1
 8000bb0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bb2:	f7ff fb71 	bl	8000298 <HAL_GetTick>
 8000bb6:	0003      	movs	r3, r0
 8000bb8:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000bba:	e008      	b.n	8000bce <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000bbc:	f7ff fb6c 	bl	8000298 <HAL_GetTick>
 8000bc0:	0002      	movs	r2, r0
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	1ad3      	subs	r3, r2, r3
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	d901      	bls.n	8000bce <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	e0c0      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000bce:	4b62      	ldr	r3, [pc, #392]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	d0f1      	beq.n	8000bbc <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000bd8:	4b5f      	ldr	r3, [pc, #380]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bdc:	22f8      	movs	r2, #248	; 0xf8
 8000bde:	4393      	bics	r3, r2
 8000be0:	0019      	movs	r1, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	699b      	ldr	r3, [r3, #24]
 8000be6:	00da      	lsls	r2, r3, #3
 8000be8:	4b5b      	ldr	r3, [pc, #364]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bea:	430a      	orrs	r2, r1
 8000bec:	635a      	str	r2, [r3, #52]	; 0x34
 8000bee:	e034      	b.n	8000c5a <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	3305      	adds	r3, #5
 8000bf6:	d111      	bne.n	8000c1c <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000bf8:	4b57      	ldr	r3, [pc, #348]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bfc:	4b56      	ldr	r3, [pc, #344]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000bfe:	2104      	movs	r1, #4
 8000c00:	438a      	bics	r2, r1
 8000c02:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000c04:	4b54      	ldr	r3, [pc, #336]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c08:	22f8      	movs	r2, #248	; 0xf8
 8000c0a:	4393      	bics	r3, r2
 8000c0c:	0019      	movs	r1, r3
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	00da      	lsls	r2, r3, #3
 8000c14:	4b50      	ldr	r3, [pc, #320]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c16:	430a      	orrs	r2, r1
 8000c18:	635a      	str	r2, [r3, #52]	; 0x34
 8000c1a:	e01e      	b.n	8000c5a <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000c1c:	4b4e      	ldr	r3, [pc, #312]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c20:	4b4d      	ldr	r3, [pc, #308]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c22:	2104      	movs	r1, #4
 8000c24:	430a      	orrs	r2, r1
 8000c26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000c28:	4b4b      	ldr	r3, [pc, #300]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c2c:	4b4a      	ldr	r3, [pc, #296]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c2e:	2101      	movs	r1, #1
 8000c30:	438a      	bics	r2, r1
 8000c32:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c34:	f7ff fb30 	bl	8000298 <HAL_GetTick>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c3c:	e008      	b.n	8000c50 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000c3e:	f7ff fb2b 	bl	8000298 <HAL_GetTick>
 8000c42:	0002      	movs	r2, r0
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	1ad3      	subs	r3, r2, r3
 8000c48:	2b02      	cmp	r3, #2
 8000c4a:	d901      	bls.n	8000c50 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	e07f      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000c50:	4b41      	ldr	r3, [pc, #260]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c54:	2202      	movs	r2, #2
 8000c56:	4013      	ands	r3, r2
 8000c58:	d1f1      	bne.n	8000c3e <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d100      	bne.n	8000c64 <HAL_RCC_OscConfig+0x4e0>
 8000c62:	e074      	b.n	8000d4e <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c64:	4b3c      	ldr	r3, [pc, #240]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	220c      	movs	r2, #12
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	2b08      	cmp	r3, #8
 8000c6e:	d100      	bne.n	8000c72 <HAL_RCC_OscConfig+0x4ee>
 8000c70:	e06b      	b.n	8000d4a <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6a1b      	ldr	r3, [r3, #32]
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d14c      	bne.n	8000d14 <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c7a:	4b37      	ldr	r3, [pc, #220]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4b36      	ldr	r3, [pc, #216]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000c80:	4938      	ldr	r1, [pc, #224]	; (8000d64 <HAL_RCC_OscConfig+0x5e0>)
 8000c82:	400a      	ands	r2, r1
 8000c84:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c86:	f7ff fb07 	bl	8000298 <HAL_GetTick>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c8e:	e008      	b.n	8000ca2 <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c90:	f7ff fb02 	bl	8000298 <HAL_GetTick>
 8000c94:	0002      	movs	r2, r0
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	2b02      	cmp	r3, #2
 8000c9c:	d901      	bls.n	8000ca2 <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e056      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ca2:	4b2d      	ldr	r3, [pc, #180]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	2380      	movs	r3, #128	; 0x80
 8000ca8:	049b      	lsls	r3, r3, #18
 8000caa:	4013      	ands	r3, r2
 8000cac:	d1f0      	bne.n	8000c90 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000cae:	4b2a      	ldr	r3, [pc, #168]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cb2:	220f      	movs	r2, #15
 8000cb4:	4393      	bics	r3, r2
 8000cb6:	0019      	movs	r1, r3
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cbc:	4b26      	ldr	r3, [pc, #152]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000cbe:	430a      	orrs	r2, r1
 8000cc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cc2:	4b25      	ldr	r3, [pc, #148]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	4a28      	ldr	r2, [pc, #160]	; (8000d68 <HAL_RCC_OscConfig+0x5e4>)
 8000cc8:	4013      	ands	r3, r2
 8000cca:	0019      	movs	r1, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000cd8:	430a      	orrs	r2, r1
 8000cda:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000cdc:	4b1e      	ldr	r3, [pc, #120]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000ce2:	2180      	movs	r1, #128	; 0x80
 8000ce4:	0449      	lsls	r1, r1, #17
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cea:	f7ff fad5 	bl	8000298 <HAL_GetTick>
 8000cee:	0003      	movs	r3, r0
 8000cf0:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000cf2:	e008      	b.n	8000d06 <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000cf4:	f7ff fad0 	bl	8000298 <HAL_GetTick>
 8000cf8:	0002      	movs	r2, r0
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d901      	bls.n	8000d06 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8000d02:	2303      	movs	r3, #3
 8000d04:	e024      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d06:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	2380      	movs	r3, #128	; 0x80
 8000d0c:	049b      	lsls	r3, r3, #18
 8000d0e:	4013      	ands	r3, r2
 8000d10:	d0f0      	beq.n	8000cf4 <HAL_RCC_OscConfig+0x570>
 8000d12:	e01c      	b.n	8000d4e <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d14:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000d1a:	4912      	ldr	r1, [pc, #72]	; (8000d64 <HAL_RCC_OscConfig+0x5e0>)
 8000d1c:	400a      	ands	r2, r1
 8000d1e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d20:	f7ff faba 	bl	8000298 <HAL_GetTick>
 8000d24:	0003      	movs	r3, r0
 8000d26:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d28:	e008      	b.n	8000d3c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d2a:	f7ff fab5 	bl	8000298 <HAL_GetTick>
 8000d2e:	0002      	movs	r2, r0
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	1ad3      	subs	r3, r2, r3
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d901      	bls.n	8000d3c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8000d38:	2303      	movs	r3, #3
 8000d3a:	e009      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d3c:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_RCC_OscConfig+0x5d4>)
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	2380      	movs	r3, #128	; 0x80
 8000d42:	049b      	lsls	r3, r3, #18
 8000d44:	4013      	ands	r3, r2
 8000d46:	d1f0      	bne.n	8000d2a <HAL_RCC_OscConfig+0x5a6>
 8000d48:	e001      	b.n	8000d4e <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	0018      	movs	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	b006      	add	sp, #24
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	00001388 	.word	0x00001388
 8000d60:	efffffff 	.word	0xefffffff
 8000d64:	feffffff 	.word	0xfeffffff
 8000d68:	ffc2ffff 	.word	0xffc2ffff

08000d6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d7a:	4b6a      	ldr	r3, [pc, #424]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4013      	ands	r3, r2
 8000d82:	683a      	ldr	r2, [r7, #0]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d911      	bls.n	8000dac <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d88:	4b66      	ldr	r3, [pc, #408]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	4393      	bics	r3, r2
 8000d90:	0019      	movs	r1, r3
 8000d92:	4b64      	ldr	r3, [pc, #400]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000d94:	683a      	ldr	r2, [r7, #0]
 8000d96:	430a      	orrs	r2, r1
 8000d98:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d9a:	4b62      	ldr	r3, [pc, #392]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	4013      	ands	r3, r2
 8000da2:	683a      	ldr	r2, [r7, #0]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d001      	beq.n	8000dac <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e0b6      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2202      	movs	r2, #2
 8000db2:	4013      	ands	r3, r2
 8000db4:	d009      	beq.n	8000dca <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000db6:	4b5c      	ldr	r3, [pc, #368]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	22f0      	movs	r2, #240	; 0xf0
 8000dbc:	4393      	bics	r3, r2
 8000dbe:	0019      	movs	r1, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	689a      	ldr	r2, [r3, #8]
 8000dc4:	4b58      	ldr	r3, [pc, #352]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	d100      	bne.n	8000dd6 <HAL_RCC_ClockConfig+0x6a>
 8000dd4:	e067      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d107      	bne.n	8000dee <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dde:	4b52      	ldr	r3, [pc, #328]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	2380      	movs	r3, #128	; 0x80
 8000de4:	029b      	lsls	r3, r3, #10
 8000de6:	4013      	ands	r3, r2
 8000de8:	d114      	bne.n	8000e14 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e095      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d107      	bne.n	8000e06 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000df6:	4b4c      	ldr	r3, [pc, #304]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	2380      	movs	r3, #128	; 0x80
 8000dfc:	049b      	lsls	r3, r3, #18
 8000dfe:	4013      	ands	r3, r2
 8000e00:	d108      	bne.n	8000e14 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e089      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e06:	4b48      	ldr	r3, [pc, #288]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2202      	movs	r2, #2
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	d101      	bne.n	8000e14 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000e10:	2301      	movs	r3, #1
 8000e12:	e082      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e14:	4b44      	ldr	r3, [pc, #272]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	2203      	movs	r2, #3
 8000e1a:	4393      	bics	r3, r2
 8000e1c:	0019      	movs	r1, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	4b41      	ldr	r3, [pc, #260]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e24:	430a      	orrs	r2, r1
 8000e26:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e28:	f7ff fa36 	bl	8000298 <HAL_GetTick>
 8000e2c:	0003      	movs	r3, r0
 8000e2e:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d111      	bne.n	8000e5c <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e38:	e009      	b.n	8000e4e <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e3a:	f7ff fa2d 	bl	8000298 <HAL_GetTick>
 8000e3e:	0002      	movs	r2, r0
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	4a39      	ldr	r2, [pc, #228]	; (8000f2c <HAL_RCC_ClockConfig+0x1c0>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d901      	bls.n	8000e4e <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	e065      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e4e:	4b36      	ldr	r3, [pc, #216]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	220c      	movs	r2, #12
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b04      	cmp	r3, #4
 8000e58:	d1ef      	bne.n	8000e3a <HAL_RCC_ClockConfig+0xce>
 8000e5a:	e024      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d11b      	bne.n	8000e9c <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e64:	e009      	b.n	8000e7a <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e66:	f7ff fa17 	bl	8000298 <HAL_GetTick>
 8000e6a:	0002      	movs	r2, r0
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	4a2e      	ldr	r2, [pc, #184]	; (8000f2c <HAL_RCC_ClockConfig+0x1c0>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e04f      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	220c      	movs	r2, #12
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b08      	cmp	r3, #8
 8000e84:	d1ef      	bne.n	8000e66 <HAL_RCC_ClockConfig+0xfa>
 8000e86:	e00e      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e88:	f7ff fa06 	bl	8000298 <HAL_GetTick>
 8000e8c:	0002      	movs	r2, r0
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	4a26      	ldr	r2, [pc, #152]	; (8000f2c <HAL_RCC_ClockConfig+0x1c0>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d901      	bls.n	8000e9c <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	e03e      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e9c:	4b22      	ldr	r3, [pc, #136]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	220c      	movs	r2, #12
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	d1f0      	bne.n	8000e88 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4013      	ands	r3, r2
 8000eae:	683a      	ldr	r2, [r7, #0]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d211      	bcs.n	8000ed8 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	4393      	bics	r3, r2
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	4b19      	ldr	r3, [pc, #100]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ec0:	683a      	ldr	r2, [r7, #0]
 8000ec2:	430a      	orrs	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ec6:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_RCC_ClockConfig+0x1b8>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2201      	movs	r2, #1
 8000ecc:	4013      	ands	r3, r2
 8000ece:	683a      	ldr	r2, [r7, #0]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d001      	beq.n	8000ed8 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	e020      	b.n	8000f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2204      	movs	r2, #4
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d009      	beq.n	8000ef6 <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000ee2:	4b11      	ldr	r3, [pc, #68]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	4a12      	ldr	r2, [pc, #72]	; (8000f30 <HAL_RCC_ClockConfig+0x1c4>)
 8000ee8:	4013      	ands	r3, r2
 8000eea:	0019      	movs	r1, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000ef6:	f000 f82f 	bl	8000f58 <HAL_RCC_GetSysClockFreq>
 8000efa:	0001      	movs	r1, r0
 8000efc:	4b0a      	ldr	r3, [pc, #40]	; (8000f28 <HAL_RCC_ClockConfig+0x1bc>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	220f      	movs	r2, #15
 8000f04:	4013      	ands	r3, r2
 8000f06:	4a0b      	ldr	r2, [pc, #44]	; (8000f34 <HAL_RCC_ClockConfig+0x1c8>)
 8000f08:	5cd3      	ldrb	r3, [r2, r3]
 8000f0a:	000a      	movs	r2, r1
 8000f0c:	40da      	lsrs	r2, r3
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <HAL_RCC_ClockConfig+0x1cc>)
 8000f10:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f12:	2000      	movs	r0, #0
 8000f14:	f7ff f998 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b004      	add	sp, #16
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	40022000 	.word	0x40022000
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	00001388 	.word	0x00001388
 8000f30:	fffff8ff 	.word	0xfffff8ff
 8000f34:	08004954 	.word	0x08004954
 8000f38:	20000000 	.word	0x20000000

08000f3c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8000f40:	4b04      	ldr	r3, [pc, #16]	; (8000f54 <HAL_RCC_EnableCSS+0x18>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b03      	ldr	r3, [pc, #12]	; (8000f54 <HAL_RCC_EnableCSS+0x18>)
 8000f46:	2180      	movs	r1, #128	; 0x80
 8000f48:	0309      	lsls	r1, r1, #12
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	601a      	str	r2, [r3, #0]
}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40021000 	.word	0x40021000

08000f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f58:	b590      	push	{r4, r7, lr}
 8000f5a:	b08f      	sub	sp, #60	; 0x3c
 8000f5c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000f5e:	2314      	movs	r3, #20
 8000f60:	18fb      	adds	r3, r7, r3
 8000f62:	4a2b      	ldr	r2, [pc, #172]	; (8001010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000f64:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000f66:	c313      	stmia	r3!, {r0, r1, r4}
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4a29      	ldr	r2, [pc, #164]	; (8001014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000f70:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000f72:	c313      	stmia	r3!, {r0, r1, r4}
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f80:	2300      	movs	r3, #0
 8000f82:	637b      	str	r3, [r7, #52]	; 0x34
 8000f84:	2300      	movs	r3, #0
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8000f8c:	4b22      	ldr	r3, [pc, #136]	; (8001018 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f94:	220c      	movs	r2, #12
 8000f96:	4013      	ands	r3, r2
 8000f98:	2b04      	cmp	r3, #4
 8000f9a:	d002      	beq.n	8000fa2 <HAL_RCC_GetSysClockFreq+0x4a>
 8000f9c:	2b08      	cmp	r3, #8
 8000f9e:	d003      	beq.n	8000fa8 <HAL_RCC_GetSysClockFreq+0x50>
 8000fa0:	e02d      	b.n	8000ffe <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <HAL_RCC_GetSysClockFreq+0xc4>)
 8000fa4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000fa6:	e02d      	b.n	8001004 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000faa:	0c9b      	lsrs	r3, r3, #18
 8000fac:	220f      	movs	r2, #15
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2214      	movs	r2, #20
 8000fb2:	18ba      	adds	r2, r7, r2
 8000fb4:	5cd3      	ldrb	r3, [r2, r3]
 8000fb6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000fb8:	4b17      	ldr	r3, [pc, #92]	; (8001018 <HAL_RCC_GetSysClockFreq+0xc0>)
 8000fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbc:	220f      	movs	r2, #15
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	1d3a      	adds	r2, r7, #4
 8000fc2:	5cd3      	ldrb	r3, [r2, r3]
 8000fc4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000fc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fc8:	2380      	movs	r3, #128	; 0x80
 8000fca:	025b      	lsls	r3, r3, #9
 8000fcc:	4013      	ands	r3, r2
 8000fce:	d009      	beq.n	8000fe4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000fd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000fd2:	4812      	ldr	r0, [pc, #72]	; (800101c <HAL_RCC_GetSysClockFreq+0xc4>)
 8000fd4:	f7ff f898 	bl	8000108 <__udivsi3>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	001a      	movs	r2, r3
 8000fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fde:	4353      	muls	r3, r2
 8000fe0:	637b      	str	r3, [r7, #52]	; 0x34
 8000fe2:	e009      	b.n	8000ff8 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000fe4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	0152      	lsls	r2, r2, #5
 8000fea:	1a52      	subs	r2, r2, r1
 8000fec:	0193      	lsls	r3, r2, #6
 8000fee:	1a9b      	subs	r3, r3, r2
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	185b      	adds	r3, r3, r1
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8000ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ffa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8000ffc:	e002      	b.n	8001004 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ffe:	4b07      	ldr	r3, [pc, #28]	; (800101c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001000:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001002:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001006:	0018      	movs	r0, r3
 8001008:	46bd      	mov	sp, r7
 800100a:	b00f      	add	sp, #60	; 0x3c
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	08004934 	.word	0x08004934
 8001014:	08004944 	.word	0x08004944
 8001018:	40021000 	.word	0x40021000
 800101c:	007a1200 	.word	0x007a1200

08001020 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001024:	4b02      	ldr	r3, [pc, #8]	; (8001030 <HAL_RCC_GetHCLKFreq+0x10>)
 8001026:	681b      	ldr	r3, [r3, #0]
}
 8001028:	0018      	movs	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	20000000 	.word	0x20000000

08001034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001038:	f7ff fff2 	bl	8001020 <HAL_RCC_GetHCLKFreq>
 800103c:	0001      	movs	r1, r0
 800103e:	4b06      	ldr	r3, [pc, #24]	; (8001058 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	2207      	movs	r2, #7
 8001046:	4013      	ands	r3, r2
 8001048:	4a04      	ldr	r2, [pc, #16]	; (800105c <HAL_RCC_GetPCLK1Freq+0x28>)
 800104a:	5cd3      	ldrb	r3, [r2, r3]
 800104c:	40d9      	lsrs	r1, r3
 800104e:	000b      	movs	r3, r1
}    
 8001050:	0018      	movs	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	40021000 	.word	0x40021000
 800105c:	08004964 	.word	0x08004964

08001060 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001068:	2300      	movs	r3, #0
 800106a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	025b      	lsls	r3, r3, #9
 8001078:	4013      	ands	r3, r2
 800107a:	d100      	bne.n	800107e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800107c:	e08f      	b.n	800119e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800107e:	2317      	movs	r3, #23
 8001080:	18fb      	adds	r3, r7, r3
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001086:	4b5f      	ldr	r3, [pc, #380]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001088:	69da      	ldr	r2, [r3, #28]
 800108a:	2380      	movs	r3, #128	; 0x80
 800108c:	055b      	lsls	r3, r3, #21
 800108e:	4013      	ands	r3, r2
 8001090:	d111      	bne.n	80010b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001092:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001094:	69da      	ldr	r2, [r3, #28]
 8001096:	4b5b      	ldr	r3, [pc, #364]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001098:	2180      	movs	r1, #128	; 0x80
 800109a:	0549      	lsls	r1, r1, #21
 800109c:	430a      	orrs	r2, r1
 800109e:	61da      	str	r2, [r3, #28]
 80010a0:	4b58      	ldr	r3, [pc, #352]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80010a2:	69da      	ldr	r2, [r3, #28]
 80010a4:	2380      	movs	r3, #128	; 0x80
 80010a6:	055b      	lsls	r3, r3, #21
 80010a8:	4013      	ands	r3, r2
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010ae:	2317      	movs	r3, #23
 80010b0:	18fb      	adds	r3, r7, r3
 80010b2:	2201      	movs	r2, #1
 80010b4:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b6:	4b54      	ldr	r3, [pc, #336]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4013      	ands	r3, r2
 80010c0:	d11a      	bne.n	80010f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010c2:	4b51      	ldr	r3, [pc, #324]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4b50      	ldr	r3, [pc, #320]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	0049      	lsls	r1, r1, #1
 80010cc:	430a      	orrs	r2, r1
 80010ce:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d0:	f7ff f8e2 	bl	8000298 <HAL_GetTick>
 80010d4:	0003      	movs	r3, r0
 80010d6:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d8:	e008      	b.n	80010ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010da:	f7ff f8dd 	bl	8000298 <HAL_GetTick>
 80010de:	0002      	movs	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b64      	cmp	r3, #100	; 0x64
 80010e6:	d901      	bls.n	80010ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e087      	b.n	80011fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ec:	4b46      	ldr	r3, [pc, #280]	; (8001208 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	2380      	movs	r3, #128	; 0x80
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	4013      	ands	r3, r2
 80010f6:	d0f0      	beq.n	80010da <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010f8:	4b42      	ldr	r3, [pc, #264]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80010fa:	6a1a      	ldr	r2, [r3, #32]
 80010fc:	23c0      	movs	r3, #192	; 0xc0
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4013      	ands	r3, r2
 8001102:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d034      	beq.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	23c0      	movs	r3, #192	; 0xc0
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4013      	ands	r3, r2
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	429a      	cmp	r2, r3
 8001118:	d02c      	beq.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800111a:	4b3a      	ldr	r3, [pc, #232]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	4a3b      	ldr	r2, [pc, #236]	; (800120c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001124:	4b37      	ldr	r3, [pc, #220]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001126:	6a1a      	ldr	r2, [r3, #32]
 8001128:	4b36      	ldr	r3, [pc, #216]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800112a:	2180      	movs	r1, #128	; 0x80
 800112c:	0249      	lsls	r1, r1, #9
 800112e:	430a      	orrs	r2, r1
 8001130:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001132:	4b34      	ldr	r3, [pc, #208]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001134:	6a1a      	ldr	r2, [r3, #32]
 8001136:	4b33      	ldr	r3, [pc, #204]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001138:	4935      	ldr	r1, [pc, #212]	; (8001210 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800113a:	400a      	ands	r2, r1
 800113c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800113e:	4b31      	ldr	r3, [pc, #196]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2201      	movs	r2, #1
 8001148:	4013      	ands	r3, r2
 800114a:	d013      	beq.n	8001174 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800114c:	f7ff f8a4 	bl	8000298 <HAL_GetTick>
 8001150:	0003      	movs	r3, r0
 8001152:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001154:	e009      	b.n	800116a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001156:	f7ff f89f 	bl	8000298 <HAL_GetTick>
 800115a:	0002      	movs	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	4a2c      	ldr	r2, [pc, #176]	; (8001214 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d901      	bls.n	800116a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001166:	2303      	movs	r3, #3
 8001168:	e048      	b.n	80011fc <HAL_RCCEx_PeriphCLKConfig+0x19c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800116a:	4b26      	ldr	r3, [pc, #152]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800116c:	6a1b      	ldr	r3, [r3, #32]
 800116e:	2202      	movs	r2, #2
 8001170:	4013      	ands	r3, r2
 8001172:	d0f0      	beq.n	8001156 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001174:	4b23      	ldr	r3, [pc, #140]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001176:	6a1b      	ldr	r3, [r3, #32]
 8001178:	4a24      	ldr	r2, [pc, #144]	; (800120c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800117a:	4013      	ands	r3, r2
 800117c:	0019      	movs	r1, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685a      	ldr	r2, [r3, #4]
 8001182:	4b20      	ldr	r3, [pc, #128]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001184:	430a      	orrs	r2, r1
 8001186:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001188:	2317      	movs	r3, #23
 800118a:	18fb      	adds	r3, r7, r3
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d105      	bne.n	800119e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001192:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001194:	69da      	ldr	r2, [r3, #28]
 8001196:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001198:	491f      	ldr	r1, [pc, #124]	; (8001218 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800119a:	400a      	ands	r2, r1
 800119c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4013      	ands	r3, r2
 80011a6:	d009      	beq.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ac:	2203      	movs	r2, #3
 80011ae:	4393      	bics	r3, r2
 80011b0:	0019      	movs	r1, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689a      	ldr	r2, [r3, #8]
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011b8:	430a      	orrs	r2, r1
 80011ba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2220      	movs	r2, #32
 80011c2:	4013      	ands	r3, r2
 80011c4:	d009      	beq.n	80011da <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80011c6:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	2210      	movs	r2, #16
 80011cc:	4393      	bics	r3, r2
 80011ce:	0019      	movs	r1, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68da      	ldr	r2, [r3, #12]
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011d6:	430a      	orrs	r2, r1
 80011d8:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	4013      	ands	r3, r2
 80011e4:	d009      	beq.n	80011fa <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	2240      	movs	r2, #64	; 0x40
 80011ec:	4393      	bics	r3, r2
 80011ee:	0019      	movs	r1, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691a      	ldr	r2, [r3, #16]
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80011f6:	430a      	orrs	r2, r1
 80011f8:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	0018      	movs	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	b006      	add	sp, #24
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40021000 	.word	0x40021000
 8001208:	40007000 	.word	0x40007000
 800120c:	fffffcff 	.word	0xfffffcff
 8001210:	fffeffff 	.word	0xfffeffff
 8001214:	00001388 	.word	0x00001388
 8001218:	efffffff 	.word	0xefffffff

0800121c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d101      	bne.n	800122e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e01e      	b.n	800126c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	223d      	movs	r2, #61	; 0x3d
 8001232:	5c9b      	ldrb	r3, [r3, r2]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b00      	cmp	r3, #0
 8001238:	d107      	bne.n	800124a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	223c      	movs	r2, #60	; 0x3c
 800123e:	2100      	movs	r1, #0
 8001240:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	0018      	movs	r0, r3
 8001246:	f002 ff61 	bl	800410c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	223d      	movs	r2, #61	; 0x3d
 800124e:	2102      	movs	r1, #2
 8001250:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3304      	adds	r3, #4
 800125a:	0019      	movs	r1, r3
 800125c:	0010      	movs	r0, r2
 800125e:	f000 fa39 	bl	80016d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	223d      	movs	r2, #61	; 0x3d
 8001266:	2101      	movs	r1, #1
 8001268:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800126a:	2300      	movs	r3, #0
}
 800126c:	0018      	movs	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	b002      	add	sp, #8
 8001272:	bd80      	pop	{r7, pc}

08001274 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2101      	movs	r1, #1
 8001288:	430a      	orrs	r2, r1
 800128a:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2101      	movs	r1, #1
 8001298:	430a      	orrs	r2, r1
 800129a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b002      	add	sp, #8
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	b082      	sub	sp, #8
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	2202      	movs	r2, #2
 80012b6:	4013      	ands	r3, r2
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d124      	bne.n	8001306 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	2202      	movs	r2, #2
 80012c4:	4013      	ands	r3, r2
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d11d      	bne.n	8001306 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2203      	movs	r2, #3
 80012d0:	4252      	negs	r2, r2
 80012d2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	2203      	movs	r2, #3
 80012e2:	4013      	ands	r3, r2
 80012e4:	d004      	beq.n	80012f0 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	0018      	movs	r0, r3
 80012ea:	f000 f9db 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 80012ee:	e007      	b.n	8001300 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	0018      	movs	r0, r3
 80012f4:	f000 f9ce 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	0018      	movs	r0, r3
 80012fc:	f000 f9da 	bl	80016b4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	2204      	movs	r2, #4
 800130e:	4013      	ands	r3, r2
 8001310:	2b04      	cmp	r3, #4
 8001312:	d125      	bne.n	8001360 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2204      	movs	r2, #4
 800131c:	4013      	ands	r3, r2
 800131e:	2b04      	cmp	r3, #4
 8001320:	d11e      	bne.n	8001360 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	2205      	movs	r2, #5
 8001328:	4252      	negs	r2, r2
 800132a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2202      	movs	r2, #2
 8001330:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	699a      	ldr	r2, [r3, #24]
 8001338:	23c0      	movs	r3, #192	; 0xc0
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4013      	ands	r3, r2
 800133e:	d004      	beq.n	800134a <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	0018      	movs	r0, r3
 8001344:	f000 f9ae 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 8001348:	e007      	b.n	800135a <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	0018      	movs	r0, r3
 800134e:	f000 f9a1 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	0018      	movs	r0, r3
 8001356:	f000 f9ad 	bl	80016b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	691b      	ldr	r3, [r3, #16]
 8001366:	2208      	movs	r2, #8
 8001368:	4013      	ands	r3, r2
 800136a:	2b08      	cmp	r3, #8
 800136c:	d124      	bne.n	80013b8 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	2208      	movs	r2, #8
 8001376:	4013      	ands	r3, r2
 8001378:	2b08      	cmp	r3, #8
 800137a:	d11d      	bne.n	80013b8 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2209      	movs	r2, #9
 8001382:	4252      	negs	r2, r2
 8001384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2204      	movs	r2, #4
 800138a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	2203      	movs	r2, #3
 8001394:	4013      	ands	r3, r2
 8001396:	d004      	beq.n	80013a2 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	0018      	movs	r0, r3
 800139c:	f000 f982 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 80013a0:	e007      	b.n	80013b2 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f000 f975 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	0018      	movs	r0, r3
 80013ae:	f000 f981 	bl	80016b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2200      	movs	r2, #0
 80013b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	691b      	ldr	r3, [r3, #16]
 80013be:	2210      	movs	r2, #16
 80013c0:	4013      	ands	r3, r2
 80013c2:	2b10      	cmp	r3, #16
 80013c4:	d125      	bne.n	8001412 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	2210      	movs	r2, #16
 80013ce:	4013      	ands	r3, r2
 80013d0:	2b10      	cmp	r3, #16
 80013d2:	d11e      	bne.n	8001412 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2211      	movs	r2, #17
 80013da:	4252      	negs	r2, r2
 80013dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2208      	movs	r2, #8
 80013e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	69da      	ldr	r2, [r3, #28]
 80013ea:	23c0      	movs	r3, #192	; 0xc0
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4013      	ands	r3, r2
 80013f0:	d004      	beq.n	80013fc <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	0018      	movs	r0, r3
 80013f6:	f000 f955 	bl	80016a4 <HAL_TIM_IC_CaptureCallback>
 80013fa:	e007      	b.n	800140c <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	0018      	movs	r0, r3
 8001400:	f000 f948 	bl	8001694 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	0018      	movs	r0, r3
 8001408:	f000 f954 	bl	80016b4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	691b      	ldr	r3, [r3, #16]
 8001418:	2201      	movs	r2, #1
 800141a:	4013      	ands	r3, r2
 800141c:	2b01      	cmp	r3, #1
 800141e:	d10f      	bne.n	8001440 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	2201      	movs	r2, #1
 8001428:	4013      	ands	r3, r2
 800142a:	2b01      	cmp	r3, #1
 800142c:	d108      	bne.n	8001440 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2202      	movs	r2, #2
 8001434:	4252      	negs	r2, r2
 8001436:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	0018      	movs	r0, r3
 800143c:	f002 ffb0 	bl	80043a0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	691b      	ldr	r3, [r3, #16]
 8001446:	2280      	movs	r2, #128	; 0x80
 8001448:	4013      	ands	r3, r2
 800144a:	2b80      	cmp	r3, #128	; 0x80
 800144c:	d10f      	bne.n	800146e <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	2280      	movs	r2, #128	; 0x80
 8001456:	4013      	ands	r3, r2
 8001458:	2b80      	cmp	r3, #128	; 0x80
 800145a:	d108      	bne.n	800146e <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2281      	movs	r2, #129	; 0x81
 8001462:	4252      	negs	r2, r2
 8001464:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	0018      	movs	r0, r3
 800146a:	f000 faaa 	bl	80019c2 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	2240      	movs	r2, #64	; 0x40
 8001476:	4013      	ands	r3, r2
 8001478:	2b40      	cmp	r3, #64	; 0x40
 800147a:	d10f      	bne.n	800149c <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2240      	movs	r2, #64	; 0x40
 8001484:	4013      	ands	r3, r2
 8001486:	2b40      	cmp	r3, #64	; 0x40
 8001488:	d108      	bne.n	800149c <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2241      	movs	r2, #65	; 0x41
 8001490:	4252      	negs	r2, r2
 8001492:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	0018      	movs	r0, r3
 8001498:	f000 f914 	bl	80016c4 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	691b      	ldr	r3, [r3, #16]
 80014a2:	2220      	movs	r2, #32
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b20      	cmp	r3, #32
 80014a8:	d10f      	bne.n	80014ca <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	2220      	movs	r2, #32
 80014b2:	4013      	ands	r3, r2
 80014b4:	2b20      	cmp	r3, #32
 80014b6:	d108      	bne.n	80014ca <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2221      	movs	r2, #33	; 0x21
 80014be:	4252      	negs	r2, r2
 80014c0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	0018      	movs	r0, r3
 80014c6:	f000 fa74 	bl	80019b2 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b002      	add	sp, #8
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	223c      	movs	r2, #60	; 0x3c
 80014e6:	5c9b      	ldrb	r3, [r3, r2]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d101      	bne.n	80014f0 <HAL_TIM_ConfigClockSource+0x1c>
 80014ec:	2302      	movs	r3, #2
 80014ee:	e0ca      	b.n	8001686 <HAL_TIM_ConfigClockSource+0x1b2>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	223c      	movs	r2, #60	; 0x3c
 80014f4:	2101      	movs	r1, #1
 80014f6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	223d      	movs	r2, #61	; 0x3d
 80014fc:	2102      	movs	r1, #2
 80014fe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	2277      	movs	r2, #119	; 0x77
 800150c:	4393      	bics	r3, r2
 800150e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	4a5f      	ldr	r2, [pc, #380]	; (8001690 <HAL_TIM_ConfigClockSource+0x1bc>)
 8001514:	4013      	ands	r3, r2
 8001516:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	68fa      	ldr	r2, [r7, #12]
 800151e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b40      	cmp	r3, #64	; 0x40
 8001526:	d100      	bne.n	800152a <HAL_TIM_ConfigClockSource+0x56>
 8001528:	e078      	b.n	800161c <HAL_TIM_ConfigClockSource+0x148>
 800152a:	d80e      	bhi.n	800154a <HAL_TIM_ConfigClockSource+0x76>
 800152c:	2b10      	cmp	r3, #16
 800152e:	d100      	bne.n	8001532 <HAL_TIM_ConfigClockSource+0x5e>
 8001530:	e08b      	b.n	800164a <HAL_TIM_ConfigClockSource+0x176>
 8001532:	d803      	bhi.n	800153c <HAL_TIM_ConfigClockSource+0x68>
 8001534:	2b00      	cmp	r3, #0
 8001536:	d100      	bne.n	800153a <HAL_TIM_ConfigClockSource+0x66>
 8001538:	e080      	b.n	800163c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800153a:	e09b      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800153c:	2b20      	cmp	r3, #32
 800153e:	d100      	bne.n	8001542 <HAL_TIM_ConfigClockSource+0x6e>
 8001540:	e08a      	b.n	8001658 <HAL_TIM_ConfigClockSource+0x184>
 8001542:	2b30      	cmp	r3, #48	; 0x30
 8001544:	d100      	bne.n	8001548 <HAL_TIM_ConfigClockSource+0x74>
 8001546:	e08e      	b.n	8001666 <HAL_TIM_ConfigClockSource+0x192>
    break;
 8001548:	e094      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800154a:	2b70      	cmp	r3, #112	; 0x70
 800154c:	d017      	beq.n	800157e <HAL_TIM_ConfigClockSource+0xaa>
 800154e:	d804      	bhi.n	800155a <HAL_TIM_ConfigClockSource+0x86>
 8001550:	2b50      	cmp	r3, #80	; 0x50
 8001552:	d043      	beq.n	80015dc <HAL_TIM_ConfigClockSource+0x108>
 8001554:	2b60      	cmp	r3, #96	; 0x60
 8001556:	d051      	beq.n	80015fc <HAL_TIM_ConfigClockSource+0x128>
    break;
 8001558:	e08c      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
  switch (sClockSourceConfig->ClockSource)
 800155a:	2280      	movs	r2, #128	; 0x80
 800155c:	0152      	lsls	r2, r2, #5
 800155e:	4293      	cmp	r3, r2
 8001560:	d004      	beq.n	800156c <HAL_TIM_ConfigClockSource+0x98>
 8001562:	2280      	movs	r2, #128	; 0x80
 8001564:	0192      	lsls	r2, r2, #6
 8001566:	4293      	cmp	r3, r2
 8001568:	d024      	beq.n	80015b4 <HAL_TIM_ConfigClockSource+0xe0>
    break;
 800156a:	e083      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689a      	ldr	r2, [r3, #8]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2107      	movs	r1, #7
 8001578:	438a      	bics	r2, r1
 800157a:	609a      	str	r2, [r3, #8]
    break;
 800157c:	e07a      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6818      	ldr	r0, [r3, #0]
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	6899      	ldr	r1, [r3, #8]
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	685a      	ldr	r2, [r3, #4]
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	f000 f9ab 	bl	80018e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	2277      	movs	r2, #119	; 0x77
 800159e:	4393      	bics	r3, r2
 80015a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2277      	movs	r2, #119	; 0x77
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	609a      	str	r2, [r3, #8]
    break;
 80015b2:	e05f      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ETR_SetConfig(htim->Instance,
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6818      	ldr	r0, [r3, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	6899      	ldr	r1, [r3, #8]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	f000 f990 	bl	80018e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2180      	movs	r1, #128	; 0x80
 80015d4:	01c9      	lsls	r1, r1, #7
 80015d6:	430a      	orrs	r2, r1
 80015d8:	609a      	str	r2, [r3, #8]
    break;
 80015da:	e04b      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6818      	ldr	r0, [r3, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	6859      	ldr	r1, [r3, #4]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	001a      	movs	r2, r3
 80015ea:	f000 f8f5 	bl	80017d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2150      	movs	r1, #80	; 0x50
 80015f4:	0018      	movs	r0, r3
 80015f6:	f000 f957 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 80015fa:	e03b      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6818      	ldr	r0, [r3, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6859      	ldr	r1, [r3, #4]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	001a      	movs	r2, r3
 800160a:	f000 f917 	bl	800183c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2160      	movs	r1, #96	; 0x60
 8001614:	0018      	movs	r0, r3
 8001616:	f000 f947 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 800161a:	e02b      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	6859      	ldr	r1, [r3, #4]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	001a      	movs	r2, r3
 800162a:	f000 f8d5 	bl	80017d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2140      	movs	r1, #64	; 0x40
 8001634:	0018      	movs	r0, r3
 8001636:	f000 f937 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 800163a:	e01b      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2100      	movs	r1, #0
 8001642:	0018      	movs	r0, r3
 8001644:	f000 f930 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 8001648:	e014      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2110      	movs	r1, #16
 8001650:	0018      	movs	r0, r3
 8001652:	f000 f929 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 8001656:	e00d      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2120      	movs	r1, #32
 800165e:	0018      	movs	r0, r3
 8001660:	f000 f922 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 8001664:	e006      	b.n	8001674 <HAL_TIM_ConfigClockSource+0x1a0>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2130      	movs	r1, #48	; 0x30
 800166c:	0018      	movs	r0, r3
 800166e:	f000 f91b 	bl	80018a8 <TIM_ITRx_SetConfig>
    break;
 8001672:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	223d      	movs	r2, #61	; 0x3d
 8001678:	2101      	movs	r1, #1
 800167a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	223c      	movs	r2, #60	; 0x3c
 8001680:	2100      	movs	r1, #0
 8001682:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b004      	add	sp, #16
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	ffff00ff 	.word	0xffff00ff

08001694 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80016ac:	46c0      	nop			; (mov r8, r8)
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80016bc:	46c0      	nop			; (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b002      	add	sp, #8
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80016cc:	46c0      	nop			; (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b002      	add	sp, #8
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a34      	ldr	r2, [pc, #208]	; (80017bc <TIM_Base_SetConfig+0xe8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d008      	beq.n	8001702 <TIM_Base_SetConfig+0x2e>
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	05db      	lsls	r3, r3, #23
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d003      	beq.n	8001702 <TIM_Base_SetConfig+0x2e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a30      	ldr	r2, [pc, #192]	; (80017c0 <TIM_Base_SetConfig+0xec>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d108      	bne.n	8001714 <TIM_Base_SetConfig+0x40>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2270      	movs	r2, #112	; 0x70
 8001706:	4393      	bics	r3, r2
 8001708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	4313      	orrs	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a29      	ldr	r2, [pc, #164]	; (80017bc <TIM_Base_SetConfig+0xe8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d018      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	05db      	lsls	r3, r3, #23
 8001722:	429a      	cmp	r2, r3
 8001724:	d013      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a25      	ldr	r2, [pc, #148]	; (80017c0 <TIM_Base_SetConfig+0xec>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d00f      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a24      	ldr	r2, [pc, #144]	; (80017c4 <TIM_Base_SetConfig+0xf0>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d00b      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a23      	ldr	r2, [pc, #140]	; (80017c8 <TIM_Base_SetConfig+0xf4>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d007      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a22      	ldr	r2, [pc, #136]	; (80017cc <TIM_Base_SetConfig+0xf8>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d003      	beq.n	800174e <TIM_Base_SetConfig+0x7a>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a21      	ldr	r2, [pc, #132]	; (80017d0 <TIM_Base_SetConfig+0xfc>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d108      	bne.n	8001760 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4a20      	ldr	r2, [pc, #128]	; (80017d4 <TIM_Base_SetConfig+0x100>)
 8001752:	4013      	ands	r3, r2
 8001754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	4313      	orrs	r3, r2
 800175e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2280      	movs	r2, #128	; 0x80
 8001764:	4393      	bics	r3, r2
 8001766:	001a      	movs	r2, r3
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	4313      	orrs	r3, r2
 800176e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a0c      	ldr	r2, [pc, #48]	; (80017bc <TIM_Base_SetConfig+0xe8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d00b      	beq.n	80017a6 <TIM_Base_SetConfig+0xd2>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a0d      	ldr	r2, [pc, #52]	; (80017c8 <TIM_Base_SetConfig+0xf4>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d007      	beq.n	80017a6 <TIM_Base_SetConfig+0xd2>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a0c      	ldr	r2, [pc, #48]	; (80017cc <TIM_Base_SetConfig+0xf8>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d003      	beq.n	80017a6 <TIM_Base_SetConfig+0xd2>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a0b      	ldr	r2, [pc, #44]	; (80017d0 <TIM_Base_SetConfig+0xfc>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d103      	bne.n	80017ae <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	691a      	ldr	r2, [r3, #16]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2201      	movs	r2, #1
 80017b2:	615a      	str	r2, [r3, #20]
}
 80017b4:	46c0      	nop			; (mov r8, r8)
 80017b6:	46bd      	mov	sp, r7
 80017b8:	b004      	add	sp, #16
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40012c00 	.word	0x40012c00
 80017c0:	40000400 	.word	0x40000400
 80017c4:	40002000 	.word	0x40002000
 80017c8:	40014000 	.word	0x40014000
 80017cc:	40014400 	.word	0x40014400
 80017d0:	40014800 	.word	0x40014800
 80017d4:	fffffcff 	.word	0xfffffcff

080017d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80017e8:	2300      	movs	r3, #0
 80017ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	6a1b      	ldr	r3, [r3, #32]
 80017f0:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	6a1b      	ldr	r3, [r3, #32]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4393      	bics	r3, r2
 80017fa:	001a      	movs	r2, r3
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	22f0      	movs	r2, #240	; 0xf0
 800180a:	4393      	bics	r3, r2
 800180c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	697a      	ldr	r2, [r7, #20]
 8001814:	4313      	orrs	r3, r2
 8001816:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	220a      	movs	r2, #10
 800181c:	4393      	bics	r3, r2
 800181e:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	4313      	orrs	r3, r2
 8001826:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	621a      	str	r2, [r3, #32]
}
 8001834:	46c0      	nop			; (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	b006      	add	sp, #24
 800183a:	bd80      	pop	{r7, pc}

0800183c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001848:	2300      	movs	r3, #0
 800184a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	6a1b      	ldr	r3, [r3, #32]
 8001854:	2210      	movs	r2, #16
 8001856:	4393      	bics	r3, r2
 8001858:	001a      	movs	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6a1b      	ldr	r3, [r3, #32]
 8001868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	4a0d      	ldr	r2, [pc, #52]	; (80018a4 <TIM_TI2_ConfigInputStage+0x68>)
 800186e:	4013      	ands	r3, r2
 8001870:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	031b      	lsls	r3, r3, #12
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4313      	orrs	r3, r2
 800187a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	22a0      	movs	r2, #160	; 0xa0
 8001880:	4393      	bics	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	621a      	str	r2, [r3, #32]
}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	46bd      	mov	sp, r7
 800189e:	b006      	add	sp, #24
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	ffff0fff 	.word	0xffff0fff

080018a8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	000a      	movs	r2, r1
 80018b2:	1cbb      	adds	r3, r7, #2
 80018b4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2270      	movs	r2, #112	; 0x70
 80018c4:	4393      	bics	r3, r2
 80018c6:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80018c8:	1cbb      	adds	r3, r7, #2
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	2207      	movs	r2, #7
 80018ce:	4313      	orrs	r3, r2
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	001a      	movs	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	68fa      	ldr	r2, [r7, #12]
 80018de:	609a      	str	r2, [r3, #8]
}
 80018e0:	46c0      	nop			; (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b004      	add	sp, #16
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	4a09      	ldr	r2, [pc, #36]	; (8001928 <TIM_ETR_SetConfig+0x40>)
 8001904:	4013      	ands	r3, r2
 8001906:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	021a      	lsls	r2, r3, #8
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	431a      	orrs	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	4313      	orrs	r3, r2
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	4313      	orrs	r3, r2
 8001918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	697a      	ldr	r2, [r7, #20]
 800191e:	609a      	str	r2, [r3, #8]
}
 8001920:	46c0      	nop			; (mov r8, r8)
 8001922:	46bd      	mov	sp, r7
 8001924:	b006      	add	sp, #24
 8001926:	bd80      	pop	{r7, pc}
 8001928:	ffff00ff 	.word	0xffff00ff

0800192c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	223c      	movs	r2, #60	; 0x3c
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d101      	bne.n	8001944 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001940:	2302      	movs	r3, #2
 8001942:	e032      	b.n	80019aa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	223c      	movs	r2, #60	; 0x3c
 8001948:	2101      	movs	r1, #1
 800194a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	223d      	movs	r2, #61	; 0x3d
 8001950:	2102      	movs	r1, #2
 8001952:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2170      	movs	r1, #112	; 0x70
 8001960:	438a      	bics	r2, r1
 8001962:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6859      	ldr	r1, [r3, #4]
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	430a      	orrs	r2, r1
 8001974:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2180      	movs	r1, #128	; 0x80
 8001982:	438a      	bics	r2, r1
 8001984:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6899      	ldr	r1, [r3, #8]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685a      	ldr	r2, [r3, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	430a      	orrs	r2, r1
 8001996:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	223d      	movs	r2, #61	; 0x3d
 800199c:	2101      	movs	r1, #1
 800199e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	223c      	movs	r2, #60	; 0x3c
 80019a4:	2100      	movs	r1, #0
 80019a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b002      	add	sp, #8
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	46bd      	mov	sp, r7
 80019be:	b002      	add	sp, #8
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019ca:	46c0      	nop			; (mov r8, r8)
 80019cc:	46bd      	mov	sp, r7
 80019ce:	b002      	add	sp, #8
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure.           
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef* htsc)
{
 80019d2:	b590      	push	{r4, r7, lr}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e074      	b.n	8001ace <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_IODEF(htsc->Init.IODefaultMode));
  assert_param(IS_TSC_SYNC_POL(htsc->Init.SynchroPinPolarity));
  assert_param(IS_TSC_ACQ_MODE(htsc->Init.AcquisitionMode));
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));

  if(htsc->State == HAL_TSC_STATE_RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	223c      	movs	r2, #60	; 0x3c
 80019e8:	5c9b      	ldrb	r3, [r3, r2]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d103      	bne.n	80019f8 <HAL_TSC_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	223d      	movs	r2, #61	; 0x3d
 80019f4:	2100      	movs	r1, #0
 80019f6:	5499      	strb	r1, [r3, r2]
  }    

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	223c      	movs	r2, #60	; 0x3c
 80019fc:	2102      	movs	r1, #2
 80019fe:	5499      	strb	r1, [r3, r2]

  /* Init the low level hardware : GPIO, CLOCK, CORTEX */
  HAL_TSC_MspInit(htsc);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	0018      	movs	r0, r3
 8001a04:	f002 fbaa 	bl	800415c <HAL_TSC_MspInit>

  /*--------------------------------------------------------------------------*/  
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
  
  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	6819      	ldr	r1, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001a1e:	431a      	orrs	r2, r3
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << 17U) |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8001a26:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	695b      	ldr	r3, [r3, #20]
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << 17U) |
 8001a2c:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8001a32:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8001a38:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         htsc->Init.MaxCountValue |
 8001a3e:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         htsc->Init.SynchroPinPolarity |
 8001a44:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d108      	bne.n	8001a68 <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2180      	movs	r1, #128	; 0x80
 8001a62:	0249      	lsls	r1, r1, #9
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
  }
  
  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a70:	431a      	orrs	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a76:	431a      	orrs	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	43d2      	mvns	r2, r2
 8001a7e:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a98:	621a      	str	r2, [r3, #32]
  
  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681c      	ldr	r4, [r3, #0]
 8001aa2:	0010      	movs	r0, r2
 8001aa4:	f000 f871 	bl	8001b8a <TSC_extract_groups>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	6323      	str	r3, [r4, #48]	; 0x30
  
  /* Clear interrupts */
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2103      	movs	r1, #3
 8001ab8:	438a      	bics	r2, r1
 8001aba:	605a      	str	r2, [r3, #4]
  
  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/
  
  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	223c      	movs	r2, #60	; 0x3c
 8001ac8:	2101      	movs	r1, #1
 8001aca:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	0018      	movs	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	b003      	add	sp, #12
 8001ad4:	bd90      	pop	{r4, r7, pc}

08001ad6 <HAL_TSC_Start_IT>:
  * @param  htsc pointer to a TSC_HandleTypeDef structure that contains
  *         the configuration information for the specified TSC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef* htsc)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance));
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));

  /* Process locked */
  __HAL_LOCK(htsc);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	223d      	movs	r2, #61	; 0x3d
 8001ae2:	5c9b      	ldrb	r3, [r3, r2]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d101      	bne.n	8001aec <HAL_TSC_Start_IT+0x16>
 8001ae8:	2302      	movs	r3, #2
 8001aea:	e04a      	b.n	8001b82 <HAL_TSC_Start_IT+0xac>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	223d      	movs	r2, #61	; 0x3d
 8001af0:	2101      	movs	r1, #1
 8001af2:	5499      	strb	r1, [r3, r2]
  
  /* Change TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	223c      	movs	r2, #60	; 0x3c
 8001af8:	2102      	movs	r1, #2
 8001afa:	5499      	strb	r1, [r3, r2]
  
  /* Enable end of acquisition interrupt */
  __HAL_TSC_ENABLE_IT(htsc, TSC_IT_EOA);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2101      	movs	r1, #1
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	605a      	str	r2, [r3, #4]

  /* Enable max count error interrupt (optional) */
  if (htsc->Init.MaxCountInterrupt == ENABLE)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d108      	bne.n	8001b26 <HAL_TSC_Start_IT+0x50>
  {
    __HAL_TSC_ENABLE_IT(htsc, TSC_IT_MCE);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2102      	movs	r1, #2
 8001b20:	430a      	orrs	r2, r1
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	e007      	b.n	8001b36 <HAL_TSC_Start_IT+0x60>
  }
  else
  {
    __HAL_TSC_DISABLE_IT(htsc, TSC_IT_MCE);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	685a      	ldr	r2, [r3, #4]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2102      	movs	r1, #2
 8001b32:	438a      	bics	r2, r1
 8001b34:	605a      	str	r2, [r3, #4]
  }

  /* Clear flags */
  __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2203      	movs	r2, #3
 8001b3c:	609a      	str	r2, [r3, #8]
  
  /* Set touch sensing IOs not acquired to the specified IODefaultMode */
  if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d108      	bne.n	8001b58 <HAL_TSC_Start_IT+0x82>
  {
    __HAL_TSC_SET_IODEF_OUTPPLOW(htsc);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2110      	movs	r1, #16
 8001b52:	438a      	bics	r2, r1
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	e007      	b.n	8001b68 <HAL_TSC_Start_IT+0x92>
  }
  else
  {
    __HAL_TSC_SET_IODEF_INFLOAT(htsc);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2110      	movs	r1, #16
 8001b64:	430a      	orrs	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]
  }
  
  /* Launch the acquisition */
  __HAL_TSC_START_ACQ(htsc);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2102      	movs	r1, #2
 8001b74:	430a      	orrs	r2, r1
 8001b76:	601a      	str	r2, [r3, #0]

  /* Process unlocked */
  __HAL_UNLOCK(htsc);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	223d      	movs	r2, #61	; 0x3d
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	0018      	movs	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	b002      	add	sp, #8
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b084      	sub	sp, #16
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0U;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  uint32_t idx;
  
  for (idx = 0U; idx < TSC_NB_OF_GROUPS; idx++)
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	e011      	b.n	8001bc0 <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FU << (idx * 4U))) != RESET)
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	220f      	movs	r2, #15
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	0013      	movs	r3, r2
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d006      	beq.n	8001bba <TSC_extract_groups+0x30>
    {
      groups |= (1U << idx);
 8001bac:	2201      	movs	r2, #1
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	409a      	lsls	r2, r3
 8001bb2:	0013      	movs	r3, r2
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
  for (idx = 0U; idx < TSC_NB_OF_GROUPS; idx++)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	2b07      	cmp	r3, #7
 8001bc4:	d9ea      	bls.n	8001b9c <TSC_extract_groups+0x12>
    }
  }
  
  return groups;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
}
 8001bc8:	0018      	movs	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b004      	add	sp, #16
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e047      	b.n	8001c72 <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2269      	movs	r2, #105	; 0x69
 8001be6:	5c9b      	ldrb	r3, [r3, r2]
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d107      	bne.n	8001bfe <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2268      	movs	r2, #104	; 0x68
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f002 fb17 	bl	800422c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2269      	movs	r2, #105	; 0x69
 8001c02:	2124      	movs	r1, #36	; 0x24
 8001c04:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2101      	movs	r1, #1
 8001c12:	438a      	bics	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f000 f8d5 	bl	8001dc8 <UART_SetConfig>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_UART_Init+0x58>
  {
    return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e024      	b.n	8001c72 <HAL_UART_Init+0xa2>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d003      	beq.n	8001c38 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	0018      	movs	r0, r3
 8001c34:	f000 fa3e 	bl	80020b4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register. */
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	685a      	ldr	r2, [r3, #4]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	490e      	ldr	r1, [pc, #56]	; (8001c7c <HAL_UART_Init+0xac>)
 8001c44:	400a      	ands	r2, r1
 8001c46:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689a      	ldr	r2, [r3, #8]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	212a      	movs	r1, #42	; 0x2a
 8001c54:	438a      	bics	r2, r1
 8001c56:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif
#endif

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2101      	movs	r1, #1
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f000 fad6 	bl	800221c <UART_CheckIdleState>
 8001c70:	0003      	movs	r3, r0
}
 8001c72:	0018      	movs	r0, r3
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	ffffb7ff 	.word	0xffffb7ff

08001c80 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b088      	sub	sp, #32
 8001c84:	af02      	add	r7, sp, #8
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	1dbb      	adds	r3, r7, #6
 8001c8e:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2269      	movs	r2, #105	; 0x69
 8001c98:	5c9b      	ldrb	r3, [r3, r2]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	2b20      	cmp	r3, #32
 8001c9e:	d000      	beq.n	8001ca2 <HAL_UART_Transmit+0x22>
 8001ca0:	e08c      	b.n	8001dbc <HAL_UART_Transmit+0x13c>
  {
    if((pData == NULL ) || (Size == 0U))
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_UART_Transmit+0x30>
 8001ca8:	1dbb      	adds	r3, r7, #6
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d101      	bne.n	8001cb4 <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e084      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	2380      	movs	r3, #128	; 0x80
 8001cba:	015b      	lsls	r3, r3, #5
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d109      	bne.n	8001cd4 <HAL_UART_Transmit+0x54>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d105      	bne.n	8001cd4 <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1U) != 0U)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d001      	beq.n	8001cd4 <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e074      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2268      	movs	r2, #104	; 0x68
 8001cd8:	5c9b      	ldrb	r3, [r3, r2]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d101      	bne.n	8001ce2 <HAL_UART_Transmit+0x62>
 8001cde:	2302      	movs	r3, #2
 8001ce0:	e06d      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2268      	movs	r2, #104	; 0x68
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	2200      	movs	r2, #0
 8001cee:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2269      	movs	r2, #105	; 0x69
 8001cf4:	2121      	movs	r1, #33	; 0x21
 8001cf6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001cf8:	f7fe face 	bl	8000298 <HAL_GetTick>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	1dba      	adds	r2, r7, #6
 8001d04:	2150      	movs	r1, #80	; 0x50
 8001d06:	8812      	ldrh	r2, [r2, #0]
 8001d08:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	1dba      	adds	r2, r7, #6
 8001d0e:	2152      	movs	r1, #82	; 0x52
 8001d10:	8812      	ldrh	r2, [r2, #0]
 8001d12:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0)
 8001d14:	e035      	b.n	8001d82 <HAL_UART_Transmit+0x102>
    {
      huart->TxXferCount--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2252      	movs	r2, #82	; 0x52
 8001d1a:	5a9b      	ldrh	r3, [r3, r2]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	b299      	uxth	r1, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2252      	movs	r2, #82	; 0x52
 8001d26:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d28:	697a      	ldr	r2, [r7, #20]
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	0013      	movs	r3, r2
 8001d32:	2200      	movs	r2, #0
 8001d34:	2180      	movs	r1, #128	; 0x80
 8001d36:	f000 fac3 	bl	80022c0 <UART_WaitOnFlagUntilTimeout>
 8001d3a:	1e03      	subs	r3, r0, #0
 8001d3c:	d001      	beq.n	8001d42 <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e03d      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	2380      	movs	r3, #128	; 0x80
 8001d48:	015b      	lsls	r3, r3, #5
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d111      	bne.n	8001d72 <HAL_UART_Transmit+0xf2>
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10d      	bne.n	8001d72 <HAL_UART_Transmit+0xf2>
      {
        tmp = (uint16_t*) pData;
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	881a      	ldrh	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	05d2      	lsls	r2, r2, #23
 8001d64:	0dd2      	lsrs	r2, r2, #23
 8001d66:	b292      	uxth	r2, r2
 8001d68:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	3302      	adds	r3, #2
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	e007      	b.n	8001d82 <HAL_UART_Transmit+0x102>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	60ba      	str	r2, [r7, #8]
 8001d78:	781a      	ldrb	r2, [r3, #0]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	b292      	uxth	r2, r2
 8001d80:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2252      	movs	r2, #82	; 0x52
 8001d86:	5a9b      	ldrh	r3, [r3, r2]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1c3      	bne.n	8001d16 <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	68f8      	ldr	r0, [r7, #12]
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	0013      	movs	r3, r2
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2140      	movs	r1, #64	; 0x40
 8001d9c:	f000 fa90 	bl	80022c0 <UART_WaitOnFlagUntilTimeout>
 8001da0:	1e03      	subs	r3, r0, #0
 8001da2:	d001      	beq.n	8001da8 <HAL_UART_Transmit+0x128>
    {
      return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e00a      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2269      	movs	r2, #105	; 0x69
 8001dac:	2120      	movs	r1, #32
 8001dae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2268      	movs	r2, #104	; 0x68
 8001db4:	2100      	movs	r1, #0
 8001db6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001db8:	2300      	movs	r3, #0
 8001dba:	e000      	b.n	8001dbe <HAL_UART_Transmit+0x13e>
  }
  else
  {
    return HAL_BUSY;
 8001dbc:	2302      	movs	r3, #2
  }
}
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b006      	add	sp, #24
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001dc8:	b590      	push	{r4, r7, lr}
 8001dca:	b087      	sub	sp, #28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8001dd4:	2317      	movs	r3, #23
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	2210      	movs	r2, #16
 8001dda:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 8001ddc:	230a      	movs	r3, #10
 8001dde:	18fb      	adds	r3, r7, r3
 8001de0:	2200      	movs	r2, #0
 8001de2:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8001de4:	2314      	movs	r3, #20
 8001de6:	18fb      	adds	r3, r7, r3
 8001de8:	2200      	movs	r2, #0
 8001dea:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dec:	2313      	movs	r3, #19
 8001dee:	18fb      	adds	r3, r7, r3
 8001df0:	2200      	movs	r2, #0
 8001df2:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69db      	ldr	r3, [r3, #28]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4aa0      	ldr	r2, [pc, #640]	; (8002094 <UART_SetConfig+0x2cc>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	0019      	movs	r1, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	4a9b      	ldr	r2, [pc, #620]	; (8002098 <UART_SetConfig+0x2d0>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	0019      	movs	r1, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68da      	ldr	r2, [r3, #12]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	430a      	orrs	r2, r1
 8001e38:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699a      	ldr	r2, [r3, #24]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	4a93      	ldr	r2, [pc, #588]	; (800209c <UART_SetConfig+0x2d4>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	0019      	movs	r1, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a8f      	ldr	r2, [pc, #572]	; (80020a0 <UART_SetConfig+0x2d8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d125      	bne.n	8001eb2 <UART_SetConfig+0xea>
 8001e66:	4b8f      	ldr	r3, [pc, #572]	; (80020a4 <UART_SetConfig+0x2dc>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d00f      	beq.n	8001e92 <UART_SetConfig+0xca>
 8001e72:	d304      	bcc.n	8001e7e <UART_SetConfig+0xb6>
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d011      	beq.n	8001e9c <UART_SetConfig+0xd4>
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d005      	beq.n	8001e88 <UART_SetConfig+0xc0>
 8001e7c:	e013      	b.n	8001ea6 <UART_SetConfig+0xde>
 8001e7e:	2317      	movs	r3, #23
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2200      	movs	r2, #0
 8001e84:	701a      	strb	r2, [r3, #0]
 8001e86:	e022      	b.n	8001ece <UART_SetConfig+0x106>
 8001e88:	2317      	movs	r3, #23
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	701a      	strb	r2, [r3, #0]
 8001e90:	e01d      	b.n	8001ece <UART_SetConfig+0x106>
 8001e92:	2317      	movs	r3, #23
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	2204      	movs	r2, #4
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	e018      	b.n	8001ece <UART_SetConfig+0x106>
 8001e9c:	2317      	movs	r3, #23
 8001e9e:	18fb      	adds	r3, r7, r3
 8001ea0:	2208      	movs	r2, #8
 8001ea2:	701a      	strb	r2, [r3, #0]
 8001ea4:	e013      	b.n	8001ece <UART_SetConfig+0x106>
 8001ea6:	2317      	movs	r3, #23
 8001ea8:	18fb      	adds	r3, r7, r3
 8001eaa:	2210      	movs	r2, #16
 8001eac:	701a      	strb	r2, [r3, #0]
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	e00d      	b.n	8001ece <UART_SetConfig+0x106>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a7c      	ldr	r2, [pc, #496]	; (80020a8 <UART_SetConfig+0x2e0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d104      	bne.n	8001ec6 <UART_SetConfig+0xfe>
 8001ebc:	2317      	movs	r3, #23
 8001ebe:	18fb      	adds	r3, r7, r3
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
 8001ec4:	e003      	b.n	8001ece <UART_SetConfig+0x106>
 8001ec6:	2317      	movs	r3, #23
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	2210      	movs	r2, #16
 8001ecc:	701a      	strb	r2, [r3, #0]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69da      	ldr	r2, [r3, #28]
 8001ed2:	2380      	movs	r3, #128	; 0x80
 8001ed4:	021b      	lsls	r3, r3, #8
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d000      	beq.n	8001edc <UART_SetConfig+0x114>
 8001eda:	e077      	b.n	8001fcc <UART_SetConfig+0x204>
  {
    switch (clocksource)
 8001edc:	2317      	movs	r3, #23
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d01c      	beq.n	8001f20 <UART_SetConfig+0x158>
 8001ee6:	dc02      	bgt.n	8001eee <UART_SetConfig+0x126>
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d005      	beq.n	8001ef8 <UART_SetConfig+0x130>
 8001eec:	e04f      	b.n	8001f8e <UART_SetConfig+0x1c6>
 8001eee:	2b04      	cmp	r3, #4
 8001ef0:	d027      	beq.n	8001f42 <UART_SetConfig+0x17a>
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d039      	beq.n	8001f6a <UART_SetConfig+0x1a2>
 8001ef6:	e04a      	b.n	8001f8e <UART_SetConfig+0x1c6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001ef8:	f7ff f89c 	bl	8001034 <HAL_RCC_GetPCLK1Freq>
 8001efc:	0003      	movs	r3, r0
 8001efe:	005a      	lsls	r2, r3, #1
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	085b      	lsrs	r3, r3, #1
 8001f06:	18d2      	adds	r2, r2, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	0019      	movs	r1, r3
 8001f0e:	0010      	movs	r0, r2
 8001f10:	f7fe f8fa 	bl	8000108 <__udivsi3>
 8001f14:	0003      	movs	r3, r0
 8001f16:	001a      	movs	r2, r3
 8001f18:	2314      	movs	r3, #20
 8001f1a:	18fb      	adds	r3, r7, r3
 8001f1c:	801a      	strh	r2, [r3, #0]
        break;
 8001f1e:	e03b      	b.n	8001f98 <UART_SetConfig+0x1d0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	085b      	lsrs	r3, r3, #1
 8001f26:	4a61      	ldr	r2, [pc, #388]	; (80020ac <UART_SetConfig+0x2e4>)
 8001f28:	189a      	adds	r2, r3, r2
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	0019      	movs	r1, r3
 8001f30:	0010      	movs	r0, r2
 8001f32:	f7fe f8e9 	bl	8000108 <__udivsi3>
 8001f36:	0003      	movs	r3, r0
 8001f38:	001a      	movs	r2, r3
 8001f3a:	2314      	movs	r3, #20
 8001f3c:	18fb      	adds	r3, r7, r3
 8001f3e:	801a      	strh	r2, [r3, #0]
        break;
 8001f40:	e02a      	b.n	8001f98 <UART_SetConfig+0x1d0>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001f42:	f7ff f809 	bl	8000f58 <HAL_RCC_GetSysClockFreq>
 8001f46:	0003      	movs	r3, r0
 8001f48:	005a      	lsls	r2, r3, #1
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	085b      	lsrs	r3, r3, #1
 8001f50:	18d2      	adds	r2, r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	0019      	movs	r1, r3
 8001f58:	0010      	movs	r0, r2
 8001f5a:	f7fe f8d5 	bl	8000108 <__udivsi3>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	001a      	movs	r2, r3
 8001f62:	2314      	movs	r3, #20
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	801a      	strh	r2, [r3, #0]
        break;
 8001f68:	e016      	b.n	8001f98 <UART_SetConfig+0x1d0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	085b      	lsrs	r3, r3, #1
 8001f70:	2280      	movs	r2, #128	; 0x80
 8001f72:	0252      	lsls	r2, r2, #9
 8001f74:	189a      	adds	r2, r3, r2
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	0019      	movs	r1, r3
 8001f7c:	0010      	movs	r0, r2
 8001f7e:	f7fe f8c3 	bl	8000108 <__udivsi3>
 8001f82:	0003      	movs	r3, r0
 8001f84:	001a      	movs	r2, r3
 8001f86:	2314      	movs	r3, #20
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	801a      	strh	r2, [r3, #0]
        break;
 8001f8c:	e004      	b.n	8001f98 <UART_SetConfig+0x1d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001f8e:	2313      	movs	r3, #19
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	2201      	movs	r2, #1
 8001f94:	701a      	strb	r2, [r3, #0]
        break;
 8001f96:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001f98:	200a      	movs	r0, #10
 8001f9a:	183b      	adds	r3, r7, r0
 8001f9c:	2414      	movs	r4, #20
 8001f9e:	193a      	adds	r2, r7, r4
 8001fa0:	8812      	ldrh	r2, [r2, #0]
 8001fa2:	210f      	movs	r1, #15
 8001fa4:	438a      	bics	r2, r1
 8001fa6:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fa8:	193b      	adds	r3, r7, r4
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	105b      	asrs	r3, r3, #1
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	b299      	uxth	r1, r3
 8001fb6:	183b      	adds	r3, r7, r0
 8001fb8:	183a      	adds	r2, r7, r0
 8001fba:	8812      	ldrh	r2, [r2, #0]
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	183a      	adds	r2, r7, r0
 8001fc6:	8812      	ldrh	r2, [r2, #0]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	e05b      	b.n	8002084 <UART_SetConfig+0x2bc>
  }
  else
  {
    switch (clocksource)
 8001fcc:	2317      	movs	r3, #23
 8001fce:	18fb      	adds	r3, r7, r3
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d01b      	beq.n	800200e <UART_SetConfig+0x246>
 8001fd6:	dc02      	bgt.n	8001fde <UART_SetConfig+0x216>
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <UART_SetConfig+0x220>
 8001fdc:	e04d      	b.n	800207a <UART_SetConfig+0x2b2>
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d026      	beq.n	8002030 <UART_SetConfig+0x268>
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d037      	beq.n	8002056 <UART_SetConfig+0x28e>
 8001fe6:	e048      	b.n	800207a <UART_SetConfig+0x2b2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001fe8:	f7ff f824 	bl	8001034 <HAL_RCC_GetPCLK1Freq>
 8001fec:	0002      	movs	r2, r0
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	085b      	lsrs	r3, r3, #1
 8001ff4:	18d2      	adds	r2, r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	0019      	movs	r1, r3
 8001ffc:	0010      	movs	r0, r2
 8001ffe:	f7fe f883 	bl	8000108 <__udivsi3>
 8002002:	0003      	movs	r3, r0
 8002004:	b29a      	uxth	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	60da      	str	r2, [r3, #12]
        break;
 800200c:	e03a      	b.n	8002084 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	085b      	lsrs	r3, r3, #1
 8002014:	4a26      	ldr	r2, [pc, #152]	; (80020b0 <UART_SetConfig+0x2e8>)
 8002016:	189a      	adds	r2, r3, r2
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	0019      	movs	r1, r3
 800201e:	0010      	movs	r0, r2
 8002020:	f7fe f872 	bl	8000108 <__udivsi3>
 8002024:	0003      	movs	r3, r0
 8002026:	b29a      	uxth	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	60da      	str	r2, [r3, #12]
        break;
 800202e:	e029      	b.n	8002084 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002030:	f7fe ff92 	bl	8000f58 <HAL_RCC_GetSysClockFreq>
 8002034:	0002      	movs	r2, r0
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	085b      	lsrs	r3, r3, #1
 800203c:	18d2      	adds	r2, r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	0019      	movs	r1, r3
 8002044:	0010      	movs	r0, r2
 8002046:	f7fe f85f 	bl	8000108 <__udivsi3>
 800204a:	0003      	movs	r3, r0
 800204c:	b29a      	uxth	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	60da      	str	r2, [r3, #12]
        break;
 8002054:	e016      	b.n	8002084 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	085b      	lsrs	r3, r3, #1
 800205c:	2280      	movs	r2, #128	; 0x80
 800205e:	0212      	lsls	r2, r2, #8
 8002060:	189a      	adds	r2, r3, r2
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	0019      	movs	r1, r3
 8002068:	0010      	movs	r0, r2
 800206a:	f7fe f84d 	bl	8000108 <__udivsi3>
 800206e:	0003      	movs	r3, r0
 8002070:	b29a      	uxth	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60da      	str	r2, [r3, #12]
        break;
 8002078:	e004      	b.n	8002084 <UART_SetConfig+0x2bc>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800207a:	2313      	movs	r3, #19
 800207c:	18fb      	adds	r3, r7, r3
 800207e:	2201      	movs	r2, #1
 8002080:	701a      	strb	r2, [r3, #0]
        break;
 8002082:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 8002084:	2313      	movs	r3, #19
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	781b      	ldrb	r3, [r3, #0]

}
 800208a:	0018      	movs	r0, r3
 800208c:	46bd      	mov	sp, r7
 800208e:	b007      	add	sp, #28
 8002090:	bd90      	pop	{r4, r7, pc}
 8002092:	46c0      	nop			; (mov r8, r8)
 8002094:	ffff69f3 	.word	0xffff69f3
 8002098:	ffffcfff 	.word	0xffffcfff
 800209c:	fffff4ff 	.word	0xfffff4ff
 80020a0:	40013800 	.word	0x40013800
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40004400 	.word	0x40004400
 80020ac:	00f42400 	.word	0x00f42400
 80020b0:	007a1200 	.word	0x007a1200

080020b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	2201      	movs	r2, #1
 80020c2:	4013      	ands	r3, r2
 80020c4:	d00b      	beq.n	80020de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a4a      	ldr	r2, [pc, #296]	; (80021f8 <UART_AdvFeatureConfig+0x144>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	0019      	movs	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e2:	2202      	movs	r2, #2
 80020e4:	4013      	ands	r3, r2
 80020e6:	d00b      	beq.n	8002100 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	4a43      	ldr	r2, [pc, #268]	; (80021fc <UART_AdvFeatureConfig+0x148>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	0019      	movs	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002104:	2204      	movs	r2, #4
 8002106:	4013      	ands	r3, r2
 8002108:	d00b      	beq.n	8002122 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a3b      	ldr	r2, [pc, #236]	; (8002200 <UART_AdvFeatureConfig+0x14c>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002126:	2208      	movs	r2, #8
 8002128:	4013      	ands	r3, r2
 800212a:	d00b      	beq.n	8002144 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	4a34      	ldr	r2, [pc, #208]	; (8002204 <UART_AdvFeatureConfig+0x150>)
 8002134:	4013      	ands	r3, r2
 8002136:	0019      	movs	r1, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	2210      	movs	r2, #16
 800214a:	4013      	ands	r3, r2
 800214c:	d00b      	beq.n	8002166 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a2c      	ldr	r2, [pc, #176]	; (8002208 <UART_AdvFeatureConfig+0x154>)
 8002156:	4013      	ands	r3, r2
 8002158:	0019      	movs	r1, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	2220      	movs	r2, #32
 800216c:	4013      	ands	r3, r2
 800216e:	d00b      	beq.n	8002188 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	4a25      	ldr	r2, [pc, #148]	; (800220c <UART_AdvFeatureConfig+0x158>)
 8002178:	4013      	ands	r3, r2
 800217a:	0019      	movs	r1, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218c:	2240      	movs	r2, #64	; 0x40
 800218e:	4013      	ands	r3, r2
 8002190:	d01d      	beq.n	80021ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <UART_AdvFeatureConfig+0x15c>)
 800219a:	4013      	ands	r3, r2
 800219c:	0019      	movs	r1, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021ae:	2380      	movs	r3, #128	; 0x80
 80021b0:	035b      	lsls	r3, r3, #13
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d10b      	bne.n	80021ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	4a15      	ldr	r2, [pc, #84]	; (8002214 <UART_AdvFeatureConfig+0x160>)
 80021be:	4013      	ands	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	430a      	orrs	r2, r1
 80021cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	2280      	movs	r2, #128	; 0x80
 80021d4:	4013      	ands	r3, r2
 80021d6:	d00b      	beq.n	80021f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	4a0e      	ldr	r2, [pc, #56]	; (8002218 <UART_AdvFeatureConfig+0x164>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	0019      	movs	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]
  }
}
 80021f0:	46c0      	nop			; (mov r8, r8)
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b002      	add	sp, #8
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	fffdffff 	.word	0xfffdffff
 80021fc:	fffeffff 	.word	0xfffeffff
 8002200:	fffbffff 	.word	0xfffbffff
 8002204:	ffff7fff 	.word	0xffff7fff
 8002208:	ffffefff 	.word	0xffffefff
 800220c:	ffffdfff 	.word	0xffffdfff
 8002210:	ffefffff 	.word	0xffefffff
 8002214:	ff9fffff 	.word	0xff9fffff
 8002218:	fff7ffff 	.word	0xfff7ffff

0800221c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af02      	add	r7, sp, #8
 8002222:	6078      	str	r0, [r7, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	66da      	str	r2, [r3, #108]	; 0x6c

#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800222e:	f7fe f833 	bl	8000298 <HAL_GetTick>
 8002232:	0003      	movs	r3, r0
 8002234:	60fb      	str	r3, [r7, #12]

  /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
     Bits are defined for some specific devices, and are available only for UART instances supporting WakeUp from Stop Mode feature. 
  */
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a1f      	ldr	r2, [pc, #124]	; (80022b8 <UART_CheckIdleState+0x9c>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d129      	bne.n	8002294 <UART_CheckIdleState+0x78>
  {
    /* Check if the Transmitter is enabled */
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2208      	movs	r2, #8
 8002248:	4013      	ands	r3, r2
 800224a:	2b08      	cmp	r3, #8
 800224c:	d10d      	bne.n	800226a <UART_CheckIdleState+0x4e>
    {
      /* Wait until TEACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	0399      	lsls	r1, r3, #14
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4b19      	ldr	r3, [pc, #100]	; (80022bc <UART_CheckIdleState+0xa0>)
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	0013      	movs	r3, r2
 800225c:	2200      	movs	r2, #0
 800225e:	f000 f82f 	bl	80022c0 <UART_WaitOnFlagUntilTimeout>
 8002262:	1e03      	subs	r3, r0, #0
 8002264:	d001      	beq.n	800226a <UART_CheckIdleState+0x4e>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e021      	b.n	80022ae <UART_CheckIdleState+0x92>
      }
    }

    /* Check if the Receiver is enabled */
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2204      	movs	r2, #4
 8002272:	4013      	ands	r3, r2
 8002274:	2b04      	cmp	r3, #4
 8002276:	d10d      	bne.n	8002294 <UART_CheckIdleState+0x78>
    {
      /* Wait until REACK flag is set */
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	2380      	movs	r3, #128	; 0x80
 800227c:	03d9      	lsls	r1, r3, #15
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <UART_CheckIdleState+0xa0>)
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	0013      	movs	r3, r2
 8002286:	2200      	movs	r2, #0
 8002288:	f000 f81a 	bl	80022c0 <UART_WaitOnFlagUntilTimeout>
 800228c:	1e03      	subs	r3, r0, #0
 800228e:	d001      	beq.n	8002294 <UART_CheckIdleState+0x78>
      {
        /* Timeout occurred */
        return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e00c      	b.n	80022ae <UART_CheckIdleState+0x92>
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2269      	movs	r2, #105	; 0x69
 8002298:	2120      	movs	r1, #32
 800229a:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	226a      	movs	r2, #106	; 0x6a
 80022a0:	2120      	movs	r1, #32
 80022a2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2268      	movs	r2, #104	; 0x68
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	0018      	movs	r0, r3
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b004      	add	sp, #16
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	40013800 	.word	0x40013800
 80022bc:	01ffffff 	.word	0x01ffffff

080022c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	603b      	str	r3, [r7, #0]
 80022cc:	1dfb      	adds	r3, r7, #7
 80022ce:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022d0:	e02b      	b.n	800232a <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	3301      	adds	r3, #1
 80022d6:	d028      	beq.n	800232a <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d007      	beq.n	80022ee <UART_WaitOnFlagUntilTimeout+0x2e>
 80022de:	f7fd ffdb 	bl	8000298 <HAL_GetTick>
 80022e2:	0002      	movs	r2, r0
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d21d      	bcs.n	800232a <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4916      	ldr	r1, [pc, #88]	; (8002354 <UART_WaitOnFlagUntilTimeout+0x94>)
 80022fa:	400a      	ands	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2101      	movs	r1, #1
 800230a:	438a      	bics	r2, r1
 800230c:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2269      	movs	r2, #105	; 0x69
 8002312:	2120      	movs	r1, #32
 8002314:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	226a      	movs	r2, #106	; 0x6a
 800231a:	2120      	movs	r1, #32
 800231c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2268      	movs	r2, #104	; 0x68
 8002322:	2100      	movs	r1, #0
 8002324:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e00f      	b.n	800234a <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	68ba      	ldr	r2, [r7, #8]
 8002332:	4013      	ands	r3, r2
 8002334:	68ba      	ldr	r2, [r7, #8]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	425a      	negs	r2, r3
 800233a:	4153      	adcs	r3, r2
 800233c:	b2db      	uxtb	r3, r3
 800233e:	001a      	movs	r2, r3
 8002340:	1dfb      	adds	r3, r7, #7
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	429a      	cmp	r2, r3
 8002346:	d0c4      	beq.n	80022d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	0018      	movs	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	b004      	add	sp, #16
 8002350:	bd80      	pop	{r7, pc}
 8002352:	46c0      	nop			; (mov r8, r8)
 8002354:	fffffe5f 	.word	0xfffffe5f

08002358 <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b084      	sub	sp, #16
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 8002360:	4b11      	ldr	r3, [pc, #68]	; (80023a8 <TSL_Init+0x50>)
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	605a      	str	r2, [r3, #4]

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8002366:	4b11      	ldr	r3, [pc, #68]	; (80023ac <TSL_Init+0x54>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4911      	ldr	r1, [pc, #68]	; (80023b0 <TSL_Init+0x58>)
 800236c:	0018      	movs	r0, r3
 800236e:	f7fd fecb 	bl	8000108 <__udivsi3>
 8002372:	0003      	movs	r3, r0
 8002374:	001a      	movs	r2, r3
 8002376:	0013      	movs	r3, r2
 8002378:	015b      	lsls	r3, r3, #5
 800237a:	1a9b      	subs	r3, r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	189b      	adds	r3, r3, r2
 8002380:	00db      	lsls	r3, r3, #3
 8002382:	2148      	movs	r1, #72	; 0x48
 8002384:	0018      	movs	r0, r3
 8002386:	f7fd febf 	bl	8000108 <__udivsi3>
 800238a:	0003      	movs	r3, r0
 800238c:	001a      	movs	r2, r3
 800238e:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <TSL_Init+0x50>)
 8002390:	611a      	str	r2, [r3, #16]
  // Note: The timing configuration (Systick) must be done in the user code.

  // Initialization of the acquisition module
#ifdef __TSL_ACQ_TSC_H
  // Note: The TSC peripheral initialization must be done in the user code.
  retval = TSL_STATUS_OK;
 8002392:	210f      	movs	r1, #15
 8002394:	187b      	adds	r3, r7, r1
 8002396:	2200      	movs	r2, #0
 8002398:	701a      	strb	r2, [r3, #0]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
 800239a:	187b      	adds	r3, r7, r1
 800239c:	781b      	ldrb	r3, [r3, #0]
}
 800239e:	0018      	movs	r0, r3
 80023a0:	46bd      	mov	sp, r7
 80023a2:	b004      	add	sp, #16
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	46c0      	nop			; (mov r8, r8)
 80023a8:	20000078 	.word	0x20000078
 80023ac:	20000000 	.word	0x20000000
 80023b0:	000f4240 	.word	0x000f4240

080023b4 <TSL_acq_BankGetResult>:
  * @param[in]  mfilter Pointer to the Measure filter function
  * @param[in]  dfilter Pointer to the Delta filter function
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankGetResult(TSL_tIndex_T idx_bk, TSL_pFuncMeasFilter_T mfilter, TSL_pFuncDeltaFilter_T dfilter)
{
 80023b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023b6:	b08b      	sub	sp, #44	; 0x2c
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	240f      	movs	r4, #15
 80023c0:	193b      	adds	r3, r7, r4
 80023c2:	1c02      	adds	r2, r0, #0
 80023c4:	701a      	strb	r2, [r3, #0]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 80023c6:	2327      	movs	r3, #39	; 0x27
 80023c8:	18fb      	adds	r3, r7, r3
 80023ca:	2200      	movs	r2, #0
 80023cc:	701a      	strb	r2, [r3, #0]
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 80023ce:	4bc1      	ldr	r3, [pc, #772]	; (80026d4 <TSL_acq_BankGetResult+0x320>)
 80023d0:	6859      	ldr	r1, [r3, #4]
 80023d2:	0020      	movs	r0, r4
 80023d4:	183b      	adds	r3, r7, r0
 80023d6:	781a      	ldrb	r2, [r3, #0]
 80023d8:	0013      	movs	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	189b      	adds	r3, r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	18cb      	adds	r3, r1, r3
 80023e2:	61bb      	str	r3, [r7, #24]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	623b      	str	r3, [r7, #32]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	61fb      	str	r3, [r7, #28]

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 80023f0:	183b      	adds	r3, r7, r0
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d901      	bls.n	80023fc <TSL_acq_BankGetResult+0x48>
  {
    return TSL_STATUS_ERROR;
 80023f8:	2302      	movs	r3, #2
 80023fa:	e167      	b.n	80026cc <TSL_acq_BankGetResult+0x318>
  }

  // For all channels in the bank copy the measure + calculate delta and store them.
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80023fc:	2326      	movs	r3, #38	; 0x26
 80023fe:	18fb      	adds	r3, r7, r3
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
 8002404:	e156      	b.n	80026b4 <TSL_acq_BankGetResult+0x300>
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;
 8002406:	2016      	movs	r0, #22
 8002408:	183b      	adds	r3, r7, r0
 800240a:	6a3a      	ldr	r2, [r7, #32]
 800240c:	8812      	ldrh	r2, [r2, #0]
 800240e:	801a      	strh	r2, [r3, #0]

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	6899      	ldr	r1, [r3, #8]
 8002414:	183b      	adds	r3, r7, r0
 8002416:	881a      	ldrh	r2, [r3, #0]
 8002418:	0013      	movs	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	189b      	adds	r3, r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	18cb      	adds	r3, r1, r3
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2218      	movs	r2, #24
 8002426:	4013      	ands	r3, r2
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b18      	cmp	r3, #24
 800242c:	d000      	beq.n	8002430 <TSL_acq_BankGetResult+0x7c>
 800242e:	e135      	b.n	800269c <TSL_acq_BankGetResult+0x2e8>
    {

      // Initialize flag to inform the Object of that a new data is ready
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	6899      	ldr	r1, [r3, #8]
 8002434:	2516      	movs	r5, #22
 8002436:	197b      	adds	r3, r7, r5
 8002438:	881a      	ldrh	r2, [r3, #0]
 800243a:	0013      	movs	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	189b      	adds	r3, r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	18cb      	adds	r3, r1, r3
 8002444:	781a      	ldrb	r2, [r3, #0]
 8002446:	2101      	movs	r1, #1
 8002448:	430a      	orrs	r2, r1
 800244a:	701a      	strb	r2, [r3, #0]

      // Get the new measure (the access is different between acquisitions)
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2624      	movs	r6, #36	; 0x24
 8002452:	19bc      	adds	r4, r7, r6
 8002454:	0018      	movs	r0, r3
 8002456:	f000 f9ed 	bl	8002834 <TSL_acq_GetMeas>
 800245a:	0003      	movs	r3, r0
 800245c:	8023      	strh	r3, [r4, #0]

      // Store last measure for the filter below
#if TSLPRM_USE_MEAS > 0
      old_meas = bank->p_chData[idx_dest].Meas;
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	6899      	ldr	r1, [r3, #8]
 8002462:	197b      	adds	r3, r7, r5
 8002464:	881a      	ldrh	r2, [r3, #0]
 8002466:	0013      	movs	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	189b      	adds	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	18ca      	adds	r2, r1, r3
 8002470:	2314      	movs	r3, #20
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	8952      	ldrh	r2, [r2, #10]
 8002476:	801a      	strh	r2, [r3, #0]
      old_meas = new_meas;
#endif

      // Store the new measure
#if TSLPRM_USE_MEAS > 0
      bank->p_chData[idx_dest].Meas = new_meas;
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	6899      	ldr	r1, [r3, #8]
 800247c:	197b      	adds	r3, r7, r5
 800247e:	881a      	ldrh	r2, [r3, #0]
 8002480:	0013      	movs	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	189b      	adds	r3, r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	18cb      	adds	r3, r1, r3
 800248a:	19ba      	adds	r2, r7, r6
 800248c:	8812      	ldrh	r2, [r2, #0]
 800248e:	815a      	strh	r2, [r3, #10]
#endif

      // Check acquisition value min/max and set acquisition status flag
      if (new_meas < TSL_Params.AcqMin)
 8002490:	4b91      	ldr	r3, [pc, #580]	; (80026d8 <TSL_acq_BankGetResult+0x324>)
 8002492:	881b      	ldrh	r3, [r3, #0]
 8002494:	19ba      	adds	r2, r7, r6
 8002496:	8812      	ldrh	r2, [r2, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d220      	bcs.n	80024de <TSL_acq_BankGetResult+0x12a>
      {
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	6899      	ldr	r1, [r3, #8]
 80024a0:	2016      	movs	r0, #22
 80024a2:	183b      	adds	r3, r7, r0
 80024a4:	881a      	ldrh	r2, [r3, #0]
 80024a6:	0013      	movs	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	189b      	adds	r3, r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	18cb      	adds	r3, r1, r3
 80024b0:	781a      	ldrb	r2, [r3, #0]
 80024b2:	2106      	movs	r1, #6
 80024b4:	438a      	bics	r2, r1
 80024b6:	1c11      	adds	r1, r2, #0
 80024b8:	2204      	movs	r2, #4
 80024ba:	430a      	orrs	r2, r1
 80024bc:	701a      	strb	r2, [r3, #0]
        bank->p_chData[idx_dest].Delta = 0;
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	6899      	ldr	r1, [r3, #8]
 80024c2:	183b      	adds	r3, r7, r0
 80024c4:	881a      	ldrh	r2, [r3, #0]
 80024c6:	0013      	movs	r3, r2
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	189b      	adds	r3, r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	18cb      	adds	r3, r1, r3
 80024d0:	2200      	movs	r2, #0
 80024d2:	811a      	strh	r2, [r3, #8]
        retval = TSL_STATUS_ERROR;
 80024d4:	2327      	movs	r3, #39	; 0x27
 80024d6:	18fb      	adds	r3, r7, r3
 80024d8:	2202      	movs	r2, #2
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	e0de      	b.n	800269c <TSL_acq_BankGetResult+0x2e8>
      }
      else
      {
        if (new_meas > TSL_Params.AcqMax)
 80024de:	4b7e      	ldr	r3, [pc, #504]	; (80026d8 <TSL_acq_BankGetResult+0x324>)
 80024e0:	885b      	ldrh	r3, [r3, #2]
 80024e2:	2224      	movs	r2, #36	; 0x24
 80024e4:	18ba      	adds	r2, r7, r2
 80024e6:	8812      	ldrh	r2, [r2, #0]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d91d      	bls.n	8002528 <TSL_acq_BankGetResult+0x174>
        {
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	6899      	ldr	r1, [r3, #8]
 80024f0:	2016      	movs	r0, #22
 80024f2:	183b      	adds	r3, r7, r0
 80024f4:	881a      	ldrh	r2, [r3, #0]
 80024f6:	0013      	movs	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	189b      	adds	r3, r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	18cb      	adds	r3, r1, r3
 8002500:	781a      	ldrb	r2, [r3, #0]
 8002502:	2106      	movs	r1, #6
 8002504:	430a      	orrs	r2, r1
 8002506:	701a      	strb	r2, [r3, #0]
          bank->p_chData[idx_dest].Delta = 0;
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6899      	ldr	r1, [r3, #8]
 800250c:	183b      	adds	r3, r7, r0
 800250e:	881a      	ldrh	r2, [r3, #0]
 8002510:	0013      	movs	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	189b      	adds	r3, r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	18cb      	adds	r3, r1, r3
 800251a:	2200      	movs	r2, #0
 800251c:	811a      	strh	r2, [r3, #8]
          retval = TSL_STATUS_ERROR;
 800251e:	2327      	movs	r3, #39	; 0x27
 8002520:	18fb      	adds	r3, r7, r3
 8002522:	2202      	movs	r2, #2
 8002524:	701a      	strb	r2, [r3, #0]
 8002526:	e0b9      	b.n	800269c <TSL_acq_BankGetResult+0x2e8>
        }
        else // The measure is OK
        {
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	6899      	ldr	r1, [r3, #8]
 800252c:	2316      	movs	r3, #22
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	881a      	ldrh	r2, [r3, #0]
 8002532:	0013      	movs	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	189b      	adds	r3, r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	18cb      	adds	r3, r1, r3
 800253c:	0018      	movs	r0, r3
 800253e:	f000 f9c2 	bl	80028c6 <TSL_acq_UseFilter>
 8002542:	1e03      	subs	r3, r0, #0
 8002544:	d100      	bne.n	8002548 <TSL_acq_BankGetResult+0x194>
 8002546:	e072      	b.n	800262e <TSL_acq_BankGetResult+0x27a>
          {
            // Apply Measure filter if it exists
            if (mfilter)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d018      	beq.n	8002580 <TSL_acq_BankGetResult+0x1cc>
            {
              new_meas = mfilter(old_meas, new_meas);
 800254e:	2524      	movs	r5, #36	; 0x24
 8002550:	197c      	adds	r4, r7, r5
 8002552:	197b      	adds	r3, r7, r5
 8002554:	8819      	ldrh	r1, [r3, #0]
 8002556:	2314      	movs	r3, #20
 8002558:	18fb      	adds	r3, r7, r3
 800255a:	881a      	ldrh	r2, [r3, #0]
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	0010      	movs	r0, r2
 8002560:	4798      	blx	r3
 8002562:	0003      	movs	r3, r0
 8002564:	8023      	strh	r3, [r4, #0]
              // Store the measure (optional - used for debug purpose)
#if TSLPRM_USE_MEAS > 0
              bank->p_chData[idx_dest].Meas = new_meas;
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	6899      	ldr	r1, [r3, #8]
 800256a:	2316      	movs	r3, #22
 800256c:	18fb      	adds	r3, r7, r3
 800256e:	881a      	ldrh	r2, [r3, #0]
 8002570:	0013      	movs	r3, r2
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	189b      	adds	r3, r3, r2
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	18cb      	adds	r3, r1, r3
 800257a:	197a      	adds	r2, r7, r5
 800257c:	8812      	ldrh	r2, [r2, #0]
 800257e:	815a      	strh	r2, [r3, #10]
#endif
            }

            // Calculate the new Delta
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	6899      	ldr	r1, [r3, #8]
 8002584:	2516      	movs	r5, #22
 8002586:	197b      	adds	r3, r7, r5
 8002588:	881a      	ldrh	r2, [r3, #0]
 800258a:	0013      	movs	r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	189b      	adds	r3, r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	18cb      	adds	r3, r1, r3
 8002594:	889a      	ldrh	r2, [r3, #4]
 8002596:	2312      	movs	r3, #18
 8002598:	18fc      	adds	r4, r7, r3
 800259a:	2324      	movs	r3, #36	; 0x24
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	0019      	movs	r1, r3
 80025a2:	0010      	movs	r0, r2
 80025a4:	f000 f962 	bl	800286c <TSL_acq_ComputeDelta>
 80025a8:	0003      	movs	r3, r0
 80025aa:	8023      	strh	r3, [r4, #0]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 80025ac:	f000 f985 	bl	80028ba <TSL_acq_CheckNoise>
 80025b0:	0003      	movs	r3, r0
 80025b2:	0018      	movs	r0, r3
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	6899      	ldr	r1, [r3, #8]
 80025b8:	197b      	adds	r3, r7, r5
 80025ba:	881a      	ldrh	r2, [r3, #0]
 80025bc:	0013      	movs	r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	189b      	adds	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	18cb      	adds	r3, r1, r3
 80025c6:	1c01      	adds	r1, r0, #0
 80025c8:	2203      	movs	r2, #3
 80025ca:	400a      	ands	r2, r1
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	2103      	movs	r1, #3
 80025d0:	400a      	ands	r2, r1
 80025d2:	1890      	adds	r0, r2, r2
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	2106      	movs	r1, #6
 80025d8:	438a      	bics	r2, r1
 80025da:	1c11      	adds	r1, r2, #0
 80025dc:	1c02      	adds	r2, r0, #0
 80025de:	430a      	orrs	r2, r1
 80025e0:	701a      	strb	r2, [r3, #0]

            // Apply Delta filter if it exists
            if (dfilter)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <TSL_acq_BankGetResult+0x25c>
            {
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	2316      	movs	r3, #22
 80025ee:	18fb      	adds	r3, r7, r3
 80025f0:	881a      	ldrh	r2, [r3, #0]
 80025f2:	0013      	movs	r3, r2
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	189b      	adds	r3, r3, r2
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	18cc      	adds	r4, r1, r3
 80025fc:	2312      	movs	r3, #18
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	2200      	movs	r2, #0
 8002602:	5e9a      	ldrsh	r2, [r3, r2]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	0010      	movs	r0, r2
 8002608:	4798      	blx	r3
 800260a:	0003      	movs	r3, r0
 800260c:	8123      	strh	r3, [r4, #8]
 800260e:	e045      	b.n	800269c <TSL_acq_BankGetResult+0x2e8>
            }
            else
            {
              bank->p_chData[idx_dest].Delta = new_delta;
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	6899      	ldr	r1, [r3, #8]
 8002614:	2316      	movs	r3, #22
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	881a      	ldrh	r2, [r3, #0]
 800261a:	0013      	movs	r3, r2
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	189b      	adds	r3, r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	18cb      	adds	r3, r1, r3
 8002624:	2212      	movs	r2, #18
 8002626:	18ba      	adds	r2, r7, r2
 8002628:	8812      	ldrh	r2, [r2, #0]
 800262a:	811a      	strh	r2, [r3, #8]
 800262c:	e036      	b.n	800269c <TSL_acq_BankGetResult+0x2e8>
            }
          }
          else
          {
            // Calculate the new Delta
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	6899      	ldr	r1, [r3, #8]
 8002632:	2516      	movs	r5, #22
 8002634:	197b      	adds	r3, r7, r5
 8002636:	881a      	ldrh	r2, [r3, #0]
 8002638:	0013      	movs	r3, r2
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	189b      	adds	r3, r3, r2
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	18cb      	adds	r3, r1, r3
 8002642:	8898      	ldrh	r0, [r3, #4]
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	6899      	ldr	r1, [r3, #8]
 8002648:	197b      	adds	r3, r7, r5
 800264a:	881a      	ldrh	r2, [r3, #0]
 800264c:	0013      	movs	r3, r2
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	189b      	adds	r3, r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	18cc      	adds	r4, r1, r3
 8002656:	2324      	movs	r3, #36	; 0x24
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	0019      	movs	r1, r3
 800265e:	f000 f905 	bl	800286c <TSL_acq_ComputeDelta>
 8002662:	0003      	movs	r3, r0
 8002664:	8123      	strh	r3, [r4, #8]

            // Check Noise (TSL_ACQ_STATUS_OK if no Noise or if Noise detection is not supported)
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8002666:	f000 f928 	bl	80028ba <TSL_acq_CheckNoise>
 800266a:	0003      	movs	r3, r0
 800266c:	0018      	movs	r0, r3
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	6899      	ldr	r1, [r3, #8]
 8002672:	197b      	adds	r3, r7, r5
 8002674:	881a      	ldrh	r2, [r3, #0]
 8002676:	0013      	movs	r3, r2
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	189b      	adds	r3, r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	18cb      	adds	r3, r1, r3
 8002680:	1c01      	adds	r1, r0, #0
 8002682:	2203      	movs	r2, #3
 8002684:	400a      	ands	r2, r1
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	2103      	movs	r1, #3
 800268a:	400a      	ands	r2, r1
 800268c:	1890      	adds	r0, r2, r2
 800268e:	781a      	ldrb	r2, [r3, #0]
 8002690:	2106      	movs	r1, #6
 8002692:	438a      	bics	r2, r1
 8002694:	1c11      	adds	r1, r2, #0
 8002696:	1c02      	adds	r2, r0, #0
 8002698:	430a      	orrs	r2, r1
 800269a:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    // Next channel
    pchDest++;
 800269c:	6a3b      	ldr	r3, [r7, #32]
 800269e:	3302      	adds	r3, #2
 80026a0:	623b      	str	r3, [r7, #32]
    pchSrc++;
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	330c      	adds	r3, #12
 80026a6:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80026a8:	2126      	movs	r1, #38	; 0x26
 80026aa:	187b      	adds	r3, r7, r1
 80026ac:	781a      	ldrb	r2, [r3, #0]
 80026ae:	187b      	adds	r3, r7, r1
 80026b0:	3201      	adds	r2, #1
 80026b2:	701a      	strb	r2, [r3, #0]
 80026b4:	2326      	movs	r3, #38	; 0x26
 80026b6:	18fb      	adds	r3, r7, r3
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	899b      	ldrh	r3, [r3, #12]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d200      	bcs.n	80026c6 <TSL_acq_BankGetResult+0x312>
 80026c4:	e69f      	b.n	8002406 <TSL_acq_BankGetResult+0x52>

  }

  return retval;
 80026c6:	2327      	movs	r3, #39	; 0x27
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	781b      	ldrb	r3, [r3, #0]
}
 80026cc:	0018      	movs	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	b00b      	add	sp, #44	; 0x2c
 80026d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026d4:	20000078 	.word	0x20000078
 80026d8:	20000038 	.word	0x20000038

080026dc <TSL_acq_BankConfig>:
  * @brief Configures a Bank.
  * @param[in] idx_bk  Index of the Bank to configure
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankConfig(TSL_tIndex_T idx_bk)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08a      	sub	sp, #40	; 0x28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	0002      	movs	r2, r0
 80026e4:	1dfb      	adds	r3, r7, #7
 80026e6:	701a      	strb	r2, [r3, #0]
  CONST TSL_Bank_T *bank;
  CONST TSL_ChannelSrc_T *pchSrc;
  CONST TSL_ChannelDest_T *pchDest;

  // Check bank index
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 80026e8:	1dfb      	adds	r3, r7, #7
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b03      	cmp	r3, #3
 80026ee:	d901      	bls.n	80026f4 <TSL_acq_BankConfig+0x18>
  {
    return TSL_STATUS_ERROR;
 80026f0:	2302      	movs	r3, #2
 80026f2:	e057      	b.n	80027a4 <TSL_acq_BankConfig+0xc8>
  }

  // Initialize bank pointers
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 80026f4:	4b2d      	ldr	r3, [pc, #180]	; (80027ac <TSL_acq_BankConfig+0xd0>)
 80026f6:	6859      	ldr	r1, [r3, #4]
 80026f8:	1dfb      	adds	r3, r7, #7
 80026fa:	781a      	ldrb	r2, [r3, #0]
 80026fc:	0013      	movs	r3, r2
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	189b      	adds	r3, r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	18cb      	adds	r3, r1, r3
 8002706:	61bb      	str	r3, [r7, #24]
  pchSrc = bank->p_chSrc;
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	623b      	str	r3, [r7, #32]
  pchDest = bank->p_chDest;
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	61fb      	str	r3, [r7, #28]
  
  // Mark the current bank processed
  TSL_Globals.This_Bank = idx_bk;
 8002714:	4b25      	ldr	r3, [pc, #148]	; (80027ac <TSL_acq_BankConfig+0xd0>)
 8002716:	1dfa      	adds	r2, r7, #7
 8002718:	7812      	ldrb	r2, [r2, #0]
 800271a:	721a      	strb	r2, [r3, #8]

  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
  // Enable the Gx_IOy used as channels (channels + shield)
  TSC->IOCCR = bank->msk_IOCCR_channels;
 800271c:	4a24      	ldr	r2, [pc, #144]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	6293      	str	r3, [r2, #40]	; 0x28
  // Enable acquisition on selected Groups
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 8002724:	4a22      	ldr	r2, [pc, #136]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	6313      	str	r3, [r2, #48]	; 0x30
  //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

  // For all channels of the bank check if they are OFF or BURST_ONLY
  // and set acquisition status flag
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800272c:	2300      	movs	r3, #0
 800272e:	627b      	str	r3, [r7, #36]	; 0x24
 8002730:	e031      	b.n	8002796 <TSL_acq_BankConfig+0xba>
  {

    // Check Object status flag
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	689a      	ldr	r2, [r3, #8]
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	0019      	movs	r1, r3
 800273c:	000b      	movs	r3, r1
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	185b      	adds	r3, r3, r1
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	18d3      	adds	r3, r2, r3
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	06db      	lsls	r3, r3, #27
 800274a:	0f9b      	lsrs	r3, r3, #30
 800274c:	b2db      	uxtb	r3, r3
 800274e:	617b      	str	r3, [r7, #20]

    if (objs != TSL_OBJ_STATUS_ON)
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	2b03      	cmp	r3, #3
 8002754:	d016      	beq.n	8002784 <TSL_acq_BankConfig+0xa8>
    {
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      // Get the Channel Group mask
      gx = pchSrc->msk_IOGCSR_group;
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	613b      	str	r3, [r7, #16]
      // Stop acquisition of the Group
      TSC->IOGCSR &= (uint32_t)~gx;
 800275c:	4b14      	ldr	r3, [pc, #80]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 800275e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	43d9      	mvns	r1, r3
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 8002766:	400a      	ands	r2, r1
 8002768:	631a      	str	r2, [r3, #48]	; 0x30
      //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

      if (objs == TSL_OBJ_STATUS_OFF)
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d109      	bne.n	8002784 <TSL_acq_BankConfig+0xa8>
      {
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        // Get the Channel IO mask
        ioy = pchSrc->msk_IOCCR_channel;
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	60fb      	str	r3, [r7, #12]
        // Stop Burst of the Channel
        TSC->IOCCR &= (uint32_t)~ioy;
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 8002778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	43d9      	mvns	r1, r3
 800277e:	4b0c      	ldr	r3, [pc, #48]	; (80027b0 <TSL_acq_BankConfig+0xd4>)
 8002780:	400a      	ands	r2, r1
 8002782:	629a      	str	r2, [r3, #40]	; 0x28
        //++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
      }
    }

    // Next channel
    pchSrc++;
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	330c      	adds	r3, #12
 8002788:	623b      	str	r3, [r7, #32]
    pchDest++;
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3302      	adds	r3, #2
 800278e:	61fb      	str	r3, [r7, #28]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	3301      	adds	r3, #1
 8002794:	627b      	str	r3, [r7, #36]	; 0x24
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	899b      	ldrh	r3, [r3, #12]
 800279a:	001a      	movs	r2, r3
 800279c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279e:	4293      	cmp	r3, r2
 80027a0:	d3c7      	bcc.n	8002732 <TSL_acq_BankConfig+0x56>
  }

  return TSL_STATUS_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	b00a      	add	sp, #40	; 0x28
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000078 	.word	0x20000078
 80027b0:	40024000 	.word	0x40024000

080027b4 <TSL_acq_BankStartAcq>:
  * @brief Start acquisition on a previously configured bank
  * @param None
  * @retval None
  */
void TSL_acq_BankStartAcq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  // Clear both EOAIC and MCEIC flags
  TSC->ICR |= 0x03;
 80027b8:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027ba:	689a      	ldr	r2, [r3, #8]
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027be:	2103      	movs	r1, #3
 80027c0:	430a      	orrs	r2, r1
 80027c2:	609a      	str	r2, [r3, #8]

  // Wait capacitors discharge
  SoftDelay(TSL_Globals.DelayDischarge);
 80027c4:	4b0a      	ldr	r3, [pc, #40]	; (80027f0 <TSL_acq_BankStartAcq+0x3c>)
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 f89a 	bl	8002902 <SoftDelay>
  // Set IO default in Input Floating
  TSC->CR |= (1 << 4);
#endif

  // Clear both EOA and MCE interrupts
  TSC->IER &= (uint32_t)(~0x03);
 80027ce:	4b07      	ldr	r3, [pc, #28]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027d4:	2103      	movs	r1, #3
 80027d6:	438a      	bics	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]

  // Start acquisition
  TSC->CR |= 0x02;
 80027da:	4b04      	ldr	r3, [pc, #16]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	4b03      	ldr	r3, [pc, #12]	; (80027ec <TSL_acq_BankStartAcq+0x38>)
 80027e0:	2102      	movs	r1, #2
 80027e2:	430a      	orrs	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]
}
 80027e6:	46c0      	nop			; (mov r8, r8)
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40024000 	.word	0x40024000
 80027f0:	20000078 	.word	0x20000078

080027f4 <TSL_acq_BankWaitEOC>:
  * @brief Wait end of acquisition
  * @param None
  * @retval Status
  */
TSL_Status_enum_T TSL_acq_BankWaitEOC(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 80027fa:	1dfb      	adds	r3, r7, #7
 80027fc:	2201      	movs	r2, #1
 80027fe:	701a      	strb	r2, [r3, #0]

  // Check EOAF flag
  if (TSC->ISR & 0x01)
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <TSL_acq_BankWaitEOC+0x3c>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	2201      	movs	r2, #1
 8002806:	4013      	ands	r3, r2
 8002808:	d00b      	beq.n	8002822 <TSL_acq_BankWaitEOC+0x2e>
    // Set IO default in Output PP Low to discharge all capacitors
    TSC->CR &= (uint32_t)(~(1 << 4));
#endif

    // Check MCEF flag
    if (TSC->ISR & 0x02)
 800280a:	4b09      	ldr	r3, [pc, #36]	; (8002830 <TSL_acq_BankWaitEOC+0x3c>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	2202      	movs	r2, #2
 8002810:	4013      	ands	r3, r2
 8002812:	d003      	beq.n	800281c <TSL_acq_BankWaitEOC+0x28>
    {
      retval = TSL_STATUS_ERROR;
 8002814:	1dfb      	adds	r3, r7, #7
 8002816:	2202      	movs	r2, #2
 8002818:	701a      	strb	r2, [r3, #0]
 800281a:	e002      	b.n	8002822 <TSL_acq_BankWaitEOC+0x2e>
    }
    else
    {
      retval = TSL_STATUS_OK;
 800281c:	1dfb      	adds	r3, r7, #7
 800281e:	2200      	movs	r2, #0
 8002820:	701a      	strb	r2, [r3, #0]
    }
  }

  return retval;
 8002822:	1dfb      	adds	r3, r7, #7
 8002824:	781b      	ldrb	r3, [r3, #0]
}
 8002826:	0018      	movs	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	b002      	add	sp, #8
 800282c:	bd80      	pop	{r7, pc}
 800282e:	46c0      	nop			; (mov r8, r8)
 8002830:	40024000 	.word	0x40024000

08002834 <TSL_acq_GetMeas>:
  * @brief Return the current measure
  * @param[in] index Index of the measure source
  * @retval Measure
  */
TSL_tMeas_T TSL_acq_GetMeas(TSL_tIndex_T index)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	0002      	movs	r2, r0
 800283c:	1dfb      	adds	r3, r7, #7
 800283e:	701a      	strb	r2, [r3, #0]
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8002840:	1dfb      	adds	r3, r7, #7
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b07      	cmp	r3, #7
 8002846:	d809      	bhi.n	800285c <TSL_acq_GetMeas+0x28>
  {
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8002848:	4a07      	ldr	r2, [pc, #28]	; (8002868 <TSL_acq_GetMeas+0x34>)
 800284a:	1dfb      	adds	r3, r7, #7
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	330c      	adds	r3, #12
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	18d3      	adds	r3, r2, r3
 8002854:	3304      	adds	r3, #4
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	b29b      	uxth	r3, r3
 800285a:	e000      	b.n	800285e <TSL_acq_GetMeas+0x2a>
  }
  else
  {
    return((TSL_tMeas_T)0);
 800285c:	2300      	movs	r3, #0
  }
}
 800285e:	0018      	movs	r0, r3
 8002860:	46bd      	mov	sp, r7
 8002862:	b002      	add	sp, #8
 8002864:	bd80      	pop	{r7, pc}
 8002866:	46c0      	nop			; (mov r8, r8)
 8002868:	40024000 	.word	0x40024000

0800286c <TSL_acq_ComputeDelta>:
  * @param[in] ref Reference value
  * @param[in] meas Last Measurement value
  * @retval Delta value
  */
TSL_tDelta_T TSL_acq_ComputeDelta(TSL_tRef_T ref, TSL_tMeas_T meas)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	0002      	movs	r2, r0
 8002874:	1dbb      	adds	r3, r7, #6
 8002876:	801a      	strh	r2, [r3, #0]
 8002878:	1d3b      	adds	r3, r7, #4
 800287a:	1c0a      	adds	r2, r1, #0
 800287c:	801a      	strh	r2, [r3, #0]
  return((TSL_tDelta_T)(ref - meas));
 800287e:	1dba      	adds	r2, r7, #6
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	8812      	ldrh	r2, [r2, #0]
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	b29b      	uxth	r3, r3
 800288a:	b21b      	sxth	r3, r3
}
 800288c:	0018      	movs	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	b002      	add	sp, #8
 8002892:	bd80      	pop	{r7, pc}

08002894 <TSL_acq_ComputeMeas>:
  * @param[in] ref Reference value
  * @param[in] delta Delta value
  * @retval Measurement value
  */
TSL_tMeas_T TSL_acq_ComputeMeas(TSL_tRef_T ref, TSL_tDelta_T delta)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
 800289a:	0002      	movs	r2, r0
 800289c:	1dbb      	adds	r3, r7, #6
 800289e:	801a      	strh	r2, [r3, #0]
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	1c0a      	adds	r2, r1, #0
 80028a4:	801a      	strh	r2, [r3, #0]
  return((TSL_tMeas_T)(ref - delta));
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	1dba      	adds	r2, r7, #6
 80028ac:	8812      	ldrh	r2, [r2, #0]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	b29b      	uxth	r3, r3
}
 80028b2:	0018      	movs	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b002      	add	sp, #8
 80028b8:	bd80      	pop	{r7, pc}

080028ba <TSL_acq_CheckNoise>:
  * @brief  Check noise (not used)
  * @param  None
  * @retval Status
  */
TSL_AcqStatus_enum_T TSL_acq_CheckNoise(void)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	af00      	add	r7, sp, #0
  return TSL_ACQ_STATUS_OK;
 80028be:	2300      	movs	r3, #0
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <TSL_acq_UseFilter>:
  * @brief Check if a filter must be used on the current channel (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if a filter can be applied
  */
TSL_Bool_enum_T TSL_acq_UseFilter(TSL_ChannelData_T *pCh)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b082      	sub	sp, #8
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  return TSL_TRUE;
 80028ce:	2301      	movs	r3, #1
}
 80028d0:	0018      	movs	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b002      	add	sp, #8
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <TSL_acq_TestReferenceOutOfRange>:
  * @brief Test if the Reference is incorrect (not used)
  * @param[in] pCh Pointer on the channel data information
  * @retval Result TRUE if the Reference is out of range
  */
TSL_Bool_enum_T TSL_acq_TestReferenceOutOfRange(TSL_ChannelData_T *pCh)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  return TSL_FALSE;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	0018      	movs	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b002      	add	sp, #8
 80028e8:	bd80      	pop	{r7, pc}

080028ea <TSL_acq_TestFirstReferenceIsValid>:
  * @param[in] pCh Pointer on the channel data information
  * @param[in] new_meas Measure of the last acquisition on this channel
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	000a      	movs	r2, r1
 80028f4:	1cbb      	adds	r3, r7, #2
 80028f6:	801a      	strh	r2, [r3, #0]
  return TSL_TRUE;
 80028f8:	2301      	movs	r3, #1
}
 80028fa:	0018      	movs	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b002      	add	sp, #8
 8002900:	bd80      	pop	{r7, pc}

08002902 <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 8002902:	b580      	push	{r7, lr}
 8002904:	b084      	sub	sp, #16
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	e002      	b.n	8002916 <SoftDelay+0x14>
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3b01      	subs	r3, #1
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1f9      	bne.n	8002910 <SoftDelay+0xe>
  {}
}
 800291c:	46c0      	nop			; (mov r8, r8)
 800291e:	46bd      	mov	sp, r7
 8002920:	b004      	add	sp, #16
 8002922:	bd80      	pop	{r7, pc}

08002924 <TSL_dxs_FirstObj>:
  * @brief Detection Exclusion System on the first object in detect state
  * @param[in] objgrp  Pointer to the objects group to process
  * @retval None
  */
void TSL_dxs_FirstObj(CONST TSL_ObjectGroup_T *objgrp)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 800292c:	46c0      	nop			; (mov r8, r8)
 800292e:	46bd      	mov	sp, r7
 8002930:	b002      	add	sp, #8
 8002932:	bd80      	pop	{r7, pc}

08002934 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	0008      	movs	r0, r1
 800293e:	0011      	movs	r1, r2
 8002940:	1cbb      	adds	r3, r7, #2
 8002942:	1c02      	adds	r2, r0, #0
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	003b      	movs	r3, r7
 8002948:	1c0a      	adds	r2, r1, #0
 800294a:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_obj; // Index of current object
  TSL_tIndex_T idx_ch; // Index of current channel
  TSL_tDelta_T ldelta = 0; // Temporary delta
 800294c:	230a      	movs	r3, #10
 800294e:	18fb      	adds	r3, r7, r3
 8002950:	2200      	movs	r2, #0
 8002952:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8002954:	231c      	movs	r3, #28
 8002956:	18fb      	adds	r3, r7, r3
 8002958:	2201      	movs	r2, #1
 800295a:	801a      	strh	r2, [r3, #0]
  TSL_tDelta_T ECS_Fast_Direction = 0;
 800295c:	231a      	movs	r3, #26
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	2200      	movs	r2, #0
 8002962:	801a      	strh	r2, [r3, #0]
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
 8002964:	2312      	movs	r3, #18
 8002966:	18fb      	adds	r3, r7, r3
 8002968:	1cba      	adds	r2, r7, #2
 800296a:	8812      	ldrh	r2, [r2, #0]
 800296c:	801a      	strh	r2, [r3, #0]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 800296e:	2310      	movs	r3, #16
 8002970:	18fb      	adds	r3, r7, r3
 8002972:	2200      	movs	r2, #0
 8002974:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	60fb      	str	r3, [r7, #12]

  // Check parameters
  if (k_slow > 255) k_slow = 255;
 800297a:	1cbb      	adds	r3, r7, #2
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	2bff      	cmp	r3, #255	; 0xff
 8002980:	d902      	bls.n	8002988 <TSL_ecs_CalcK+0x54>
 8002982:	1cbb      	adds	r3, r7, #2
 8002984:	22ff      	movs	r2, #255	; 0xff
 8002986:	801a      	strh	r2, [r3, #0]
  if (k_fast > 255) k_fast = 255;
 8002988:	003b      	movs	r3, r7
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	2bff      	cmp	r3, #255	; 0xff
 800298e:	d902      	bls.n	8002996 <TSL_ecs_CalcK+0x62>
 8002990:	003b      	movs	r3, r7
 8002992:	22ff      	movs	r2, #255	; 0xff
 8002994:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	617b      	str	r3, [r7, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800299c:	231f      	movs	r3, #31
 800299e:	18fb      	adds	r3, r7, r3
 80029a0:	2200      	movs	r2, #0
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e079      	b.n	8002a9a <TSL_ecs_CalcK+0x166>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	0018      	movs	r0, r3
 80029aa:	f000 fa75 	bl	8002e98 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80029ae:	4b48      	ldr	r3, [pc, #288]	; (8002ad0 <TSL_ecs_CalcK+0x19c>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b10      	cmp	r3, #16
 80029b6:	d004      	beq.n	80029c2 <TSL_ecs_CalcK+0x8e>
 80029b8:	4b45      	ldr	r3, [pc, #276]	; (8002ad0 <TSL_ecs_CalcK+0x19c>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b11      	cmp	r3, #17
 80029c0:	d111      	bne.n	80029e6 <TSL_ecs_CalcK+0xb2>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80029c2:	4b43      	ldr	r3, [pc, #268]	; (8002ad0 <TSL_ecs_CalcK+0x19c>)
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d003      	beq.n	80029d6 <TSL_ecs_CalcK+0xa2>
      {
        pobj++; // Next object
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	3308      	adds	r3, #8
 80029d2:	617b      	str	r3, [r7, #20]
        continue; // Stop processing of current object
 80029d4:	e05b      	b.n	8002a8e <TSL_ecs_CalcK+0x15a>
      }
      nb_channels = 1;
 80029d6:	2310      	movs	r3, #16
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	2201      	movs	r2, #1
 80029dc:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 80029de:	4b3c      	ldr	r3, [pc, #240]	; (8002ad0 <TSL_ecs_CalcK+0x19c>)
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	60fb      	str	r3, [r7, #12]
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return 0;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <TSL_ecs_CalcK+0xbc>
 80029ec:	2300      	movs	r3, #0
 80029ee:	e06b      	b.n	8002ac8 <TSL_ecs_CalcK+0x194>

    // Check all channels of current object
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80029f0:	231e      	movs	r3, #30
 80029f2:	18fb      	adds	r3, r7, r3
 80029f4:	2200      	movs	r2, #0
 80029f6:	701a      	strb	r2, [r3, #0]
 80029f8:	e03d      	b.n	8002a76 <TSL_ecs_CalcK+0x142>
    {

      ldelta = p_Ch->Delta;
 80029fa:	210a      	movs	r1, #10
 80029fc:	187b      	adds	r3, r7, r1
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	8912      	ldrh	r2, [r2, #8]
 8002a02:	801a      	strh	r2, [r3, #0]

      // Check delta
      if (ldelta == 0) // No Fast ECS !
 8002a04:	187b      	adds	r3, r7, r1
 8002a06:	2200      	movs	r2, #0
 8002a08:	5e9b      	ldrsh	r3, [r3, r2]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d104      	bne.n	8002a18 <TSL_ecs_CalcK+0xe4>
      {
        ECS_Fast_Enable = 0;
 8002a0e:	231c      	movs	r3, #28
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	2200      	movs	r2, #0
 8002a14:	801a      	strh	r2, [r3, #0]
 8002a16:	e025      	b.n	8002a64 <TSL_ecs_CalcK+0x130>
      }
      else
      {
        if (ldelta < 0)
 8002a18:	230a      	movs	r3, #10
 8002a1a:	18fb      	adds	r3, r7, r3
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	5e9b      	ldrsh	r3, [r3, r2]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	da10      	bge.n	8002a46 <TSL_ecs_CalcK+0x112>
        {
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 8002a24:	231a      	movs	r3, #26
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	2200      	movs	r2, #0
 8002a2a:	5e9b      	ldrsh	r3, [r3, r2]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	dd04      	ble.n	8002a3a <TSL_ecs_CalcK+0x106>
          {
            ECS_Fast_Enable = 0;
 8002a30:	231c      	movs	r3, #28
 8002a32:	18fb      	adds	r3, r7, r3
 8002a34:	2200      	movs	r2, #0
 8002a36:	801a      	strh	r2, [r3, #0]
 8002a38:	e014      	b.n	8002a64 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = -1;
 8002a3a:	231a      	movs	r3, #26
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	2201      	movs	r2, #1
 8002a40:	4252      	negs	r2, r2
 8002a42:	801a      	strh	r2, [r3, #0]
 8002a44:	e00e      	b.n	8002a64 <TSL_ecs_CalcK+0x130>
          }
        }
        else
        {
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 8002a46:	231a      	movs	r3, #26
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	5e9b      	ldrsh	r3, [r3, r2]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	da04      	bge.n	8002a5c <TSL_ecs_CalcK+0x128>
          {
            ECS_Fast_Enable = 0;
 8002a52:	231c      	movs	r3, #28
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	2200      	movs	r2, #0
 8002a58:	801a      	strh	r2, [r3, #0]
 8002a5a:	e003      	b.n	8002a64 <TSL_ecs_CalcK+0x130>
          }
          else
          {
            ECS_Fast_Direction = 1;
 8002a5c:	231a      	movs	r3, #26
 8002a5e:	18fb      	adds	r3, r7, r3
 8002a60:	2201      	movs	r2, #1
 8002a62:	801a      	strh	r2, [r3, #0]
          }
        }
      }

      p_Ch++; // Next channel
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	330c      	adds	r3, #12
 8002a68:	60fb      	str	r3, [r7, #12]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002a6a:	211e      	movs	r1, #30
 8002a6c:	187b      	adds	r3, r7, r1
 8002a6e:	781a      	ldrb	r2, [r3, #0]
 8002a70:	187b      	adds	r3, r7, r1
 8002a72:	3201      	adds	r2, #1
 8002a74:	701a      	strb	r2, [r3, #0]
 8002a76:	231e      	movs	r3, #30
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	2210      	movs	r2, #16
 8002a80:	18ba      	adds	r2, r7, r2
 8002a82:	8812      	ldrh	r2, [r2, #0]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d8b8      	bhi.n	80029fa <TSL_ecs_CalcK+0xc6>

    } // for all channels of current object

    pobj++; // Next object
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	3308      	adds	r3, #8
 8002a8c:	617b      	str	r3, [r7, #20]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002a8e:	211f      	movs	r1, #31
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	781a      	ldrb	r2, [r3, #0]
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	3201      	adds	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
 8002a9a:	231f      	movs	r3, #31
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	889b      	ldrh	r3, [r3, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d200      	bcs.n	8002aac <TSL_ecs_CalcK+0x178>
 8002aaa:	e77c      	b.n	80029a6 <TSL_ecs_CalcK+0x72>

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 8002aac:	231c      	movs	r3, #28
 8002aae:	18fb      	adds	r3, r7, r3
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	5e9b      	ldrsh	r3, [r3, r2]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d004      	beq.n	8002ac2 <TSL_ecs_CalcK+0x18e>
  {
    retval = k_fast;
 8002ab8:	2312      	movs	r3, #18
 8002aba:	18fb      	adds	r3, r7, r3
 8002abc:	003a      	movs	r2, r7
 8002abe:	8812      	ldrh	r2, [r2, #0]
 8002ac0:	801a      	strh	r2, [r3, #0]
  }

  return retval;
 8002ac2:	2312      	movs	r3, #18
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	881b      	ldrh	r3, [r3, #0]
}
 8002ac8:	0018      	movs	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b008      	add	sp, #32
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000078 	.word	0x20000078

08002ad4 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	; 0x28
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	000a      	movs	r2, r1
 8002ade:	1cbb      	adds	r3, r7, #2
 8002ae0:	801a      	strh	r2, [r3, #0]
  TSL_tIndex_T idx_ch; // Index of current channel
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8002ae2:	231e      	movs	r3, #30
 8002ae4:	18fb      	adds	r3, r7, r3
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	801a      	strh	r2, [r3, #0]
  TSL_ChannelData_T *p_Ch = 0;
 8002aea:	2300      	movs	r3, #0
 8002aec:	61bb      	str	r3, [r7, #24]
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]

  // Check parameter
  if (Kcoeff > 255) Kcoeff = 255;
 8002af2:	1cbb      	adds	r3, r7, #2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	2bff      	cmp	r3, #255	; 0xff
 8002af8:	d902      	bls.n	8002b00 <TSL_ecs_ProcessK+0x2c>
 8002afa:	1cbb      	adds	r3, r7, #2
 8002afc:	22ff      	movs	r2, #255	; 0xff
 8002afe:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	623b      	str	r3, [r7, #32]

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8002b06:	1cbb      	adds	r3, r7, #2
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	22ff      	movs	r2, #255	; 0xff
 8002b0c:	4053      	eors	r3, r2
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	2312      	movs	r3, #18
 8002b12:	18fb      	adds	r3, r7, r3
 8002b14:	3201      	adds	r2, #1
 8002b16:	801a      	strh	r2, [r3, #0]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002b18:	2327      	movs	r3, #39	; 0x27
 8002b1a:	18fb      	adds	r3, r7, r3
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	701a      	strb	r2, [r3, #0]
 8002b20:	e07f      	b.n	8002c22 <TSL_ecs_ProcessK+0x14e>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	0018      	movs	r0, r3
 8002b26:	f000 f9b7 	bl	8002e98 <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 8002b2a:	4b45      	ldr	r3, [pc, #276]	; (8002c40 <TSL_ecs_ProcessK+0x16c>)
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b10      	cmp	r3, #16
 8002b32:	d004      	beq.n	8002b3e <TSL_ecs_ProcessK+0x6a>
 8002b34:	4b42      	ldr	r3, [pc, #264]	; (8002c40 <TSL_ecs_ProcessK+0x16c>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	2b11      	cmp	r3, #17
 8002b3c:	d113      	bne.n	8002b66 <TSL_ecs_ProcessK+0x92>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 8002b3e:	4b40      	ldr	r3, [pc, #256]	; (8002c40 <TSL_ecs_ProcessK+0x16c>)
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d003      	beq.n	8002b52 <TSL_ecs_ProcessK+0x7e>
      {
        pobj++; // Next object
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	3308      	adds	r3, #8
 8002b4e:	623b      	str	r3, [r7, #32]
        continue; // Stop processing of current object
 8002b50:	e061      	b.n	8002c16 <TSL_ecs_ProcessK+0x142>
      }
      nb_channels = 1;
 8002b52:	231e      	movs	r3, #30
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	2201      	movs	r2, #1
 8002b58:	801a      	strh	r2, [r3, #0]
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8002b5a:	4b39      	ldr	r3, [pc, #228]	; (8002c40 <TSL_ecs_ProcessK+0x16c>)
 8002b5c:	695b      	ldr	r3, [r3, #20]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	61bb      	str	r3, [r7, #24]
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 8002b62:	4b38      	ldr	r3, [pc, #224]	; (8002c44 <TSL_ecs_ProcessK+0x170>)
 8002b64:	617b      	str	r3, [r7, #20]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d064      	beq.n	8002c36 <TSL_ecs_ProcessK+0x162>

    // Calculate the new reference + rest for all channels
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002b6c:	2326      	movs	r3, #38	; 0x26
 8002b6e:	18fb      	adds	r3, r7, r3
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
 8002b74:	e043      	b.n	8002bfe <TSL_ecs_ProcessK+0x12a>
    {
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	889a      	ldrh	r2, [r3, #4]
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	2108      	movs	r1, #8
 8002b7e:	5e5b      	ldrsh	r3, [r3, r1]
 8002b80:	0019      	movs	r1, r3
 8002b82:	0010      	movs	r0, r2
 8002b84:	f7ff fe86 	bl	8002894 <TSL_acq_ComputeMeas>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	60fb      	str	r3, [r7, #12]
      ECS_meas <<= 8;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021b      	lsls	r3, r3, #8
 8002b90:	60fb      	str	r3, [r7, #12]

      ECS_ref = (uint32_t)(p_Ch->Ref);
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	889b      	ldrh	r3, [r3, #4]
 8002b96:	60bb      	str	r3, [r7, #8]
      ECS_ref <<= 8;
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	021b      	lsls	r3, r3, #8
 8002b9c:	60bb      	str	r3, [r7, #8]
      ECS_ref += p_Ch->RefRest;
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	799b      	ldrb	r3, [r3, #6]
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	189b      	adds	r3, r3, r2
 8002ba8:	60bb      	str	r3, [r7, #8]
      ECS_ref *= Kcoeff_comp;
 8002baa:	2312      	movs	r3, #18
 8002bac:	18fb      	adds	r3, r7, r3
 8002bae:	881a      	ldrh	r2, [r3, #0]
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	4353      	muls	r3, r2
 8002bb4:	60bb      	str	r3, [r7, #8]
      ECS_ref += (Kcoeff * ECS_meas);
 8002bb6:	1cbb      	adds	r3, r7, #2
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4353      	muls	r3, r2
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	18d3      	adds	r3, r2, r3
 8002bc2:	60bb      	str	r3, [r7, #8]

      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	0a1b      	lsrs	r3, r3, #8
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	719a      	strb	r2, [r3, #6]
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	0c1b      	lsrs	r3, r3, #16
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	809a      	strh	r2, [r3, #4]

      // Go in Calibration state in the Reference is out of Range
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f7ff fe7c 	bl	80028d8 <TSL_acq_TestReferenceOutOfRange>
 8002be0:	0003      	movs	r3, r0
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d102      	bne.n	8002bec <TSL_ecs_ProcessK+0x118>
      {
        pFunc_SetStateCalibration(0);
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2000      	movs	r0, #0
 8002bea:	4798      	blx	r3
      }

      p_Ch++; // Next channel
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	330c      	adds	r3, #12
 8002bf0:	61bb      	str	r3, [r7, #24]
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 8002bf2:	2126      	movs	r1, #38	; 0x26
 8002bf4:	187b      	adds	r3, r7, r1
 8002bf6:	781a      	ldrb	r2, [r3, #0]
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	3201      	adds	r2, #1
 8002bfc:	701a      	strb	r2, [r3, #0]
 8002bfe:	2326      	movs	r3, #38	; 0x26
 8002c00:	18fb      	adds	r3, r7, r3
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	221e      	movs	r2, #30
 8002c08:	18ba      	adds	r2, r7, r2
 8002c0a:	8812      	ldrh	r2, [r2, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d8b2      	bhi.n	8002b76 <TSL_ecs_ProcessK+0xa2>
    }

    pobj++; // Next object
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	3308      	adds	r3, #8
 8002c14:	623b      	str	r3, [r7, #32]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002c16:	2127      	movs	r1, #39	; 0x27
 8002c18:	187b      	adds	r3, r7, r1
 8002c1a:	781a      	ldrb	r2, [r3, #0]
 8002c1c:	187b      	adds	r3, r7, r1
 8002c1e:	3201      	adds	r2, #1
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	2327      	movs	r3, #39	; 0x27
 8002c24:	18fb      	adds	r3, r7, r3
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	b29a      	uxth	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	889b      	ldrh	r3, [r3, #4]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d200      	bcs.n	8002c34 <TSL_ecs_ProcessK+0x160>
 8002c32:	e776      	b.n	8002b22 <TSL_ecs_ProcessK+0x4e>
 8002c34:	e000      	b.n	8002c38 <TSL_ecs_ProcessK+0x164>
    if (p_Ch == 0) return;
 8002c36:	46c0      	nop			; (mov r8, r8)

  } // for all objects

}
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b00a      	add	sp, #40	; 0x28
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	46c0      	nop			; (mov r8, r8)
 8002c40:	20000078 	.word	0x20000078
 8002c44:	080030ed 	.word	0x080030ed

08002c48 <TSL_ecs_Process>:
  * An optional delay is added after the ECS condition (all sensors in Release state) is reached.
  * @param[in] objgrp Pointer to the objects group to process
  * @retval Status
  */
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
 8002c48:	b5b0      	push	{r4, r5, r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	88db      	ldrh	r3, [r3, #6]
 8002c54:	001a      	movs	r2, r3
 8002c56:	2301      	movs	r3, #1
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d020      	beq.n	8002c9e <TSL_ecs_Process+0x56>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	88db      	ldrh	r3, [r3, #6]
 8002c60:	001a      	movs	r2, r3
 8002c62:	233e      	movs	r3, #62	; 0x3e
 8002c64:	4013      	ands	r3, r2
 8002c66:	d11a      	bne.n	8002c9e <TSL_ecs_Process+0x56>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	7a9b      	ldrb	r3, [r3, #10]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d11c      	bne.n	8002caa <TSL_ecs_Process+0x62>
    {
      disableInterrupts();
 8002c70:	4b2b      	ldr	r3, [pc, #172]	; (8002d20 <TSL_ecs_Process+0xd8>)
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	4b2a      	ldr	r3, [pc, #168]	; (8002d20 <TSL_ecs_Process+0xd8>)
 8002c76:	2102      	movs	r1, #2
 8002c78:	438a      	bics	r2, r1
 8002c7a:	601a      	str	r2, [r3, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 8002c7c:	4b29      	ldr	r3, [pc, #164]	; (8002d24 <TSL_ecs_Process+0xdc>)
 8002c7e:	881a      	ldrh	r2, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	819a      	strh	r2, [r3, #12]
      enableInterrupts();
 8002c84:	4b26      	ldr	r3, [pc, #152]	; (8002d20 <TSL_ecs_Process+0xd8>)
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	4b25      	ldr	r3, [pc, #148]	; (8002d20 <TSL_ecs_Process+0xd8>)
 8002c8a:	2102      	movs	r1, #2
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]
      objgrp->ECS_wait = 1;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	729a      	strb	r2, [r3, #10]
      objgrp->ECS_exec = 0;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	725a      	strb	r2, [r3, #9]
    if (!objgrp->ECS_wait)
 8002c9c:	e005      	b.n	8002caa <TSL_ecs_Process+0x62>
#endif
  }
  else
  {
#if TSLPRM_ECS_DELAY > 0
    objgrp->ECS_wait = 0;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	729a      	strb	r2, [r3, #10]
#endif
    objgrp->ECS_exec = 0;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	725a      	strb	r2, [r3, #9]
  }

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	7a9b      	ldrb	r3, [r3, #10]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d011      	beq.n	8002cd6 <TSL_ecs_Process+0x8e>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	7a5b      	ldrb	r3, [r3, #9]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10d      	bne.n	8002cd6 <TSL_ecs_Process+0x8e>
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	330c      	adds	r3, #12
 8002cbe:	001a      	movs	r2, r3
 8002cc0:	23fa      	movs	r3, #250	; 0xfa
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	0011      	movs	r1, r2
 8002cc6:	0018      	movs	r0, r3
 8002cc8:	f000 f92a 	bl	8002f20 <TSL_tim_CheckDelay_ms>
 8002ccc:	1e03      	subs	r3, r0, #0
 8002cce:	d102      	bne.n	8002cd6 <TSL_ecs_Process+0x8e>
    {
      objgrp->ECS_exec = 1;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	725a      	strb	r2, [r3, #9]
    }
  }
#endif

  if (objgrp->ECS_exec)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	7a5b      	ldrb	r3, [r3, #9]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d015      	beq.n	8002d0a <TSL_ecs_Process+0xc2>
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8002cde:	250c      	movs	r5, #12
 8002ce0:	197c      	adds	r4, r7, r5
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2214      	movs	r2, #20
 8002ce6:	210a      	movs	r1, #10
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f7ff fe23 	bl	8002934 <TSL_ecs_CalcK>
 8002cee:	0003      	movs	r3, r0
 8002cf0:	8023      	strh	r3, [r4, #0]
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 8002cf2:	197b      	adds	r3, r7, r5
 8002cf4:	881a      	ldrh	r2, [r3, #0]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	0011      	movs	r1, r2
 8002cfa:	0018      	movs	r0, r3
 8002cfc:	f7ff feea 	bl	8002ad4 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8002d00:	230f      	movs	r3, #15
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
 8002d08:	e003      	b.n	8002d12 <TSL_ecs_Process+0xca>
  }
  else
  {
    retval = TSL_STATUS_BUSY;
 8002d0a:	230f      	movs	r3, #15
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	2201      	movs	r2, #1
 8002d10:	701a      	strb	r2, [r3, #0]
  }

  return retval;
 8002d12:	230f      	movs	r3, #15
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	781b      	ldrb	r3, [r3, #0]
}
 8002d18:	0018      	movs	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b004      	add	sp, #16
 8002d1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d20:	e000e010 	.word	0xe000e010
 8002d24:	20000078 	.word	0x20000078

08002d28 <TSL_obj_GroupInit>:
  * @brief Initialize a group of Objects
  * @param[in] objgrp  Pointer to the group of objects
  * @retval None
  */
void TSL_obj_GroupInit(TSL_ObjectGroup_T *objgrp)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8002d30:	230e      	movs	r3, #14
 8002d32:	18fb      	adds	r3, r7, r3
 8002d34:	2200      	movs	r2, #0
 8002d36:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002d44:	2317      	movs	r3, #23
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e034      	b.n	8002db8 <TSL_obj_GroupInit+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f000 f8a1 	bl	8002e98 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	2b10      	cmp	r3, #16
 8002d5c:	d000      	beq.n	8002d60 <TSL_obj_GroupInit+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8002d5e:	e022      	b.n	8002da6 <TSL_obj_GroupInit+0x7e>
        TSL_Globals.This_TKey->p_Methods->Init();
 8002d60:	4b1e      	ldr	r3, [pc, #120]	; (8002ddc <TSL_obj_GroupInit+0xb4>)
 8002d62:	695b      	ldr	r3, [r3, #20]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 8002d6a:	4b1c      	ldr	r3, [pc, #112]	; (8002ddc <TSL_obj_GroupInit+0xb4>)
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	789b      	ldrb	r3, [r3, #2]
 8002d72:	2240      	movs	r2, #64	; 0x40
 8002d74:	4013      	ands	r3, r2
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <TSL_obj_GroupInit+0x5a>
          objgrp->Change = TSL_STATE_CHANGED;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Globals.This_TKey->p_SM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8002d82:	4b16      	ldr	r3, [pc, #88]	; (8002ddc <TSL_obj_GroupInit+0xb4>)
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	4b14      	ldr	r3, [pc, #80]	; (8002ddc <TSL_obj_GroupInit+0xb4>)
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	18d3      	adds	r3, r2, r3
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	b299      	uxth	r1, r3
 8002d98:	220e      	movs	r2, #14
 8002d9a:	18bb      	adds	r3, r7, r2
 8002d9c:	18ba      	adds	r2, r7, r2
 8002d9e:	8812      	ldrh	r2, [r2, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	801a      	strh	r2, [r3, #0]
        break;
 8002da4:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	3308      	adds	r3, #8
 8002daa:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002dac:	2117      	movs	r1, #23
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	781a      	ldrb	r2, [r3, #0]
 8002db2:	187b      	adds	r3, r7, r1
 8002db4:	3201      	adds	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]
 8002db8:	2317      	movs	r3, #23
 8002dba:	18fb      	adds	r3, r7, r3
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	889b      	ldrh	r3, [r3, #4]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d3c2      	bcc.n	8002d4e <TSL_obj_GroupInit+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	220e      	movs	r2, #14
 8002dcc:	18ba      	adds	r2, r7, r2
 8002dce:	8812      	ldrh	r2, [r2, #0]
 8002dd0:	80da      	strh	r2, [r3, #6]
}
 8002dd2:	46c0      	nop			; (mov r8, r8)
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	b006      	add	sp, #24
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	20000078 	.word	0x20000078

08002de0 <TSL_obj_GroupProcess>:
  * @brief Process the state machine on a group of Objects
  * @param[in] objgrp  Pointer to the group of objects to process
  * @retval None
  */
void TSL_obj_GroupProcess(TSL_ObjectGroup_T *objgrp)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  TSL_tIndex_T idx_obj;
  CONST TSL_Object_T *pobj;
  TSL_tNb_T objgrp_state_mask = 0;
 8002de8:	230e      	movs	r3, #14
 8002dea:	18fb      	adds	r3, r7, r3
 8002dec:	2200      	movs	r2, #0
 8002dee:	801a      	strh	r2, [r3, #0]

  pobj = objgrp->p_Obj; // First object in the group
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	613b      	str	r3, [r7, #16]

  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	721a      	strb	r2, [r3, #8]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002dfc:	2317      	movs	r3, #23
 8002dfe:	18fb      	adds	r3, r7, r3
 8002e00:	2200      	movs	r2, #0
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	e034      	b.n	8002e70 <TSL_obj_GroupProcess+0x90>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f000 f845 	bl	8002e98 <TSL_obj_SetGlobalObj>

    switch (pobj->Type)
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b10      	cmp	r3, #16
 8002e14:	d000      	beq.n	8002e18 <TSL_obj_GroupProcess+0x38>
        // Get object state mask from state machine in TSL_Params
        objgrp_state_mask |= TSL_Params.p_LinRotSM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
        break;
#endif
      default:
        break;
 8002e16:	e022      	b.n	8002e5e <TSL_obj_GroupProcess+0x7e>
        TSL_Globals.This_TKey->p_Methods->Process();
 8002e18:	4b1e      	ldr	r3, [pc, #120]	; (8002e94 <TSL_obj_GroupProcess+0xb4>)
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 8002e22:	4b1c      	ldr	r3, [pc, #112]	; (8002e94 <TSL_obj_GroupProcess+0xb4>)
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	789b      	ldrb	r3, [r3, #2]
 8002e2a:	2240      	movs	r2, #64	; 0x40
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d002      	beq.n	8002e3a <TSL_obj_GroupProcess+0x5a>
          objgrp->Change = TSL_STATE_CHANGED;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	721a      	strb	r2, [r3, #8]
        objgrp_state_mask |= TSL_Globals.This_TKey->p_SM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8002e3a:	4b16      	ldr	r3, [pc, #88]	; (8002e94 <TSL_obj_GroupProcess+0xb4>)
 8002e3c:	695b      	ldr	r3, [r3, #20]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	4b14      	ldr	r3, [pc, #80]	; (8002e94 <TSL_obj_GroupProcess+0xb4>)
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	18d3      	adds	r3, r2, r3
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b299      	uxth	r1, r3
 8002e50:	220e      	movs	r2, #14
 8002e52:	18bb      	adds	r3, r7, r2
 8002e54:	18ba      	adds	r2, r7, r2
 8002e56:	8812      	ldrh	r2, [r2, #0]
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	801a      	strh	r2, [r3, #0]
        break;
 8002e5c:	46c0      	nop			; (mov r8, r8)
    }

    pobj++; // Next object
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	3308      	adds	r3, #8
 8002e62:	613b      	str	r3, [r7, #16]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8002e64:	2117      	movs	r1, #23
 8002e66:	187b      	adds	r3, r7, r1
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	187b      	adds	r3, r7, r1
 8002e6c:	3201      	adds	r2, #1
 8002e6e:	701a      	strb	r2, [r3, #0]
 8002e70:	2317      	movs	r3, #23
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	889b      	ldrh	r3, [r3, #4]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d3c2      	bcc.n	8002e06 <TSL_obj_GroupProcess+0x26>
  }

  // Update the object group state mask
  objgrp->StateMask = objgrp_state_mask;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	220e      	movs	r2, #14
 8002e84:	18ba      	adds	r2, r7, r2
 8002e86:	8812      	ldrh	r2, [r2, #0]
 8002e88:	80da      	strh	r2, [r3, #6]
}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	b006      	add	sp, #24
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			; (mov r8, r8)
 8002e94:	20000078 	.word	0x20000078

08002e98 <TSL_obj_SetGlobalObj>:
  * @brief Set the global object variable
  * @param[in] pobj  Pointer to the object to process
  * @retval None
  */
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]

  TSL_Globals.This_Obj = pobj;
 8002ea0:	4b08      	ldr	r3, [pc, #32]	; (8002ec4 <TSL_obj_SetGlobalObj+0x2c>)
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	60da      	str	r2, [r3, #12]

  switch (pobj->Type)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	3b10      	subs	r3, #16
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d804      	bhi.n	8002eba <TSL_obj_SetGlobalObj+0x22>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	4b03      	ldr	r3, [pc, #12]	; (8002ec4 <TSL_obj_SetGlobalObj+0x2c>)
 8002eb6:	615a      	str	r2, [r3, #20]
      break;
 8002eb8:	e000      	b.n	8002ebc <TSL_obj_SetGlobalObj+0x24>
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
      break;
#endif
    default:
      break;
 8002eba:	46c0      	nop			; (mov r8, r8)
  }
}
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b002      	add	sp, #8
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000078 	.word	0x20000078

08002ec8 <TSL_tim_ProcessIT>:
  * @brief  Management of the timing module interrupt service routine.
  * @param  None
  * @retval None
  */
void TSL_tim_ProcessIT(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 8002ecc:	4b11      	ldr	r3, [pc, #68]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002ece:	881b      	ldrh	r3, [r3, #0]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	4b0f      	ldr	r3, [pc, #60]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002ed6:	801a      	strh	r2, [r3, #0]

  // Check if 1 second has elapsed
  count_1s++;
 8002ed8:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <TSL_tim_ProcessIT+0x50>)
 8002eda:	881b      	ldrh	r3, [r3, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	b29a      	uxth	r2, r3
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <TSL_tim_ProcessIT+0x50>)
 8002ee2:	801a      	strh	r2, [r3, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <TSL_tim_ProcessIT+0x50>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	4a0c      	ldr	r2, [pc, #48]	; (8002f1c <TSL_tim_ProcessIT+0x54>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d90f      	bls.n	8002f0e <TSL_tim_ProcessIT+0x46>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8002eee:	4b09      	ldr	r3, [pc, #36]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002ef0:	789b      	ldrb	r3, [r3, #2]
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	4b07      	ldr	r3, [pc, #28]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002ef8:	709a      	strb	r2, [r3, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002efc:	789b      	ldrb	r3, [r3, #2]
 8002efe:	2b3f      	cmp	r3, #63	; 0x3f
 8002f00:	d902      	bls.n	8002f08 <TSL_tim_ProcessIT+0x40>
    {
      TSL_Globals.Tick_sec = 0;
 8002f02:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <TSL_tim_ProcessIT+0x4c>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	709a      	strb	r2, [r3, #2]
    }
    count_1s = 0;
 8002f08:	4b03      	ldr	r3, [pc, #12]	; (8002f18 <TSL_tim_ProcessIT+0x50>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	801a      	strh	r2, [r3, #0]
  }
}
 8002f0e:	46c0      	nop			; (mov r8, r8)
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000078 	.word	0x20000078
 8002f18:	20000064 	.word	0x20000064
 8002f1c:	000003e7 	.word	0x000003e7

08002f20 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	0002      	movs	r2, r0
 8002f28:	6039      	str	r1, [r7, #0]
 8002f2a:	1dbb      	adds	r3, r7, #6
 8002f2c:	801a      	strh	r2, [r3, #0]
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8002f2e:	4b29      	ldr	r3, [pc, #164]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	4b28      	ldr	r3, [pc, #160]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f34:	2102      	movs	r1, #2
 8002f36:	438a      	bics	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;
 8002f3a:	230c      	movs	r3, #12
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	4a26      	ldr	r2, [pc, #152]	; (8002fd8 <TSL_tim_CheckDelay_ms+0xb8>)
 8002f40:	8812      	ldrh	r2, [r2, #0]
 8002f42:	801a      	strh	r2, [r3, #0]

  if (delay_ms == 0)
 8002f44:	1dbb      	adds	r3, r7, #6
 8002f46:	881b      	ldrh	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d107      	bne.n	8002f5c <TSL_tim_CheckDelay_ms+0x3c>
  {
    enableInterrupts();
 8002f4c:	4b21      	ldr	r3, [pc, #132]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002f52:	2102      	movs	r1, #2
 8002f54:	430a      	orrs	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e037      	b.n	8002fcc <TSL_tim_CheckDelay_ms+0xac>
  }

  // Counter Roll-over management
  if (tick >= *last_tick)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	220c      	movs	r2, #12
 8002f64:	18ba      	adds	r2, r7, r2
 8002f66:	8812      	ldrh	r2, [r2, #0]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d30a      	bcc.n	8002f82 <TSL_tim_CheckDelay_ms+0x62>
  {
    diff = tick - *last_tick;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	881b      	ldrh	r3, [r3, #0]
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	230e      	movs	r3, #14
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	210c      	movs	r1, #12
 8002f78:	1879      	adds	r1, r7, r1
 8002f7a:	8809      	ldrh	r1, [r1, #0]
 8002f7c:	1a8a      	subs	r2, r1, r2
 8002f7e:	801a      	strh	r2, [r3, #0]
 8002f80:	e009      	b.n	8002f96 <TSL_tim_CheckDelay_ms+0x76>
  }
  else
  {
    diff = (0xFFFF - *last_tick) + tick + 1;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	881b      	ldrh	r3, [r3, #0]
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	230e      	movs	r3, #14
 8002f8a:	18fb      	adds	r3, r7, r3
 8002f8c:	210c      	movs	r1, #12
 8002f8e:	1879      	adds	r1, r7, r1
 8002f90:	8809      	ldrh	r1, [r1, #0]
 8002f92:	1a8a      	subs	r2, r1, r2
 8002f94:	801a      	strh	r2, [r3, #0]
#endif
#if (TSLPRM_TICK_FREQ == 500)
  if (diff >= (TSL_tTick_ms_T)(delay_ms >> 1)) // Divide by 2 for 2ms tick
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 8002f96:	230e      	movs	r3, #14
 8002f98:	18fa      	adds	r2, r7, r3
 8002f9a:	1dbb      	adds	r3, r7, #6
 8002f9c:	8812      	ldrh	r2, [r2, #0]
 8002f9e:	881b      	ldrh	r3, [r3, #0]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d30c      	bcc.n	8002fbe <TSL_tim_CheckDelay_ms+0x9e>
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
#endif
  {
    // Save current time
    *last_tick = tick;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	220c      	movs	r2, #12
 8002fa8:	18ba      	adds	r2, r7, r2
 8002faa:	8812      	ldrh	r2, [r2, #0]
 8002fac:	801a      	strh	r2, [r3, #0]
    enableInterrupts();
 8002fae:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	e006      	b.n	8002fcc <TSL_tim_CheckDelay_ms+0xac>
  }

  enableInterrupts();
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <TSL_tim_CheckDelay_ms+0xb4>)
 8002fc4:	2102      	movs	r1, #2
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8002fca:	2301      	movs	r3, #1

}
 8002fcc:	0018      	movs	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	b004      	add	sp, #16
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	e000e010 	.word	0xe000e010
 8002fd8:	20000078 	.word	0x20000078

08002fdc <TSL_tkey_Init>:
  * @brief  Init parameters with default values from configuration file
  * @param  None
  * @retval None
  */
void TSL_tkey_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  // Thresholds
#if TSLPRM_USE_PROX > 0
  THIS_PROXIN_TH    = TSLPRM_TKEY_PROX_IN_TH;
 8002fe0:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <TSL_tkey_Init+0x74>)
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	220a      	movs	r2, #10
 8002fe8:	701a      	strb	r2, [r3, #0]
  THIS_PROXOUT_TH   = TSLPRM_TKEY_PROX_OUT_TH;
 8002fea:	4b19      	ldr	r3, [pc, #100]	; (8003050 <TSL_tkey_Init+0x74>)
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2205      	movs	r2, #5
 8002ff2:	705a      	strb	r2, [r3, #1]
#endif
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8002ff4:	4b16      	ldr	r3, [pc, #88]	; (8003050 <TSL_tkey_Init+0x74>)
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2278      	movs	r2, #120	; 0x78
 8002ffc:	709a      	strb	r2, [r3, #2]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 8002ffe:	4b14      	ldr	r3, [pc, #80]	; (8003050 <TSL_tkey_Init+0x74>)
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	226e      	movs	r2, #110	; 0x6e
 8003006:	70da      	strb	r2, [r3, #3]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8003008:	4b11      	ldr	r3, [pc, #68]	; (8003050 <TSL_tkey_Init+0x74>)
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2278      	movs	r2, #120	; 0x78
 8003010:	711a      	strb	r2, [r3, #4]

  // Debounce counters
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8003012:	4b0f      	ldr	r3, [pc, #60]	; (8003050 <TSL_tkey_Init+0x74>)
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2203      	movs	r2, #3
 800301a:	715a      	strb	r2, [r3, #5]
#if TSLPRM_USE_PROX > 0
  THIS_COUNTER_DEB_PROX    = TSLPRM_DEBOUNCE_PROX;
 800301c:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <TSL_tkey_Init+0x74>)
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2202      	movs	r2, #2
 8003024:	719a      	strb	r2, [r3, #6]
#endif
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8003026:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <TSL_tkey_Init+0x74>)
 8003028:	695b      	ldr	r3, [r3, #20]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2202      	movs	r2, #2
 800302e:	71da      	strb	r2, [r3, #7]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8003030:	4b07      	ldr	r3, [pc, #28]	; (8003050 <TSL_tkey_Init+0x74>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	721a      	strb	r2, [r3, #8]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 800303a:	4b05      	ldr	r3, [pc, #20]	; (8003050 <TSL_tkey_Init+0x74>)
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	2203      	movs	r2, #3
 8003042:	725a      	strb	r2, [r3, #9]

  // Initial state
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8003044:	2000      	movs	r0, #0
 8003046:	f000 f851 	bl	80030ec <TSL_tkey_SetStateCalibration>
}
 800304a:	46c0      	nop			; (mov r8, r8)
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	20000078 	.word	0x20000078

08003054 <TSL_tkey_Process>:
  * @brief  Process the State Machine
  * @param  None
  * @retval None
  */
void TSL_tkey_Process(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b082      	sub	sp, #8
 8003058:	af00      	add	r7, sp, #0
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 800305a:	4b23      	ldr	r3, [pc, #140]	; (80030e8 <TSL_tkey_Process+0x94>)
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	2201      	movs	r2, #1
 8003064:	4013      	ands	r3, r2
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	d105      	bne.n	8003078 <TSL_tkey_Process+0x24>
 800306c:	4b1e      	ldr	r3, [pc, #120]	; (80030e8 <TSL_tkey_Process+0x94>)
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2b13      	cmp	r3, #19
 8003076:	d133      	bne.n	80030e0 <TSL_tkey_Process+0x8c>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8003078:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <TSL_tkey_Process+0x94>)
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	781a      	ldrb	r2, [r3, #0]
 8003080:	2101      	movs	r1, #1
 8003082:	438a      	bics	r2, r1
 8003084:	701a      	strb	r2, [r3, #0]

    prev_state_id = THIS_STATEID;
 8003086:	4b18      	ldr	r3, [pc, #96]	; (80030e8 <TSL_tkey_Process+0x94>)
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	7812      	ldrb	r2, [r2, #0]
 8003090:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 8003092:	4b15      	ldr	r3, [pc, #84]	; (80030e8 <TSL_tkey_Process+0x94>)
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b10      	cmp	r3, #16
 800309a:	d10a      	bne.n	80030b2 <TSL_tkey_Process+0x5e>
    {
      // Launch the TKey state function
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <TSL_tkey_Process+0x94>)
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	4b11      	ldr	r3, [pc, #68]	; (80030e8 <TSL_tkey_Process+0x94>)
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	18d3      	adds	r3, r2, r3
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	4798      	blx	r3
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 80030b2:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <TSL_tkey_Process+0x94>)
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	1dfa      	adds	r2, r7, #7
 80030bc:	7812      	ldrb	r2, [r2, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d107      	bne.n	80030d2 <TSL_tkey_Process+0x7e>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 80030c2:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <TSL_tkey_Process+0x94>)
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	789a      	ldrb	r2, [r3, #2]
 80030ca:	2140      	movs	r1, #64	; 0x40
 80030cc:	438a      	bics	r2, r1
 80030ce:	709a      	strb	r2, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 80030d0:	e006      	b.n	80030e0 <TSL_tkey_Process+0x8c>
      THIS_CHANGE = TSL_STATE_CHANGED;
 80030d2:	4b05      	ldr	r3, [pc, #20]	; (80030e8 <TSL_tkey_Process+0x94>)
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	789a      	ldrb	r2, [r3, #2]
 80030da:	2140      	movs	r1, #64	; 0x40
 80030dc:	430a      	orrs	r2, r1
 80030de:	709a      	strb	r2, [r3, #2]
}
 80030e0:	46c0      	nop			; (mov r8, r8)
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b002      	add	sp, #8
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000078 	.word	0x20000078

080030ec <TSL_tkey_SetStateCalibration>:
  * @brief  Go in Calibration state
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	0002      	movs	r2, r0
 80030f4:	1dfb      	adds	r3, r7, #7
 80030f6:	701a      	strb	r2, [r3, #0]
  THIS_STATEID = TSL_STATEID_CALIB;
 80030f8:	4b1e      	ldr	r3, [pc, #120]	; (8003174 <TSL_tkey_SetStateCalibration+0x88>)
 80030fa:	695b      	ldr	r3, [r3, #20]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8003102:	4b1c      	ldr	r3, [pc, #112]	; (8003174 <TSL_tkey_SetStateCalibration+0x88>)
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	789a      	ldrb	r2, [r3, #2]
 800310a:	2140      	movs	r1, #64	; 0x40
 800310c:	430a      	orrs	r2, r1
 800310e:	709a      	strb	r2, [r3, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8003110:	4b18      	ldr	r3, [pc, #96]	; (8003174 <TSL_tkey_SetStateCalibration+0x88>)
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	2118      	movs	r1, #24
 800311a:	430a      	orrs	r2, r1
 800311c:	701a      	strb	r2, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 800311e:	4b16      	ldr	r3, [pc, #88]	; (8003178 <TSL_tkey_SetStateCalibration+0x8c>)
 8003120:	889b      	ldrh	r3, [r3, #4]
 8003122:	2b04      	cmp	r3, #4
 8003124:	d002      	beq.n	800312c <TSL_tkey_SetStateCalibration+0x40>
 8003126:	2b10      	cmp	r3, #16
 8003128:	d004      	beq.n	8003134 <TSL_tkey_SetStateCalibration+0x48>
 800312a:	e007      	b.n	800313c <TSL_tkey_SetStateCalibration+0x50>
  {
    case 4:
      CalibDiv = 2;
 800312c:	4b13      	ldr	r3, [pc, #76]	; (800317c <TSL_tkey_SetStateCalibration+0x90>)
 800312e:	2202      	movs	r2, #2
 8003130:	801a      	strh	r2, [r3, #0]
      break;
 8003132:	e00a      	b.n	800314a <TSL_tkey_SetStateCalibration+0x5e>
    case 16:
      CalibDiv = 4;
 8003134:	4b11      	ldr	r3, [pc, #68]	; (800317c <TSL_tkey_SetStateCalibration+0x90>)
 8003136:	2204      	movs	r2, #4
 8003138:	801a      	strh	r2, [r3, #0]
      break;
 800313a:	e006      	b.n	800314a <TSL_tkey_SetStateCalibration+0x5e>
    default:
      TSL_Params.NbCalibSamples =  8;
 800313c:	4b0e      	ldr	r3, [pc, #56]	; (8003178 <TSL_tkey_SetStateCalibration+0x8c>)
 800313e:	2208      	movs	r2, #8
 8003140:	809a      	strh	r2, [r3, #4]
      CalibDiv = 3;
 8003142:	4b0e      	ldr	r3, [pc, #56]	; (800317c <TSL_tkey_SetStateCalibration+0x90>)
 8003144:	2203      	movs	r2, #3
 8003146:	801a      	strh	r2, [r3, #0]
      break;
 8003148:	46c0      	nop			; (mov r8, r8)
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 800314a:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <TSL_tkey_SetStateCalibration+0x8c>)
 800314c:	889b      	ldrh	r3, [r3, #4]
 800314e:	b2d9      	uxtb	r1, r3
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <TSL_tkey_SetStateCalibration+0x88>)
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	1dfa      	adds	r2, r7, #7
 8003158:	7812      	ldrb	r2, [r2, #0]
 800315a:	188a      	adds	r2, r1, r2
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	705a      	strb	r2, [r3, #1]
  THIS_REF = 0;
 8003160:	4b04      	ldr	r3, [pc, #16]	; (8003174 <TSL_tkey_SetStateCalibration+0x88>)
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	2200      	movs	r2, #0
 8003168:	809a      	strh	r2, [r3, #4]
}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	46bd      	mov	sp, r7
 800316e:	b002      	add	sp, #8
 8003170:	bd80      	pop	{r7, pc}
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	20000078 	.word	0x20000078
 8003178:	20000038 	.word	0x20000038
 800317c:	20000066 	.word	0x20000066

08003180 <TSL_tkey_GetStateMask>:
  * @brief  Return the current state mask
  * @param  None
  * @retval State mask
  */
TSL_StateMask_enum_T TSL_tkey_GetStateMask(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8003186:	1dfb      	adds	r3, r7, #7
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]

#if TSLPRM_TOTAL_TOUCHKEYS > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEY)
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <TSL_tkey_GetStateMask+0x3c>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b10      	cmp	r3, #16
 8003194:	d10b      	bne.n	80031ae <TSL_tkey_GetStateMask+0x2e>
  {
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
 8003196:	4b09      	ldr	r3, [pc, #36]	; (80031bc <TSL_tkey_GetStateMask+0x3c>)
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	68da      	ldr	r2, [r3, #12]
 800319c:	4b07      	ldr	r3, [pc, #28]	; (80031bc <TSL_tkey_GetStateMask+0x3c>)
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	18d2      	adds	r2, r2, r3
 80031a8:	1dfb      	adds	r3, r7, #7
 80031aa:	7812      	ldrb	r2, [r2, #0]
 80031ac:	701a      	strb	r2, [r3, #0]
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
  }
#endif

  return state_mask;
 80031ae:	1dfb      	adds	r3, r7, #7
 80031b0:	781b      	ldrb	r3, [r3, #0]
}
 80031b2:	0018      	movs	r0, r3
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b002      	add	sp, #8
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	46c0      	nop			; (mov r8, r8)
 80031bc:	20000078 	.word	0x20000078

080031c0 <TSL_tkey_DebReleaseProxStateProcess>:
  * @brief  Debounce Release processing (previous state = Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseProxStateProcess(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80031c4:	4b1e      	ldr	r3, [pc, #120]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	075b      	lsls	r3, r3, #29
 80031ce:	0f9b      	lsrs	r3, r3, #30
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	001a      	movs	r2, r3
 80031d4:	2302      	movs	r3, #2
 80031d6:	4013      	ands	r3, r2
 80031d8:	d005      	beq.n	80031e6 <TSL_tkey_DebReleaseProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 80031da:	4b19      	ldr	r3, [pc, #100]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2206      	movs	r2, #6
 80031e2:	701a      	strb	r2, [r3, #0]
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
      // else stay in Debounce Release
    }
  }
}
 80031e4:	e029      	b.n	800323a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
    if (THIS_DELTA > THIS_PROXOUT_TH)
 80031e6:	4b16      	ldr	r3, [pc, #88]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2208      	movs	r2, #8
 80031ee:	5e9b      	ldrsh	r3, [r3, r2]
 80031f0:	001a      	movs	r2, r3
 80031f2:	4b13      	ldr	r3, [pc, #76]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 80031f4:	695b      	ldr	r3, [r3, #20]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	785b      	ldrb	r3, [r3, #1]
 80031fa:	429a      	cmp	r2, r3
 80031fc:	dd05      	ble.n	800320a <TSL_tkey_DebReleaseProxStateProcess+0x4a>
      THIS_STATEID = TSL_STATEID_PROX; // Go back to the previous state
 80031fe:	4b10      	ldr	r3, [pc, #64]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003200:	695b      	ldr	r3, [r3, #20]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2206      	movs	r2, #6
 8003206:	701a      	strb	r2, [r3, #0]
}
 8003208:	e017      	b.n	800323a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800320a:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	785b      	ldrb	r3, [r3, #1]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d006      	beq.n	8003224 <TSL_tkey_DebReleaseProxStateProcess+0x64>
 8003216:	4b0a      	ldr	r3, [pc, #40]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	785a      	ldrb	r2, [r3, #1]
 800321e:	3a01      	subs	r2, #1
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003224:	4b06      	ldr	r3, [pc, #24]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003226:	695b      	ldr	r3, [r3, #20]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	785b      	ldrb	r3, [r3, #1]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d104      	bne.n	800323a <TSL_tkey_DebReleaseProxStateProcess+0x7a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <TSL_tkey_DebReleaseProxStateProcess+0x80>)
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2202      	movs	r2, #2
 8003238:	701a      	strb	r2, [r3, #0]
}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20000078 	.word	0x20000078

08003244 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @brief  Debounce Release processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003248:	4b27      	ldr	r3, [pc, #156]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	075b      	lsls	r3, r3, #29
 8003252:	0f9b      	lsrs	r3, r3, #30
 8003254:	b2db      	uxtb	r3, r3
 8003256:	001a      	movs	r2, r3
 8003258:	2302      	movs	r3, #2
 800325a:	4013      	ands	r3, r2
 800325c:	d005      	beq.n	800326a <TSL_tkey_DebReleaseDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT; // Go back to the previous state
 800325e:	4b22      	ldr	r3, [pc, #136]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	220a      	movs	r2, #10
 8003266:	701a      	strb	r2, [r3, #0]
 8003268:	e03b      	b.n	80032e2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 800326a:	4b1f      	ldr	r3, [pc, #124]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2208      	movs	r2, #8
 8003272:	5e9b      	ldrsh	r3, [r3, r2]
 8003274:	001a      	movs	r2, r3
 8003276:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	78db      	ldrb	r3, [r3, #3]
 800327e:	429a      	cmp	r2, r3
 8003280:	dd05      	ble.n	800328e <TSL_tkey_DebReleaseDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 8003282:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	220a      	movs	r2, #10
 800328a:	701a      	strb	r2, [r3, #0]
 800328c:	e029      	b.n	80032e2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 800328e:	4b16      	ldr	r3, [pc, #88]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2208      	movs	r2, #8
 8003296:	5e9b      	ldrsh	r3, [r3, r2]
 8003298:	001a      	movs	r2, r3
 800329a:	4b13      	ldr	r3, [pc, #76]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	785b      	ldrb	r3, [r3, #1]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	dd05      	ble.n	80032b2 <TSL_tkey_DebReleaseDetectStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80032a6:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2206      	movs	r2, #6
 80032ae:	701a      	strb	r2, [r3, #0]
        return;
 80032b0:	e017      	b.n	80032e2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80032b2:	4b0d      	ldr	r3, [pc, #52]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	785b      	ldrb	r3, [r3, #1]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d006      	beq.n	80032cc <TSL_tkey_DebReleaseDetectStateProcess+0x88>
 80032be:	4b0a      	ldr	r3, [pc, #40]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	785a      	ldrb	r2, [r3, #1]
 80032c6:	3a01      	subs	r2, #1
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80032cc:	4b06      	ldr	r3, [pc, #24]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	785b      	ldrb	r3, [r3, #1]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d104      	bne.n	80032e2 <TSL_tkey_DebReleaseDetectStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80032d8:	4b03      	ldr	r3, [pc, #12]	; (80032e8 <TSL_tkey_DebReleaseDetectStateProcess+0xa4>)
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2202      	movs	r2, #2
 80032e0:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	46c0      	nop			; (mov r8, r8)
 80032e8:	20000078 	.word	0x20000078

080032ec <TSL_tkey_DebReleaseTouchStateProcess>:
  * Same as Debounce Release Detect processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80032f0:	4b27      	ldr	r3, [pc, #156]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	075b      	lsls	r3, r3, #29
 80032fa:	0f9b      	lsrs	r3, r3, #30
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	001a      	movs	r2, r3
 8003300:	2302      	movs	r3, #2
 8003302:	4013      	ands	r3, r2
 8003304:	d005      	beq.n	8003312 <TSL_tkey_DebReleaseTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH; // Go back to the previous state
 8003306:	4b22      	ldr	r3, [pc, #136]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	220c      	movs	r2, #12
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e03b      	b.n	800338a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003312:	4b1f      	ldr	r3, [pc, #124]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2208      	movs	r2, #8
 800331a:	5e9b      	ldrsh	r3, [r3, r2]
 800331c:	001a      	movs	r2, r3
 800331e:	4b1c      	ldr	r3, [pc, #112]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	78db      	ldrb	r3, [r3, #3]
 8003326:	429a      	cmp	r2, r3
 8003328:	dd05      	ble.n	8003336 <TSL_tkey_DebReleaseTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 800332a:	4b19      	ldr	r3, [pc, #100]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	220c      	movs	r2, #12
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	e029      	b.n	800338a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
    }
    else
    {
#if TSLPRM_USE_PROX > 0
      if (THIS_DELTA > THIS_PROXOUT_TH)
 8003336:	4b16      	ldr	r3, [pc, #88]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2208      	movs	r2, #8
 800333e:	5e9b      	ldrsh	r3, [r3, r2]
 8003340:	001a      	movs	r2, r3
 8003342:	4b13      	ldr	r3, [pc, #76]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003344:	695b      	ldr	r3, [r3, #20]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	785b      	ldrb	r3, [r3, #1]
 800334a:	429a      	cmp	r2, r3
 800334c:	dd05      	ble.n	800335a <TSL_tkey_DebReleaseTouchStateProcess+0x6e>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800334e:	4b10      	ldr	r3, [pc, #64]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2206      	movs	r2, #6
 8003356:	701a      	strb	r2, [r3, #0]
        return;
 8003358:	e017      	b.n	800338a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	785b      	ldrb	r3, [r3, #1]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d006      	beq.n	8003374 <TSL_tkey_DebReleaseTouchStateProcess+0x88>
 8003366:	4b0a      	ldr	r3, [pc, #40]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	785a      	ldrb	r2, [r3, #1]
 800336e:	3a01      	subs	r2, #1
 8003370:	b2d2      	uxtb	r2, r2
 8003372:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003374:	4b06      	ldr	r3, [pc, #24]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	785b      	ldrb	r3, [r3, #1]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d104      	bne.n	800338a <TSL_tkey_DebReleaseTouchStateProcess+0x9e>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003380:	4b03      	ldr	r3, [pc, #12]	; (8003390 <TSL_tkey_DebReleaseTouchStateProcess+0xa4>)
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2202      	movs	r2, #2
 8003388:	701a      	strb	r2, [r3, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	46c0      	nop			; (mov r8, r8)
 8003390:	20000078 	.word	0x20000078

08003394 <TSL_tkey_ReleaseStateProcess>:
  * @brief  Release state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003398:	4b4b      	ldr	r3, [pc, #300]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	075b      	lsls	r3, r3, #29
 80033a2:	0f9b      	lsrs	r3, r3, #30
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	001a      	movs	r2, r3
 80033a8:	2302      	movs	r3, #2
 80033aa:	4013      	ands	r3, r2
 80033ac:	d019      	beq.n	80033e2 <TSL_tkey_ReleaseStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 80033ae:	4b46      	ldr	r3, [pc, #280]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	4b44      	ldr	r3, [pc, #272]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	7a52      	ldrb	r2, [r2, #9]
 80033bc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 80033be:	4b42      	ldr	r3, [pc, #264]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	785b      	ldrb	r3, [r3, #1]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d105      	bne.n	80033d6 <TSL_tkey_ReleaseStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 80033ca:	4b3f      	ldr	r3, [pc, #252]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	220d      	movs	r2, #13
 80033d2:	701a      	strb	r2, [r3, #0]
 80033d4:	e075      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 80033d6:	4b3c      	ldr	r3, [pc, #240]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	220f      	movs	r2, #15
 80033de:	701a      	strb	r2, [r3, #0]
 80033e0:	e06f      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80033e2:	4b39      	ldr	r3, [pc, #228]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	2208      	movs	r2, #8
 80033ea:	5e9b      	ldrsh	r3, [r3, r2]
 80033ec:	001a      	movs	r2, r3
 80033ee:	4b36      	ldr	r3, [pc, #216]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033f0:	695b      	ldr	r3, [r3, #20]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	789b      	ldrb	r3, [r3, #2]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	db19      	blt.n	800342e <TSL_tkey_ReleaseStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 80033fa:	4b33      	ldr	r3, [pc, #204]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	4b31      	ldr	r3, [pc, #196]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003402:	695b      	ldr	r3, [r3, #20]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	79d2      	ldrb	r2, [r2, #7]
 8003408:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 800340a:	4b2f      	ldr	r3, [pc, #188]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	785b      	ldrb	r3, [r3, #1]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d105      	bne.n	8003422 <TSL_tkey_ReleaseStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 8003416:	4b2c      	ldr	r3, [pc, #176]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	220a      	movs	r2, #10
 800341e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003420:	e04f      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003422:	4b29      	ldr	r3, [pc, #164]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	220b      	movs	r2, #11
 800342a:	701a      	strb	r2, [r3, #0]
      return;
 800342c:	e049      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA >= THIS_PROXIN_TH)
 800342e:	4b26      	ldr	r3, [pc, #152]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2208      	movs	r2, #8
 8003436:	5e9b      	ldrsh	r3, [r3, r2]
 8003438:	001a      	movs	r2, r3
 800343a:	4b23      	ldr	r3, [pc, #140]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	429a      	cmp	r2, r3
 8003444:	db19      	blt.n	800347a <TSL_tkey_ReleaseStateProcess+0xe6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003446:	4b20      	ldr	r3, [pc, #128]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	4b1e      	ldr	r3, [pc, #120]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	7992      	ldrb	r2, [r2, #6]
 8003454:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003456:	4b1c      	ldr	r3, [pc, #112]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	785b      	ldrb	r3, [r3, #1]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <TSL_tkey_ReleaseStateProcess+0xda>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003462:	4b19      	ldr	r3, [pc, #100]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2206      	movs	r2, #6
 800346a:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX;
      }
      return;
 800346c:	e029      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
        THIS_STATEID = TSL_STATEID_DEB_PROX;
 800346e:	4b16      	ldr	r3, [pc, #88]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2207      	movs	r2, #7
 8003476:	701a      	strb	r2, [r3, #0]
      return;
 8003478:	e023      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
    }
#endif

    // Check delta for re-calibration
    // Warning: the threshold value is inverted in the macro
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 800347a:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	2208      	movs	r2, #8
 8003482:	5e9b      	ldrsh	r3, [r3, r2]
 8003484:	001a      	movs	r2, r3
 8003486:	4b10      	ldr	r3, [pc, #64]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	791b      	ldrb	r3, [r3, #4]
 800348e:	425b      	negs	r3, r3
 8003490:	429a      	cmp	r2, r3
 8003492:	dc16      	bgt.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8003494:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4b0b      	ldr	r3, [pc, #44]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	7952      	ldrb	r2, [r2, #5]
 80034a2:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80034a4:	4b08      	ldr	r3, [pc, #32]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034a6:	695b      	ldr	r3, [r3, #20]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	785b      	ldrb	r3, [r3, #1]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d103      	bne.n	80034b8 <TSL_tkey_ReleaseStateProcess+0x124>
      {
        TSL_tkey_SetStateCalibration(0);
 80034b0:	2000      	movs	r0, #0
 80034b2:	f7ff fe1b 	bl	80030ec <TSL_tkey_SetStateCalibration>
 80034b6:	e004      	b.n	80034c2 <TSL_tkey_ReleaseStateProcess+0x12e>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 80034b8:	4b03      	ldr	r3, [pc, #12]	; (80034c8 <TSL_tkey_ReleaseStateProcess+0x134>)
 80034ba:	695b      	ldr	r3, [r3, #20]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2201      	movs	r2, #1
 80034c0:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	20000078 	.word	0x20000078

080034cc <TSL_tkey_DebCalibrationStateProcess>:
  * @brief  Debounce Calibration processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80034d0:	4b1e      	ldr	r3, [pc, #120]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	075b      	lsls	r3, r3, #29
 80034da:	0f9b      	lsrs	r3, r3, #30
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	001a      	movs	r2, r3
 80034e0:	2302      	movs	r3, #2
 80034e2:	4013      	ands	r3, r2
 80034e4:	d005      	beq.n	80034f2 <TSL_tkey_DebCalibrationStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE; // Go back to the previous state
 80034e6:	4b19      	ldr	r3, [pc, #100]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2202      	movs	r2, #2
 80034ee:	701a      	strb	r2, [r3, #0]
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
  }
}
 80034f0:	e028      	b.n	8003544 <TSL_tkey_DebCalibrationStateProcess+0x78>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 80034f2:	4b16      	ldr	r3, [pc, #88]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2208      	movs	r2, #8
 80034fa:	5e9b      	ldrsh	r3, [r3, r2]
 80034fc:	001a      	movs	r2, r3
 80034fe:	4b13      	ldr	r3, [pc, #76]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	791b      	ldrb	r3, [r3, #4]
 8003506:	425b      	negs	r3, r3
 8003508:	429a      	cmp	r2, r3
 800350a:	dc16      	bgt.n	800353a <TSL_tkey_DebCalibrationStateProcess+0x6e>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800350c:	4b0f      	ldr	r3, [pc, #60]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	785b      	ldrb	r3, [r3, #1]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d006      	beq.n	8003526 <TSL_tkey_DebCalibrationStateProcess+0x5a>
 8003518:	4b0c      	ldr	r3, [pc, #48]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	785a      	ldrb	r2, [r3, #1]
 8003520:	3a01      	subs	r2, #1
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003526:	4b09      	ldr	r3, [pc, #36]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	785b      	ldrb	r3, [r3, #1]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d108      	bne.n	8003544 <TSL_tkey_DebCalibrationStateProcess+0x78>
        TSL_tkey_SetStateCalibration(0);
 8003532:	2000      	movs	r0, #0
 8003534:	f7ff fdda 	bl	80030ec <TSL_tkey_SetStateCalibration>
}
 8003538:	e004      	b.n	8003544 <TSL_tkey_DebCalibrationStateProcess+0x78>
      THIS_STATEID = TSL_STATEID_RELEASE;
 800353a:	4b04      	ldr	r3, [pc, #16]	; (800354c <TSL_tkey_DebCalibrationStateProcess+0x80>)
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2202      	movs	r2, #2
 8003542:	701a      	strb	r2, [r3, #0]
}
 8003544:	46c0      	nop			; (mov r8, r8)
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	20000078 	.word	0x20000078

08003550 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003556:	4b4e      	ldr	r3, [pc, #312]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	075b      	lsls	r3, r3, #29
 8003560:	0f9b      	lsrs	r3, r3, #30
 8003562:	b2db      	uxtb	r3, r3
 8003564:	001a      	movs	r2, r3
 8003566:	2302      	movs	r3, #2
 8003568:	4013      	ands	r3, r2
 800356a:	d019      	beq.n	80035a0 <TSL_tkey_CalibrationStateProcess+0x50>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800356c:	4b48      	ldr	r3, [pc, #288]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	685a      	ldr	r2, [r3, #4]
 8003572:	4b47      	ldr	r3, [pc, #284]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	7a52      	ldrb	r2, [r2, #9]
 800357a:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 800357c:	4b44      	ldr	r3, [pc, #272]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	785b      	ldrb	r3, [r3, #1]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d105      	bne.n	8003594 <TSL_tkey_CalibrationStateProcess+0x44>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003588:	4b41      	ldr	r3, [pc, #260]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	220d      	movs	r2, #13
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	e07a      	b.n	800368a <TSL_tkey_CalibrationStateProcess+0x13a>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8003594:	4b3e      	ldr	r3, [pc, #248]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	220e      	movs	r2, #14
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e074      	b.n	800368a <TSL_tkey_CalibrationStateProcess+0x13a>
  else // Acquisition is OK or has NOISE
  {

    // Get the new measure or Calculate it
#if TSLPRM_USE_MEAS > 0
    new_meas = THIS_MEAS;
 80035a0:	4b3b      	ldr	r3, [pc, #236]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	1dbb      	adds	r3, r7, #6
 80035a8:	8952      	ldrh	r2, [r2, #10]
 80035aa:	801a      	strh	r2, [r3, #0]
#else // Calculate it
    new_meas = TSL_acq_ComputeMeas(THIS_REF, THIS_DELTA);
#endif

    // Verify the first Reference value
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 80035ac:	4b38      	ldr	r3, [pc, #224]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	785a      	ldrb	r2, [r3, #1]
 80035b4:	4b37      	ldr	r3, [pc, #220]	; (8003694 <TSL_tkey_CalibrationStateProcess+0x144>)
 80035b6:	889b      	ldrh	r3, [r3, #4]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d117      	bne.n	80035ee <TSL_tkey_CalibrationStateProcess+0x9e>
    {
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 80035be:	4b34      	ldr	r3, [pc, #208]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	1dbb      	adds	r3, r7, #6
 80035c6:	881b      	ldrh	r3, [r3, #0]
 80035c8:	0019      	movs	r1, r3
 80035ca:	0010      	movs	r0, r2
 80035cc:	f7ff f98d 	bl	80028ea <TSL_acq_TestFirstReferenceIsValid>
 80035d0:	1e03      	subs	r3, r0, #0
 80035d2:	d006      	beq.n	80035e2 <TSL_tkey_CalibrationStateProcess+0x92>
      {
        THIS_REF = new_meas;
 80035d4:	4b2e      	ldr	r3, [pc, #184]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035d6:	695b      	ldr	r3, [r3, #20]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	1dba      	adds	r2, r7, #6
 80035dc:	8812      	ldrh	r2, [r2, #0]
 80035de:	809a      	strh	r2, [r3, #4]
 80035e0:	e024      	b.n	800362c <TSL_tkey_CalibrationStateProcess+0xdc>
      }
      else
      {
        THIS_REF = 0;
 80035e2:	4b2b      	ldr	r3, [pc, #172]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2200      	movs	r2, #0
 80035ea:	809a      	strh	r2, [r3, #4]
        return;
 80035ec:	e04d      	b.n	800368a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }
    else
    {
      // Add the measure in temporary Reference
      THIS_REF += new_meas;
 80035ee:	4b28      	ldr	r3, [pc, #160]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	8899      	ldrh	r1, [r3, #4]
 80035f6:	4b26      	ldr	r3, [pc, #152]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	1dba      	adds	r2, r7, #6
 80035fe:	8812      	ldrh	r2, [r2, #0]
 8003600:	188a      	adds	r2, r1, r2
 8003602:	b292      	uxth	r2, r2
 8003604:	809a      	strh	r2, [r3, #4]

      // Check reference overflow
      if (THIS_REF < new_meas)
 8003606:	4b22      	ldr	r3, [pc, #136]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	889b      	ldrh	r3, [r3, #4]
 800360e:	1dba      	adds	r2, r7, #6
 8003610:	8812      	ldrh	r2, [r2, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d90a      	bls.n	800362c <TSL_tkey_CalibrationStateProcess+0xdc>
      {
        THIS_REF = 0; // Suppress the bad reference
 8003616:	4b1e      	ldr	r3, [pc, #120]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	2200      	movs	r2, #0
 800361e:	809a      	strh	r2, [r3, #4]
        THIS_STATEID = TSL_STATEID_ERROR;
 8003620:	4b1b      	ldr	r3, [pc, #108]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	220d      	movs	r2, #13
 8003628:	701a      	strb	r2, [r3, #0]
        return;
 800362a:	e02e      	b.n	800368a <TSL_tkey_CalibrationStateProcess+0x13a>
      }
    }

    // Check that we have all the needed measurements
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800362c:	4b18      	ldr	r3, [pc, #96]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d006      	beq.n	8003646 <TSL_tkey_CalibrationStateProcess+0xf6>
 8003638:	4b15      	ldr	r3, [pc, #84]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	785a      	ldrb	r2, [r3, #1]
 8003640:	3a01      	subs	r2, #1
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003646:	4b12      	ldr	r3, [pc, #72]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	785b      	ldrb	r3, [r3, #1]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d11b      	bne.n	800368a <TSL_tkey_CalibrationStateProcess+0x13a>
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
 8003652:	4b0f      	ldr	r3, [pc, #60]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	889b      	ldrh	r3, [r3, #4]
 800365a:	001a      	movs	r2, r3
 800365c:	4b0e      	ldr	r3, [pc, #56]	; (8003698 <TSL_tkey_CalibrationStateProcess+0x148>)
 800365e:	881b      	ldrh	r3, [r3, #0]
 8003660:	411a      	asrs	r2, r3
 8003662:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003664:	695b      	ldr	r3, [r3, #20]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	b292      	uxth	r2, r2
 800366a:	809a      	strh	r2, [r3, #4]
      THIS_REFREST = 0;
 800366c:	4b08      	ldr	r3, [pc, #32]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	2200      	movs	r2, #0
 8003674:	719a      	strb	r2, [r3, #6]
      THIS_DELTA = 0;
 8003676:	4b06      	ldr	r3, [pc, #24]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	2200      	movs	r2, #0
 800367e:	811a      	strh	r2, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003680:	4b03      	ldr	r3, [pc, #12]	; (8003690 <TSL_tkey_CalibrationStateProcess+0x140>)
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2202      	movs	r2, #2
 8003688:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800368a:	46bd      	mov	sp, r7
 800368c:	b002      	add	sp, #8
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000078 	.word	0x20000078
 8003694:	20000038 	.word	0x20000038
 8003698:	20000066 	.word	0x20000066

0800369c <TSL_tkey_DebProxStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Release)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxStateProcess(void)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 80036a0:	4b31      	ldr	r3, [pc, #196]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	075b      	lsls	r3, r3, #29
 80036aa:	0f9b      	lsrs	r3, r3, #30
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	001a      	movs	r2, r3
 80036b0:	2302      	movs	r3, #2
 80036b2:	4013      	ands	r3, r2
 80036b4:	d005      	beq.n	80036c2 <TSL_tkey_DebProxStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 80036b6:	4b2c      	ldr	r3, [pc, #176]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2202      	movs	r2, #2
 80036be:	701a      	strb	r2, [r3, #0]
 80036c0:	e04f      	b.n	8003762 <TSL_tkey_DebProxStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 80036c2:	4b29      	ldr	r3, [pc, #164]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036c4:	695b      	ldr	r3, [r3, #20]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	2208      	movs	r2, #8
 80036ca:	5e9b      	ldrsh	r3, [r3, r2]
 80036cc:	001a      	movs	r2, r3
 80036ce:	4b26      	ldr	r3, [pc, #152]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	789b      	ldrb	r3, [r3, #2]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	db19      	blt.n	800370e <TSL_tkey_DebProxStateProcess+0x72>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 80036da:	4b23      	ldr	r3, [pc, #140]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	4b21      	ldr	r3, [pc, #132]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036e2:	695b      	ldr	r3, [r3, #20]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	79d2      	ldrb	r2, [r2, #7]
 80036e8:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80036ea:	4b1f      	ldr	r3, [pc, #124]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	785b      	ldrb	r3, [r3, #1]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d105      	bne.n	8003702 <TSL_tkey_DebProxStateProcess+0x66>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 80036f6:	4b1c      	ldr	r3, [pc, #112]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	220a      	movs	r2, #10
 80036fe:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003700:	e02f      	b.n	8003762 <TSL_tkey_DebProxStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003702:	4b19      	ldr	r3, [pc, #100]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	220b      	movs	r2, #11
 800370a:	701a      	strb	r2, [r3, #0]
      return;
 800370c:	e029      	b.n	8003762 <TSL_tkey_DebProxStateProcess+0xc6>
    }

    if (THIS_DELTA >= THIS_PROXIN_TH)
 800370e:	4b16      	ldr	r3, [pc, #88]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	2208      	movs	r2, #8
 8003716:	5e9b      	ldrsh	r3, [r3, r2]
 8003718:	001a      	movs	r2, r3
 800371a:	4b13      	ldr	r3, [pc, #76]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	429a      	cmp	r2, r3
 8003724:	db18      	blt.n	8003758 <TSL_tkey_DebProxStateProcess+0xbc>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003726:	4b10      	ldr	r3, [pc, #64]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	785b      	ldrb	r3, [r3, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d006      	beq.n	8003740 <TSL_tkey_DebProxStateProcess+0xa4>
 8003732:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	785a      	ldrb	r2, [r3, #1]
 800373a:	3a01      	subs	r2, #1
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003740:	4b09      	ldr	r3, [pc, #36]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	785b      	ldrb	r3, [r3, #1]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10a      	bne.n	8003762 <TSL_tkey_DebProxStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 800374c:	4b06      	ldr	r3, [pc, #24]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 800374e:	695b      	ldr	r3, [r3, #20]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2206      	movs	r2, #6
 8003754:	701a      	strb	r2, [r3, #0]
 8003756:	e004      	b.n	8003762 <TSL_tkey_DebProxStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003758:	4b03      	ldr	r3, [pc, #12]	; (8003768 <TSL_tkey_DebProxStateProcess+0xcc>)
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2202      	movs	r2, #2
 8003760:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	20000078 	.word	0x20000078

0800376c <TSL_tkey_DebProxDetectStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Detect)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxDetectStateProcess(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003770:	4b31      	ldr	r3, [pc, #196]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003772:	695b      	ldr	r3, [r3, #20]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	075b      	lsls	r3, r3, #29
 800377a:	0f9b      	lsrs	r3, r3, #30
 800377c:	b2db      	uxtb	r3, r3
 800377e:	001a      	movs	r2, r3
 8003780:	2302      	movs	r3, #2
 8003782:	4013      	ands	r3, r2
 8003784:	d005      	beq.n	8003792 <TSL_tkey_DebProxDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_DETECT;
 8003786:	4b2c      	ldr	r3, [pc, #176]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	220a      	movs	r2, #10
 800378e:	701a      	strb	r2, [r3, #0]
 8003790:	e04f      	b.n	8003832 <TSL_tkey_DebProxDetectStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003792:	4b29      	ldr	r3, [pc, #164]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2208      	movs	r2, #8
 800379a:	5e9b      	ldrsh	r3, [r3, r2]
 800379c:	001a      	movs	r2, r3
 800379e:	4b26      	ldr	r3, [pc, #152]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	78db      	ldrb	r3, [r3, #3]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	dd05      	ble.n	80037b6 <TSL_tkey_DebProxDetectStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 80037aa:	4b23      	ldr	r3, [pc, #140]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	220a      	movs	r2, #10
 80037b2:	701a      	strb	r2, [r3, #0]
      return;
 80037b4:	e03d      	b.n	8003832 <TSL_tkey_DebProxDetectStateProcess+0xc6>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2208      	movs	r2, #8
 80037be:	5e9b      	ldrsh	r3, [r3, r2]
 80037c0:	001a      	movs	r2, r3
 80037c2:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	785b      	ldrb	r3, [r3, #1]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	dd18      	ble.n	8003800 <TSL_tkey_DebProxDetectStateProcess+0x94>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80037ce:	4b1a      	ldr	r3, [pc, #104]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	785b      	ldrb	r3, [r3, #1]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d006      	beq.n	80037e8 <TSL_tkey_DebProxDetectStateProcess+0x7c>
 80037da:	4b17      	ldr	r3, [pc, #92]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	785a      	ldrb	r2, [r3, #1]
 80037e2:	3a01      	subs	r2, #1
 80037e4:	b2d2      	uxtb	r2, r2
 80037e6:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80037e8:	4b13      	ldr	r3, [pc, #76]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	785b      	ldrb	r3, [r3, #1]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d11e      	bne.n	8003832 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80037f4:	4b10      	ldr	r3, [pc, #64]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 80037f6:	695b      	ldr	r3, [r3, #20]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2206      	movs	r2, #6
 80037fc:	701a      	strb	r2, [r3, #0]
 80037fe:	e018      	b.n	8003832 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003800:	4b0d      	ldr	r3, [pc, #52]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	4b0c      	ldr	r3, [pc, #48]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	7a12      	ldrb	r2, [r2, #8]
 800380e:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003810:	4b09      	ldr	r3, [pc, #36]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d105      	bne.n	8003828 <TSL_tkey_DebProxDetectStateProcess+0xbc>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 800381c:	4b06      	ldr	r3, [pc, #24]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 800381e:	695b      	ldr	r3, [r3, #20]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2202      	movs	r2, #2
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	e004      	b.n	8003832 <TSL_tkey_DebProxDetectStateProcess+0xc6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003828:	4b03      	ldr	r3, [pc, #12]	; (8003838 <TSL_tkey_DebProxDetectStateProcess+0xcc>)
 800382a:	695b      	ldr	r3, [r3, #20]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2204      	movs	r2, #4
 8003830:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	46c0      	nop			; (mov r8, r8)
 8003838:	20000078 	.word	0x20000078

0800383c <TSL_tkey_DebProxTouchStateProcess>:
  * @brief  Debounce Proximity processing (previous state = Touch)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebProxTouchStateProcess(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003840:	4b31      	ldr	r3, [pc, #196]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	075b      	lsls	r3, r3, #29
 800384a:	0f9b      	lsrs	r3, r3, #30
 800384c:	b2db      	uxtb	r3, r3
 800384e:	001a      	movs	r2, r3
 8003850:	2302      	movs	r3, #2
 8003852:	4013      	ands	r3, r2
 8003854:	d005      	beq.n	8003862 <TSL_tkey_DebProxTouchStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_TOUCH;
 8003856:	4b2c      	ldr	r3, [pc, #176]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003858:	695b      	ldr	r3, [r3, #20]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	220c      	movs	r2, #12
 800385e:	701a      	strb	r2, [r3, #0]
 8003860:	e04f      	b.n	8003902 <TSL_tkey_DebProxTouchStateProcess+0xc6>
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003862:	4b29      	ldr	r3, [pc, #164]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2208      	movs	r2, #8
 800386a:	5e9b      	ldrsh	r3, [r3, r2]
 800386c:	001a      	movs	r2, r3
 800386e:	4b26      	ldr	r3, [pc, #152]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	78db      	ldrb	r3, [r3, #3]
 8003876:	429a      	cmp	r2, r3
 8003878:	dd05      	ble.n	8003886 <TSL_tkey_DebProxTouchStateProcess+0x4a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 800387a:	4b23      	ldr	r3, [pc, #140]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	220c      	movs	r2, #12
 8003882:	701a      	strb	r2, [r3, #0]
      return;
 8003884:	e03d      	b.n	8003902 <TSL_tkey_DebProxTouchStateProcess+0xc6>
    }

    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003886:	4b20      	ldr	r3, [pc, #128]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2208      	movs	r2, #8
 800388e:	5e9b      	ldrsh	r3, [r3, r2]
 8003890:	001a      	movs	r2, r3
 8003892:	4b1d      	ldr	r3, [pc, #116]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	785b      	ldrb	r3, [r3, #1]
 800389a:	429a      	cmp	r2, r3
 800389c:	dd18      	ble.n	80038d0 <TSL_tkey_DebProxTouchStateProcess+0x94>
    {
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 800389e:	4b1a      	ldr	r3, [pc, #104]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	785b      	ldrb	r3, [r3, #1]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d006      	beq.n	80038b8 <TSL_tkey_DebProxTouchStateProcess+0x7c>
 80038aa:	4b17      	ldr	r3, [pc, #92]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	785a      	ldrb	r2, [r3, #1]
 80038b2:	3a01      	subs	r2, #1
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80038b8:	4b13      	ldr	r3, [pc, #76]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	785b      	ldrb	r3, [r3, #1]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d11e      	bne.n	8003902 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 80038c4:	4b10      	ldr	r3, [pc, #64]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2206      	movs	r2, #6
 80038cc:	701a      	strb	r2, [r3, #0]
 80038ce:	e018      	b.n	8003902 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      }
      // else stay in Debounce Proximity
    }
    else
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80038d0:	4b0d      	ldr	r3, [pc, #52]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	685a      	ldr	r2, [r3, #4]
 80038d6:	4b0c      	ldr	r3, [pc, #48]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	7a12      	ldrb	r2, [r2, #8]
 80038de:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80038e0:	4b09      	ldr	r3, [pc, #36]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038e2:	695b      	ldr	r3, [r3, #20]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	785b      	ldrb	r3, [r3, #1]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d105      	bne.n	80038f8 <TSL_tkey_DebProxTouchStateProcess+0xbc>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80038ec:	4b06      	ldr	r3, [pc, #24]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2202      	movs	r2, #2
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e004      	b.n	8003902 <TSL_tkey_DebProxTouchStateProcess+0xc6>
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 80038f8:	4b03      	ldr	r3, [pc, #12]	; (8003908 <TSL_tkey_DebProxTouchStateProcess+0xcc>)
 80038fa:	695b      	ldr	r3, [r3, #20]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2205      	movs	r2, #5
 8003900:	701a      	strb	r2, [r3, #0]
      }
    }
  }
}
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	46c0      	nop			; (mov r8, r8)
 8003908:	20000078 	.word	0x20000078

0800390c <TSL_tkey_ProxStateProcess>:
  * @brief  Proximity state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_ProxStateProcess(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003910:	4b39      	ldr	r3, [pc, #228]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	075b      	lsls	r3, r3, #29
 800391a:	0f9b      	lsrs	r3, r3, #30
 800391c:	b2db      	uxtb	r3, r3
 800391e:	001a      	movs	r2, r3
 8003920:	2302      	movs	r3, #2
 8003922:	4013      	ands	r3, r2
 8003924:	d019      	beq.n	800395a <TSL_tkey_ProxStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003926:	4b34      	ldr	r3, [pc, #208]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	4b32      	ldr	r3, [pc, #200]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 800392e:	695b      	ldr	r3, [r3, #20]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	7a52      	ldrb	r2, [r2, #9]
 8003934:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003936:	4b30      	ldr	r3, [pc, #192]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	785b      	ldrb	r3, [r3, #1]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d105      	bne.n	800394e <TSL_tkey_ProxStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003942:	4b2d      	ldr	r3, [pc, #180]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003944:	695b      	ldr	r3, [r3, #20]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	220d      	movs	r2, #13
 800394a:	701a      	strb	r2, [r3, #0]
 800394c:	e051      	b.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_PROX;
 800394e:	4b2a      	ldr	r3, [pc, #168]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2210      	movs	r2, #16
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	e04b      	b.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 800395a:	4b27      	ldr	r3, [pc, #156]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	2208      	movs	r2, #8
 8003962:	5e9b      	ldrsh	r3, [r3, r2]
 8003964:	001a      	movs	r2, r3
 8003966:	4b24      	ldr	r3, [pc, #144]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	789b      	ldrb	r3, [r3, #2]
 800396e:	429a      	cmp	r2, r3
 8003970:	db19      	blt.n	80039a6 <TSL_tkey_ProxStateProcess+0x9a>
    {
      TEST_DELTA_NEGATIVE;
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8003972:	4b21      	ldr	r3, [pc, #132]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	4b1f      	ldr	r3, [pc, #124]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	79d2      	ldrb	r2, [r2, #7]
 8003980:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003982:	4b1d      	ldr	r3, [pc, #116]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	785b      	ldrb	r3, [r3, #1]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d105      	bne.n	800399a <TSL_tkey_ProxStateProcess+0x8e>
      {
        THIS_STATEID = TSL_STATEID_DETECT;
 800398e:	4b1a      	ldr	r3, [pc, #104]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	220a      	movs	r2, #10
 8003996:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
      }
      return;
 8003998:	e02b      	b.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 800399a:	4b17      	ldr	r3, [pc, #92]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	220b      	movs	r2, #11
 80039a2:	701a      	strb	r2, [r3, #0]
      return;
 80039a4:	e025      	b.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
    }

    if (THIS_DELTA <= THIS_PROXOUT_TH)
 80039a6:	4b14      	ldr	r3, [pc, #80]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2208      	movs	r2, #8
 80039ae:	5e9b      	ldrsh	r3, [r3, r2]
 80039b0:	001a      	movs	r2, r3
 80039b2:	4b11      	ldr	r3, [pc, #68]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	785b      	ldrb	r3, [r3, #1]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	dc19      	bgt.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 80039be:	4b0e      	ldr	r3, [pc, #56]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	7a12      	ldrb	r2, [r2, #8]
 80039cc:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 80039ce:	4b0a      	ldr	r3, [pc, #40]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	785b      	ldrb	r3, [r3, #1]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d105      	bne.n	80039e6 <TSL_tkey_ProxStateProcess+0xda>
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 80039da:	4b07      	ldr	r3, [pc, #28]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039dc:	695b      	ldr	r3, [r3, #20]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2202      	movs	r2, #2
 80039e2:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
      }
      return;
 80039e4:	e005      	b.n	80039f2 <TSL_tkey_ProxStateProcess+0xe6>
        THIS_STATEID = TSL_STATEID_DEB_RELEASE_PROX;
 80039e6:	4b04      	ldr	r3, [pc, #16]	; (80039f8 <TSL_tkey_ProxStateProcess+0xec>)
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	2203      	movs	r2, #3
 80039ee:	701a      	strb	r2, [r3, #0]
      return;
 80039f0:	46c0      	nop			; (mov r8, r8)
      }
    }
#endif

  }
}
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	46c0      	nop			; (mov r8, r8)
 80039f8:	20000078 	.word	0x20000078

080039fc <TSL_tkey_DebDetectStateProcess>:
  * @brief  Debounce Detect processing (previous state = Release or Proximity)
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003a00:	4b31      	ldr	r3, [pc, #196]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	075b      	lsls	r3, r3, #29
 8003a0a:	0f9b      	lsrs	r3, r3, #30
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	001a      	movs	r2, r3
 8003a10:	2302      	movs	r3, #2
 8003a12:	4013      	ands	r3, r2
 8003a14:	d005      	beq.n	8003a22 <TSL_tkey_DebDetectStateProcess+0x26>
  {
    THIS_STATEID = TSL_STATEID_RELEASE;
 8003a16:	4b2c      	ldr	r3, [pc, #176]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2202      	movs	r2, #2
 8003a1e:	701a      	strb	r2, [r3, #0]
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
#endif
    }
  }
}
 8003a20:	e04f      	b.n	8003ac2 <TSL_tkey_DebDetectStateProcess+0xc6>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003a22:	4b29      	ldr	r3, [pc, #164]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2208      	movs	r2, #8
 8003a2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003a2c:	001a      	movs	r2, r3
 8003a2e:	4b26      	ldr	r3, [pc, #152]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	789b      	ldrb	r3, [r3, #2]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	db18      	blt.n	8003a6c <TSL_tkey_DebDetectStateProcess+0x70>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003a3a:	4b23      	ldr	r3, [pc, #140]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	785b      	ldrb	r3, [r3, #1]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d006      	beq.n	8003a54 <TSL_tkey_DebDetectStateProcess+0x58>
 8003a46:	4b20      	ldr	r3, [pc, #128]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	785a      	ldrb	r2, [r3, #1]
 8003a4e:	3a01      	subs	r2, #1
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003a54:	4b1c      	ldr	r3, [pc, #112]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d130      	bne.n	8003ac2 <TSL_tkey_DebDetectStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003a60:	4b19      	ldr	r3, [pc, #100]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	220a      	movs	r2, #10
 8003a68:	701a      	strb	r2, [r3, #0]
}
 8003a6a:	e02a      	b.n	8003ac2 <TSL_tkey_DebDetectStateProcess+0xc6>
      if (THIS_DELTA >= THIS_PROXIN_TH)
 8003a6c:	4b16      	ldr	r3, [pc, #88]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	2208      	movs	r2, #8
 8003a74:	5e9b      	ldrsh	r3, [r3, r2]
 8003a76:	001a      	movs	r2, r3
 8003a78:	4b13      	ldr	r3, [pc, #76]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	db19      	blt.n	8003ab8 <TSL_tkey_DebDetectStateProcess+0xbc>
        THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003a84:	4b10      	ldr	r3, [pc, #64]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a86:	695b      	ldr	r3, [r3, #20]
 8003a88:	685a      	ldr	r2, [r3, #4]
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	7992      	ldrb	r2, [r2, #6]
 8003a92:	705a      	strb	r2, [r3, #1]
        if (THIS_COUNTER_DEB == 0)
 8003a94:	4b0c      	ldr	r3, [pc, #48]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	785b      	ldrb	r3, [r3, #1]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d105      	bne.n	8003aac <TSL_tkey_DebDetectStateProcess+0xb0>
          THIS_STATEID = TSL_STATEID_PROX;
 8003aa0:	4b09      	ldr	r3, [pc, #36]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	2206      	movs	r2, #6
 8003aa8:	701a      	strb	r2, [r3, #0]
}
 8003aaa:	e00a      	b.n	8003ac2 <TSL_tkey_DebDetectStateProcess+0xc6>
          THIS_STATEID = TSL_STATEID_DEB_PROX;
 8003aac:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2207      	movs	r2, #7
 8003ab4:	701a      	strb	r2, [r3, #0]
}
 8003ab6:	e004      	b.n	8003ac2 <TSL_tkey_DebDetectStateProcess+0xc6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003ab8:	4b03      	ldr	r3, [pc, #12]	; (8003ac8 <TSL_tkey_DebDetectStateProcess+0xcc>)
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	701a      	strb	r2, [r3, #0]
}
 8003ac2:	46c0      	nop			; (mov r8, r8)
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	20000078 	.word	0x20000078

08003acc <TSL_tkey_DetectStateProcess>:
  * @brief  Detect state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DetectStateProcess(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003ad0:	4b39      	ldr	r3, [pc, #228]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	075b      	lsls	r3, r3, #29
 8003ada:	0f9b      	lsrs	r3, r3, #30
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	001a      	movs	r2, r3
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d019      	beq.n	8003b1a <TSL_tkey_DetectStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003ae6:	4b34      	ldr	r3, [pc, #208]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	4b32      	ldr	r3, [pc, #200]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	7a52      	ldrb	r2, [r2, #9]
 8003af4:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003af6:	4b30      	ldr	r3, [pc, #192]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	785b      	ldrb	r3, [r3, #1]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d105      	bne.n	8003b0e <TSL_tkey_DetectStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003b02:	4b2d      	ldr	r3, [pc, #180]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b04:	695b      	ldr	r3, [r3, #20]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	220d      	movs	r2, #13
 8003b0a:	701a      	strb	r2, [r3, #0]
 8003b0c:	e052      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8003b0e:	4b2a      	ldr	r3, [pc, #168]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2211      	movs	r2, #17
 8003b16:	701a      	strb	r2, [r3, #0]
 8003b18:	e04c      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003b1a:	4b27      	ldr	r3, [pc, #156]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2208      	movs	r2, #8
 8003b22:	5e9b      	ldrsh	r3, [r3, r2]
 8003b24:	001a      	movs	r2, r3
 8003b26:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	78db      	ldrb	r3, [r3, #3]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	dc3f      	bgt.n	8003bb2 <TSL_tkey_DetectStateProcess+0xe6>
#endif
      return; // Normal operation, stay in Detect state
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003b32:	4b21      	ldr	r3, [pc, #132]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	2208      	movs	r2, #8
 8003b3a:	5e9b      	ldrsh	r3, [r3, r2]
 8003b3c:	001a      	movs	r2, r3
 8003b3e:	4b1e      	ldr	r3, [pc, #120]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b40:	695b      	ldr	r3, [r3, #20]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	785b      	ldrb	r3, [r3, #1]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	dd19      	ble.n	8003b7e <TSL_tkey_DetectStateProcess+0xb2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003b4a:	4b1b      	ldr	r3, [pc, #108]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	685a      	ldr	r2, [r3, #4]
 8003b50:	4b19      	ldr	r3, [pc, #100]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	7992      	ldrb	r2, [r2, #6]
 8003b58:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003b5a:	4b17      	ldr	r3, [pc, #92]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	785b      	ldrb	r3, [r3, #1]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d105      	bne.n	8003b72 <TSL_tkey_DetectStateProcess+0xa6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003b66:	4b14      	ldr	r3, [pc, #80]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	2206      	movs	r2, #6
 8003b6e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
      }
      return;
 8003b70:	e020      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
        THIS_STATEID = TSL_STATEID_DEB_PROX_DETECT;
 8003b72:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2208      	movs	r2, #8
 8003b7a:	701a      	strb	r2, [r3, #0]
      return;
 8003b7c:	e01a      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b86:	695b      	ldr	r3, [r3, #20]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	7a12      	ldrb	r2, [r2, #8]
 8003b8c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003b8e:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	785b      	ldrb	r3, [r3, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d105      	bne.n	8003ba6 <TSL_tkey_DetectStateProcess+0xda>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003b9a:	4b07      	ldr	r3, [pc, #28]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	701a      	strb	r2, [r3, #0]
 8003ba4:	e006      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003ba6:	4b04      	ldr	r3, [pc, #16]	; (8003bb8 <TSL_tkey_DetectStateProcess+0xec>)
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2204      	movs	r2, #4
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	e000      	b.n	8003bb4 <TSL_tkey_DetectStateProcess+0xe8>
      return; // Normal operation, stay in Detect state
 8003bb2:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}
 8003bb8:	20000078 	.word	0x20000078

08003bbc <TSL_tkey_TouchStateProcess>:
  * Same as Detect state
  * @param  None
  * @retval None
  */
void TSL_tkey_TouchStateProcess(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003bc0:	4b39      	ldr	r3, [pc, #228]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	075b      	lsls	r3, r3, #29
 8003bca:	0f9b      	lsrs	r3, r3, #30
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	001a      	movs	r2, r3
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d019      	beq.n	8003c0a <TSL_tkey_TouchStateProcess+0x4e>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003bd6:	4b34      	ldr	r3, [pc, #208]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	4b32      	ldr	r3, [pc, #200]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	7a52      	ldrb	r2, [r2, #9]
 8003be4:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003be6:	4b30      	ldr	r3, [pc, #192]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	785b      	ldrb	r3, [r3, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d105      	bne.n	8003bfe <TSL_tkey_TouchStateProcess+0x42>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003bf2:	4b2d      	ldr	r3, [pc, #180]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	220d      	movs	r2, #13
 8003bfa:	701a      	strb	r2, [r3, #0]
 8003bfc:	e052      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8003bfe:	4b2a      	ldr	r3, [pc, #168]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2212      	movs	r2, #18
 8003c06:	701a      	strb	r2, [r3, #0]
 8003c08:	e04c      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
    }
  }
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003c0a:	4b27      	ldr	r3, [pc, #156]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2208      	movs	r2, #8
 8003c12:	5e9b      	ldrsh	r3, [r3, r2]
 8003c14:	001a      	movs	r2, r3
 8003c16:	4b24      	ldr	r3, [pc, #144]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	78db      	ldrb	r3, [r3, #3]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	dc3f      	bgt.n	8003ca2 <TSL_tkey_TouchStateProcess+0xe6>
#endif
      return; // Normal operation, stay in Touch state
    }

#if TSLPRM_USE_PROX > 0
    if (THIS_DELTA > THIS_PROXOUT_TH)
 8003c22:	4b21      	ldr	r3, [pc, #132]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	2208      	movs	r2, #8
 8003c2a:	5e9b      	ldrsh	r3, [r3, r2]
 8003c2c:	001a      	movs	r2, r3
 8003c2e:	4b1e      	ldr	r3, [pc, #120]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	785b      	ldrb	r3, [r3, #1]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	dd19      	ble.n	8003c6e <TSL_tkey_TouchStateProcess+0xb2>
    {
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_PROX;
 8003c3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	4b19      	ldr	r3, [pc, #100]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c42:	695b      	ldr	r3, [r3, #20]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	7992      	ldrb	r2, [r2, #6]
 8003c48:	705a      	strb	r2, [r3, #1]
      if (THIS_COUNTER_DEB == 0)
 8003c4a:	4b17      	ldr	r3, [pc, #92]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	785b      	ldrb	r3, [r3, #1]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d105      	bne.n	8003c62 <TSL_tkey_TouchStateProcess+0xa6>
      {
        THIS_STATEID = TSL_STATEID_PROX;
 8003c56:	4b14      	ldr	r3, [pc, #80]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2206      	movs	r2, #6
 8003c5e:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
      }
      return;
 8003c60:	e020      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
        THIS_STATEID = TSL_STATEID_DEB_PROX_TOUCH;
 8003c62:	4b11      	ldr	r3, [pc, #68]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2209      	movs	r2, #9
 8003c6a:	701a      	strb	r2, [r3, #0]
      return;
 8003c6c:	e01a      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
    }
#endif

    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003c6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	4b0c      	ldr	r3, [pc, #48]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	7a12      	ldrb	r2, [r2, #8]
 8003c7c:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	785b      	ldrb	r3, [r3, #1]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d105      	bne.n	8003c96 <TSL_tkey_TouchStateProcess+0xda>
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003c8a:	4b07      	ldr	r3, [pc, #28]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2202      	movs	r2, #2
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	e006      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003c96:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <TSL_tkey_TouchStateProcess+0xec>)
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2205      	movs	r2, #5
 8003c9e:	701a      	strb	r2, [r3, #0]
 8003ca0:	e000      	b.n	8003ca4 <TSL_tkey_TouchStateProcess+0xe8>
      return; // Normal operation, stay in Touch state
 8003ca2:	46c0      	nop			; (mov r8, r8)
    }

  }
}
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	20000078 	.word	0x20000078

08003cac <TSL_tkey_DebErrorStateProcess>:
  * @brief  Debounce error state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_DebErrorStateProcess(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003cb2:	4b30      	ldr	r3, [pc, #192]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	075b      	lsls	r3, r3, #29
 8003cbc:	0f9b      	lsrs	r3, r3, #30
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	001a      	movs	r2, r3
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	d018      	beq.n	8003cfa <TSL_tkey_DebErrorStateProcess+0x4e>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cc8:	4b2a      	ldr	r3, [pc, #168]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	785b      	ldrb	r3, [r3, #1]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d006      	beq.n	8003ce2 <TSL_tkey_DebErrorStateProcess+0x36>
 8003cd4:	4b27      	ldr	r3, [pc, #156]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	785a      	ldrb	r2, [r3, #1]
 8003cdc:	3a01      	subs	r2, #1
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003ce2:	4b24      	ldr	r3, [pc, #144]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	785b      	ldrb	r3, [r3, #1]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d13d      	bne.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003cee:	4b21      	ldr	r3, [pc, #132]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	220d      	movs	r2, #13
 8003cf6:	701a      	strb	r2, [r3, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 8003cf8:	e037      	b.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
    mask = TSL_tkey_GetStateMask();
 8003cfa:	f7ff fa41 	bl	8003180 <TSL_tkey_GetStateMask>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	001a      	movs	r2, r3
 8003d02:	1dfb      	adds	r3, r7, #7
 8003d04:	701a      	strb	r2, [r3, #0]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	225f      	movs	r2, #95	; 0x5f
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b2da      	uxtb	r2, r3
 8003d12:	1dfb      	adds	r3, r7, #7
 8003d14:	701a      	strb	r2, [r3, #0]
    switch (mask)
 8003d16:	1dfb      	adds	r3, r7, #7
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d00e      	beq.n	8003d3e <TSL_tkey_DebErrorStateProcess+0x92>
 8003d20:	dc02      	bgt.n	8003d28 <TSL_tkey_DebErrorStateProcess+0x7c>
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d005      	beq.n	8003d32 <TSL_tkey_DebErrorStateProcess+0x86>
 8003d26:	e01c      	b.n	8003d62 <TSL_tkey_DebErrorStateProcess+0xb6>
 8003d28:	2b04      	cmp	r3, #4
 8003d2a:	d00e      	beq.n	8003d4a <TSL_tkey_DebErrorStateProcess+0x9e>
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d012      	beq.n	8003d56 <TSL_tkey_DebErrorStateProcess+0xaa>
 8003d30:	e017      	b.n	8003d62 <TSL_tkey_DebErrorStateProcess+0xb6>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003d32:	4b10      	ldr	r3, [pc, #64]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2202      	movs	r2, #2
 8003d3a:	701a      	strb	r2, [r3, #0]
        break;
 8003d3c:	e015      	b.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_PROX;
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2206      	movs	r2, #6
 8003d46:	701a      	strb	r2, [r3, #0]
        break;
 8003d48:	e00f      	b.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003d4a:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	220a      	movs	r2, #10
 8003d52:	701a      	strb	r2, [r3, #0]
        break;
 8003d54:	e009      	b.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8003d56:	4b07      	ldr	r3, [pc, #28]	; (8003d74 <TSL_tkey_DebErrorStateProcess+0xc8>)
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	220c      	movs	r2, #12
 8003d5e:	701a      	strb	r2, [r3, #0]
        break;
 8003d60:	e003      	b.n	8003d6a <TSL_tkey_DebErrorStateProcess+0xbe>
        TSL_tkey_SetStateCalibration(0);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f7ff f9c2 	bl	80030ec <TSL_tkey_SetStateCalibration>
        break;
 8003d68:	46c0      	nop			; (mov r8, r8)
}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	b002      	add	sp, #8
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	46c0      	nop			; (mov r8, r8)
 8003d74:	20000078 	.word	0x20000078

08003d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003d7e:	f7fc fa4f 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003d82:	f000 f837 	bl	8003df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d86:	f000 f963 	bl	8004050 <MX_GPIO_Init>
  MX_TIM15_Init();
 8003d8a:	f000 f893 	bl	8003eb4 <MX_TIM15_Init>
  MX_TSC_Init();
 8003d8e:	f000 f8e9 	bl	8003f64 <MX_TSC_Init>
  MX_USART1_UART_Init();
 8003d92:	f000 f92d 	bl	8003ff0 <MX_USART1_UART_Init>
  MX_TOUCHSENSING_Init();
 8003d96:	f000 fcc9 	bl	800472c <MX_TOUCHSENSING_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim15);
 8003d9a:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <main+0x6c>)
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f7fd fa69 	bl	8001274 <HAL_TIM_Base_Start_IT>
  HAL_TSC_Start_IT(&htsc);
 8003da2:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <main+0x70>)
 8003da4:	0018      	movs	r0, r3
 8003da6:	f7fd fe96 	bl	8001ad6 <HAL_TSC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_Delay(500);
 8003daa:	23fa      	movs	r3, #250	; 0xfa
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	0018      	movs	r0, r3
 8003db0:	f7fc fa7c 	bl	80002ac <HAL_Delay>
  uint8_t key;
  while (1)
  {
	  touchkey_scan();
 8003db4:	f000 fb04 	bl	80043c0 <touchkey_scan>

		  key =  GET_KEY;
 8003db8:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <main+0x74>)
 8003dba:	781a      	ldrb	r2, [r3, #0]
 8003dbc:	1dfb      	adds	r3, r7, #7
 8003dbe:	701a      	strb	r2, [r3, #0]

		  if(key != ' '){
 8003dc0:	1dfb      	adds	r3, r7, #7
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	2b20      	cmp	r3, #32
 8003dc6:	d0f5      	beq.n	8003db4 <main+0x3c>
			  HAL_UART_Transmit(&huart1, &key, 1, 100);
 8003dc8:	1df9      	adds	r1, r7, #7
 8003dca:	4809      	ldr	r0, [pc, #36]	; (8003df0 <main+0x78>)
 8003dcc:	2364      	movs	r3, #100	; 0x64
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f7fd ff56 	bl	8001c80 <HAL_UART_Transmit>
			  		//  key = '\n';
			  		  HAL_UART_Transmit(&huart1, &key, 1, 100);
 8003dd4:	1df9      	adds	r1, r7, #7
 8003dd6:	4806      	ldr	r0, [pc, #24]	; (8003df0 <main+0x78>)
 8003dd8:	2364      	movs	r3, #100	; 0x64
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f7fd ff50 	bl	8001c80 <HAL_UART_Transmit>
	  touchkey_scan();
 8003de0:	e7e8      	b.n	8003db4 <main+0x3c>
 8003de2:	46c0      	nop			; (mov r8, r8)
 8003de4:	20000090 	.word	0x20000090
 8003de8:	20000144 	.word	0x20000144
 8003dec:	20000024 	.word	0x20000024
 8003df0:	200000d0 	.word	0x200000d0

08003df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003df4:	b590      	push	{r4, r7, lr}
 8003df6:	b097      	sub	sp, #92	; 0x5c
 8003df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003dfa:	2428      	movs	r4, #40	; 0x28
 8003dfc:	193b      	adds	r3, r7, r4
 8003dfe:	0018      	movs	r0, r3
 8003e00:	2330      	movs	r3, #48	; 0x30
 8003e02:	001a      	movs	r2, r3
 8003e04:	2100      	movs	r1, #0
 8003e06:	f000 fd81 	bl	800490c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e0a:	2318      	movs	r3, #24
 8003e0c:	18fb      	adds	r3, r7, r3
 8003e0e:	0018      	movs	r0, r3
 8003e10:	2310      	movs	r3, #16
 8003e12:	001a      	movs	r2, r3
 8003e14:	2100      	movs	r1, #0
 8003e16:	f000 fd79 	bl	800490c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e1a:	1d3b      	adds	r3, r7, #4
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	2314      	movs	r3, #20
 8003e20:	001a      	movs	r2, r3
 8003e22:	2100      	movs	r1, #0
 8003e24:	f000 fd72 	bl	800490c <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e28:	0021      	movs	r1, r4
 8003e2a:	187b      	adds	r3, r7, r1
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	2201      	movs	r2, #1
 8003e34:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	2202      	movs	r2, #2
 8003e3a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	2280      	movs	r2, #128	; 0x80
 8003e40:	0252      	lsls	r2, r2, #9
 8003e42:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8003e44:	187b      	adds	r3, r7, r1
 8003e46:	2200      	movs	r2, #0
 8003e48:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003e4a:	187b      	adds	r3, r7, r1
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e50:	187b      	adds	r3, r7, r1
 8003e52:	0018      	movs	r0, r3
 8003e54:	f7fc fc96 	bl	8000784 <HAL_RCC_OscConfig>
 8003e58:	1e03      	subs	r3, r0, #0
 8003e5a:	d001      	beq.n	8003e60 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8003e5c:	f000 f92c 	bl	80040b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e60:	2118      	movs	r1, #24
 8003e62:	187b      	adds	r3, r7, r1
 8003e64:	2207      	movs	r2, #7
 8003e66:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e68:	187b      	adds	r3, r7, r1
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e74:	187b      	adds	r3, r7, r1
 8003e76:	2200      	movs	r2, #0
 8003e78:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003e7a:	187b      	adds	r3, r7, r1
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f7fc ff74 	bl	8000d6c <HAL_RCC_ClockConfig>
 8003e84:	1e03      	subs	r3, r0, #0
 8003e86:	d001      	beq.n	8003e8c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003e88:	f000 f916 	bl	80040b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003e8c:	1d3b      	adds	r3, r7, #4
 8003e8e:	2201      	movs	r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003e92:	1d3b      	adds	r3, r7, #4
 8003e94:	2200      	movs	r2, #0
 8003e96:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e98:	1d3b      	adds	r3, r7, #4
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f7fd f8e0 	bl	8001060 <HAL_RCCEx_PeriphCLKConfig>
 8003ea0:	1e03      	subs	r3, r0, #0
 8003ea2:	d001      	beq.n	8003ea8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003ea4:	f000 f908 	bl	80040b8 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8003ea8:	f7fd f848 	bl	8000f3c <HAL_RCC_EnableCSS>
}
 8003eac:	46c0      	nop			; (mov r8, r8)
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	b017      	add	sp, #92	; 0x5c
 8003eb2:	bd90      	pop	{r4, r7, pc}

08003eb4 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b086      	sub	sp, #24
 8003eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003eba:	2308      	movs	r3, #8
 8003ebc:	18fb      	adds	r3, r7, r3
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	2310      	movs	r3, #16
 8003ec2:	001a      	movs	r2, r3
 8003ec4:	2100      	movs	r1, #0
 8003ec6:	f000 fd21 	bl	800490c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eca:	003b      	movs	r3, r7
 8003ecc:	0018      	movs	r0, r3
 8003ece:	2308      	movs	r3, #8
 8003ed0:	001a      	movs	r2, r3
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	f000 fd1a 	bl	800490c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003ed8:	4b1f      	ldr	r3, [pc, #124]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003eda:	4a20      	ldr	r2, [pc, #128]	; (8003f5c <MX_TIM15_Init+0xa8>)
 8003edc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 15;
 8003ede:	4b1e      	ldr	r3, [pc, #120]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003ee0:	220f      	movs	r2, #15
 8003ee2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ee4:	4b1c      	ldr	r3, [pc, #112]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 8003eea:	4b1b      	ldr	r3, [pc, #108]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003eec:	4a1c      	ldr	r2, [pc, #112]	; (8003f60 <MX_TIM15_Init+0xac>)
 8003eee:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ef0:	4b19      	ldr	r3, [pc, #100]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003ef6:	4b18      	ldr	r3, [pc, #96]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003efc:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003f02:	4b15      	ldr	r3, [pc, #84]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003f04:	0018      	movs	r0, r3
 8003f06:	f7fd f989 	bl	800121c <HAL_TIM_Base_Init>
 8003f0a:	1e03      	subs	r3, r0, #0
 8003f0c:	d001      	beq.n	8003f12 <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 8003f0e:	f000 f8d3 	bl	80040b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f12:	2108      	movs	r1, #8
 8003f14:	187b      	adds	r3, r7, r1
 8003f16:	2280      	movs	r2, #128	; 0x80
 8003f18:	0152      	lsls	r2, r2, #5
 8003f1a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8003f1c:	187a      	adds	r2, r7, r1
 8003f1e:	4b0e      	ldr	r3, [pc, #56]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003f20:	0011      	movs	r1, r2
 8003f22:	0018      	movs	r0, r3
 8003f24:	f7fd fad6 	bl	80014d4 <HAL_TIM_ConfigClockSource>
 8003f28:	1e03      	subs	r3, r0, #0
 8003f2a:	d001      	beq.n	8003f30 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8003f2c:	f000 f8c4 	bl	80040b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f30:	003b      	movs	r3, r7
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f36:	003b      	movs	r3, r7
 8003f38:	2200      	movs	r2, #0
 8003f3a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003f3c:	003a      	movs	r2, r7
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <MX_TIM15_Init+0xa4>)
 8003f40:	0011      	movs	r1, r2
 8003f42:	0018      	movs	r0, r3
 8003f44:	f7fd fcf2 	bl	800192c <HAL_TIMEx_MasterConfigSynchronization>
 8003f48:	1e03      	subs	r3, r0, #0
 8003f4a:	d001      	beq.n	8003f50 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8003f4c:	f000 f8b4 	bl	80040b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	46bd      	mov	sp, r7
 8003f54:	b006      	add	sp, #24
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000090 	.word	0x20000090
 8003f5c:	40014000 	.word	0x40014000
 8003f60:	000003e7 	.word	0x000003e7

08003f64 <MX_TSC_Init>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8003f68:	4b1d      	ldr	r3, [pc, #116]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f6a:	4a1e      	ldr	r2, [pc, #120]	; (8003fe4 <MX_TSC_Init+0x80>)
 8003f6c:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8003f6e:	4b1c      	ldr	r3, [pc, #112]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f70:	2280      	movs	r2, #128	; 0x80
 8003f72:	0552      	lsls	r2, r2, #21
 8003f74:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8003f76:	4b1a      	ldr	r3, [pc, #104]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f78:	2280      	movs	r2, #128	; 0x80
 8003f7a:	0452      	lsls	r2, r2, #17
 8003f7c:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = ENABLE;
 8003f7e:	4b18      	ldr	r3, [pc, #96]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f80:	2201      	movs	r2, #1
 8003f82:	60da      	str	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8003f84:	4b16      	ldr	r3, [pc, #88]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f86:	2201      	movs	r2, #1
 8003f88:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8003f8a:	4b15      	ldr	r3, [pc, #84]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV2;
 8003f90:	4b13      	ldr	r3, [pc, #76]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f92:	2280      	movs	r2, #128	; 0x80
 8003f94:	0152      	lsls	r2, r2, #5
 8003f96:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_16383;
 8003f98:	4b11      	ldr	r3, [pc, #68]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003f9a:	22c0      	movs	r2, #192	; 0xc0
 8003f9c:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8003f9e:	4b10      	ldr	r3, [pc, #64]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8003fa4:	4b0e      	ldr	r3, [pc, #56]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8003faa:	4b0d      	ldr	r3, [pc, #52]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8003fb0:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	62da      	str	r2, [r3, #44]	; 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP3_IO3|TSC_GROUP5_IO1|TSC_GROUP5_IO2|TSC_GROUP5_IO3
 8003fb6:	4b0a      	ldr	r3, [pc, #40]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fb8:	4a0b      	ldr	r2, [pc, #44]	; (8003fe8 <MX_TSC_Init+0x84>)
 8003fba:	631a      	str	r2, [r3, #48]	; 0x30
                    |TSC_GROUP6_IO1|TSC_GROUP6_IO2|TSC_GROUP6_IO3;
  htsc.Init.ShieldIOs = 0;
 8003fbc:	4b08      	ldr	r3, [pc, #32]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP3_IO2|TSC_GROUP5_IO4|TSC_GROUP6_IO4;
 8003fc2:	4b07      	ldr	r3, [pc, #28]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fc4:	4a09      	ldr	r2, [pc, #36]	; (8003fec <MX_TSC_Init+0x88>)
 8003fc6:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8003fc8:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <MX_TSC_Init+0x7c>)
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f7fd fd01 	bl	80019d2 <HAL_TSC_Init>
 8003fd0:	1e03      	subs	r3, r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <MX_TSC_Init+0x74>
  {
    Error_Handler();
 8003fd4:	f000 f870 	bl	80040b8 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8003fd8:	46c0      	nop			; (mov r8, r8)
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			; (mov r8, r8)
 8003fe0:	20000144 	.word	0x20000144
 8003fe4:	40024000 	.word	0x40024000
 8003fe8:	00770400 	.word	0x00770400
 8003fec:	00880200 	.word	0x00880200

08003ff0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ff4:	4b14      	ldr	r3, [pc, #80]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8003ff6:	4a15      	ldr	r2, [pc, #84]	; (800404c <MX_USART1_UART_Init+0x5c>)
 8003ff8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003ffa:	4b13      	ldr	r3, [pc, #76]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8003ffc:	2296      	movs	r2, #150	; 0x96
 8003ffe:	0192      	lsls	r2, r2, #6
 8004000:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004002:	4b11      	ldr	r3, [pc, #68]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004004:	2200      	movs	r2, #0
 8004006:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004008:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <MX_USART1_UART_Init+0x58>)
 800400a:	2200      	movs	r2, #0
 800400c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800400e:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004010:	2200      	movs	r2, #0
 8004012:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004014:	4b0c      	ldr	r3, [pc, #48]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004016:	220c      	movs	r2, #12
 8004018:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800401a:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <MX_USART1_UART_Init+0x58>)
 800401c:	2200      	movs	r2, #0
 800401e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004020:	4b09      	ldr	r3, [pc, #36]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004022:	2200      	movs	r2, #0
 8004024:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004026:	4b08      	ldr	r3, [pc, #32]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004028:	2200      	movs	r2, #0
 800402a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800402c:	4b06      	ldr	r3, [pc, #24]	; (8004048 <MX_USART1_UART_Init+0x58>)
 800402e:	2200      	movs	r2, #0
 8004030:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004032:	4b05      	ldr	r3, [pc, #20]	; (8004048 <MX_USART1_UART_Init+0x58>)
 8004034:	0018      	movs	r0, r3
 8004036:	f7fd fdcb 	bl	8001bd0 <HAL_UART_Init>
 800403a:	1e03      	subs	r3, r0, #0
 800403c:	d001      	beq.n	8004042 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800403e:	f000 f83b 	bl	80040b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200000d0 	.word	0x200000d0
 800404c:	40013800 	.word	0x40013800

08004050 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004056:	4b17      	ldr	r3, [pc, #92]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004058:	695a      	ldr	r2, [r3, #20]
 800405a:	4b16      	ldr	r3, [pc, #88]	; (80040b4 <MX_GPIO_Init+0x64>)
 800405c:	2180      	movs	r1, #128	; 0x80
 800405e:	03c9      	lsls	r1, r1, #15
 8004060:	430a      	orrs	r2, r1
 8004062:	615a      	str	r2, [r3, #20]
 8004064:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004066:	695a      	ldr	r2, [r3, #20]
 8004068:	2380      	movs	r3, #128	; 0x80
 800406a:	03db      	lsls	r3, r3, #15
 800406c:	4013      	ands	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]
 8004070:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004072:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004074:	695a      	ldr	r2, [r3, #20]
 8004076:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004078:	2180      	movs	r1, #128	; 0x80
 800407a:	02c9      	lsls	r1, r1, #11
 800407c:	430a      	orrs	r2, r1
 800407e:	615a      	str	r2, [r3, #20]
 8004080:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	02db      	lsls	r3, r3, #11
 8004088:	4013      	ands	r3, r2
 800408a:	60bb      	str	r3, [r7, #8]
 800408c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800408e:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004090:	695a      	ldr	r2, [r3, #20]
 8004092:	4b08      	ldr	r3, [pc, #32]	; (80040b4 <MX_GPIO_Init+0x64>)
 8004094:	2180      	movs	r1, #128	; 0x80
 8004096:	0289      	lsls	r1, r1, #10
 8004098:	430a      	orrs	r2, r1
 800409a:	615a      	str	r2, [r3, #20]
 800409c:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <MX_GPIO_Init+0x64>)
 800409e:	695a      	ldr	r2, [r3, #20]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	029b      	lsls	r3, r3, #10
 80040a4:	4013      	ands	r3, r2
 80040a6:	607b      	str	r3, [r7, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]

}
 80040aa:	46c0      	nop			; (mov r8, r8)
 80040ac:	46bd      	mov	sp, r7
 80040ae:	b004      	add	sp, #16
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	46c0      	nop			; (mov r8, r8)
 80040b4:	40021000 	.word	0x40021000

080040b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80040bc:	46c0      	nop			; (mov r8, r8)
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ca:	4b0f      	ldr	r3, [pc, #60]	; (8004108 <HAL_MspInit+0x44>)
 80040cc:	699a      	ldr	r2, [r3, #24]
 80040ce:	4b0e      	ldr	r3, [pc, #56]	; (8004108 <HAL_MspInit+0x44>)
 80040d0:	2101      	movs	r1, #1
 80040d2:	430a      	orrs	r2, r1
 80040d4:	619a      	str	r2, [r3, #24]
 80040d6:	4b0c      	ldr	r3, [pc, #48]	; (8004108 <HAL_MspInit+0x44>)
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	2201      	movs	r2, #1
 80040dc:	4013      	ands	r3, r2
 80040de:	607b      	str	r3, [r7, #4]
 80040e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040e2:	4b09      	ldr	r3, [pc, #36]	; (8004108 <HAL_MspInit+0x44>)
 80040e4:	69da      	ldr	r2, [r3, #28]
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <HAL_MspInit+0x44>)
 80040e8:	2180      	movs	r1, #128	; 0x80
 80040ea:	0549      	lsls	r1, r1, #21
 80040ec:	430a      	orrs	r2, r1
 80040ee:	61da      	str	r2, [r3, #28]
 80040f0:	4b05      	ldr	r3, [pc, #20]	; (8004108 <HAL_MspInit+0x44>)
 80040f2:	69da      	ldr	r2, [r3, #28]
 80040f4:	2380      	movs	r3, #128	; 0x80
 80040f6:	055b      	lsls	r3, r3, #21
 80040f8:	4013      	ands	r3, r2
 80040fa:	603b      	str	r3, [r7, #0]
 80040fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	46bd      	mov	sp, r7
 8004102:	b002      	add	sp, #8
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	40021000 	.word	0x40021000

0800410c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM15)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a0e      	ldr	r2, [pc, #56]	; (8004154 <HAL_TIM_Base_MspInit+0x48>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d115      	bne.n	800414a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 800411e:	4b0e      	ldr	r3, [pc, #56]	; (8004158 <HAL_TIM_Base_MspInit+0x4c>)
 8004120:	699a      	ldr	r2, [r3, #24]
 8004122:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <HAL_TIM_Base_MspInit+0x4c>)
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	0249      	lsls	r1, r1, #9
 8004128:	430a      	orrs	r2, r1
 800412a:	619a      	str	r2, [r3, #24]
 800412c:	4b0a      	ldr	r3, [pc, #40]	; (8004158 <HAL_TIM_Base_MspInit+0x4c>)
 800412e:	699a      	ldr	r2, [r3, #24]
 8004130:	2380      	movs	r3, #128	; 0x80
 8004132:	025b      	lsls	r3, r3, #9
 8004134:	4013      	ands	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 800413a:	2200      	movs	r2, #0
 800413c:	2100      	movs	r1, #0
 800413e:	2014      	movs	r0, #20
 8004140:	f7fc f97a 	bl	8000438 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8004144:	2014      	movs	r0, #20
 8004146:	f7fc f98c 	bl	8000462 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800414a:	46c0      	nop			; (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b004      	add	sp, #16
 8004150:	bd80      	pop	{r7, pc}
 8004152:	46c0      	nop			; (mov r8, r8)
 8004154:	40014000 	.word	0x40014000
 8004158:	40021000 	.word	0x40021000

0800415c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800415c:	b590      	push	{r4, r7, lr}
 800415e:	b08b      	sub	sp, #44	; 0x2c
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004164:	2314      	movs	r3, #20
 8004166:	18fb      	adds	r3, r7, r3
 8004168:	0018      	movs	r0, r3
 800416a:	2314      	movs	r3, #20
 800416c:	001a      	movs	r2, r3
 800416e:	2100      	movs	r1, #0
 8004170:	f000 fbcc 	bl	800490c <memset>
  if(htsc->Instance==TSC)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a27      	ldr	r2, [pc, #156]	; (8004218 <HAL_TSC_MspInit+0xbc>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d148      	bne.n	8004210 <HAL_TSC_MspInit+0xb4>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 800417e:	4b27      	ldr	r3, [pc, #156]	; (800421c <HAL_TSC_MspInit+0xc0>)
 8004180:	695a      	ldr	r2, [r3, #20]
 8004182:	4b26      	ldr	r3, [pc, #152]	; (800421c <HAL_TSC_MspInit+0xc0>)
 8004184:	2180      	movs	r1, #128	; 0x80
 8004186:	0449      	lsls	r1, r1, #17
 8004188:	430a      	orrs	r2, r1
 800418a:	615a      	str	r2, [r3, #20]
 800418c:	4b23      	ldr	r3, [pc, #140]	; (800421c <HAL_TSC_MspInit+0xc0>)
 800418e:	695a      	ldr	r2, [r3, #20]
 8004190:	2380      	movs	r3, #128	; 0x80
 8004192:	045b      	lsls	r3, r3, #17
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
 8004198:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800419a:	4b20      	ldr	r3, [pc, #128]	; (800421c <HAL_TSC_MspInit+0xc0>)
 800419c:	695a      	ldr	r2, [r3, #20]
 800419e:	4b1f      	ldr	r3, [pc, #124]	; (800421c <HAL_TSC_MspInit+0xc0>)
 80041a0:	2180      	movs	r1, #128	; 0x80
 80041a2:	02c9      	lsls	r1, r1, #11
 80041a4:	430a      	orrs	r2, r1
 80041a6:	615a      	str	r2, [r3, #20]
 80041a8:	4b1c      	ldr	r3, [pc, #112]	; (800421c <HAL_TSC_MspInit+0xc0>)
 80041aa:	695a      	ldr	r2, [r3, #20]
 80041ac:	2380      	movs	r3, #128	; 0x80
 80041ae:	02db      	lsls	r3, r3, #11
 80041b0:	4013      	ands	r3, r2
 80041b2:	60fb      	str	r3, [r7, #12]
 80041b4:	68fb      	ldr	r3, [r7, #12]
    PB3     ------> TSC_G5_IO1
    PB4     ------> TSC_G5_IO2
    PB6     ------> TSC_G5_IO3
    PB7     ------> TSC_G5_IO4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80041b6:	2114      	movs	r1, #20
 80041b8:	187b      	adds	r3, r7, r1
 80041ba:	4a19      	ldr	r2, [pc, #100]	; (8004220 <HAL_TSC_MspInit+0xc4>)
 80041bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041be:	187b      	adds	r3, r7, r1
 80041c0:	2212      	movs	r2, #18
 80041c2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c4:	187b      	adds	r3, r7, r1
 80041c6:	2200      	movs	r2, #0
 80041c8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041ca:	187b      	adds	r3, r7, r1
 80041cc:	2200      	movs	r2, #0
 80041ce:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80041d0:	187b      	adds	r3, r7, r1
 80041d2:	2203      	movs	r2, #3
 80041d4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041d6:	000c      	movs	r4, r1
 80041d8:	187b      	adds	r3, r7, r1
 80041da:	4a12      	ldr	r2, [pc, #72]	; (8004224 <HAL_TSC_MspInit+0xc8>)
 80041dc:	0019      	movs	r1, r3
 80041de:	0010      	movs	r0, r2
 80041e0:	f7fc f95c 	bl	800049c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80041e4:	0021      	movs	r1, r4
 80041e6:	187b      	adds	r3, r7, r1
 80041e8:	4a0f      	ldr	r2, [pc, #60]	; (8004228 <HAL_TSC_MspInit+0xcc>)
 80041ea:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ec:	187b      	adds	r3, r7, r1
 80041ee:	2202      	movs	r2, #2
 80041f0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041f2:	187b      	adds	r3, r7, r1
 80041f4:	2200      	movs	r2, #0
 80041f6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	2200      	movs	r2, #0
 80041fc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80041fe:	187b      	adds	r3, r7, r1
 8004200:	2203      	movs	r2, #3
 8004202:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004204:	187b      	adds	r3, r7, r1
 8004206:	4a07      	ldr	r2, [pc, #28]	; (8004224 <HAL_TSC_MspInit+0xc8>)
 8004208:	0019      	movs	r1, r3
 800420a:	0010      	movs	r0, r2
 800420c:	f7fc f946 	bl	800049c <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8004210:	46c0      	nop			; (mov r8, r8)
 8004212:	46bd      	mov	sp, r7
 8004214:	b00b      	add	sp, #44	; 0x2c
 8004216:	bd90      	pop	{r4, r7, pc}
 8004218:	40024000 	.word	0x40024000
 800421c:	40021000 	.word	0x40021000
 8004220:	00004081 	.word	0x00004081
 8004224:	48000400 	.word	0x48000400
 8004228:	0000385a 	.word	0x0000385a

0800422c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08a      	sub	sp, #40	; 0x28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004234:	2314      	movs	r3, #20
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	0018      	movs	r0, r3
 800423a:	2314      	movs	r3, #20
 800423c:	001a      	movs	r2, r3
 800423e:	2100      	movs	r1, #0
 8004240:	f000 fb64 	bl	800490c <memset>
  if(huart->Instance==USART1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1d      	ldr	r2, [pc, #116]	; (80042c0 <HAL_UART_MspInit+0x94>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d133      	bne.n	80042b6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800424e:	4b1d      	ldr	r3, [pc, #116]	; (80042c4 <HAL_UART_MspInit+0x98>)
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	4b1c      	ldr	r3, [pc, #112]	; (80042c4 <HAL_UART_MspInit+0x98>)
 8004254:	2180      	movs	r1, #128	; 0x80
 8004256:	01c9      	lsls	r1, r1, #7
 8004258:	430a      	orrs	r2, r1
 800425a:	619a      	str	r2, [r3, #24]
 800425c:	4b19      	ldr	r3, [pc, #100]	; (80042c4 <HAL_UART_MspInit+0x98>)
 800425e:	699a      	ldr	r2, [r3, #24]
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	01db      	lsls	r3, r3, #7
 8004264:	4013      	ands	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426a:	4b16      	ldr	r3, [pc, #88]	; (80042c4 <HAL_UART_MspInit+0x98>)
 800426c:	695a      	ldr	r2, [r3, #20]
 800426e:	4b15      	ldr	r3, [pc, #84]	; (80042c4 <HAL_UART_MspInit+0x98>)
 8004270:	2180      	movs	r1, #128	; 0x80
 8004272:	0289      	lsls	r1, r1, #10
 8004274:	430a      	orrs	r2, r1
 8004276:	615a      	str	r2, [r3, #20]
 8004278:	4b12      	ldr	r3, [pc, #72]	; (80042c4 <HAL_UART_MspInit+0x98>)
 800427a:	695a      	ldr	r2, [r3, #20]
 800427c:	2380      	movs	r3, #128	; 0x80
 800427e:	029b      	lsls	r3, r3, #10
 8004280:	4013      	ands	r3, r2
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004286:	2114      	movs	r1, #20
 8004288:	187b      	adds	r3, r7, r1
 800428a:	22c0      	movs	r2, #192	; 0xc0
 800428c:	00d2      	lsls	r2, r2, #3
 800428e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004290:	187b      	adds	r3, r7, r1
 8004292:	2202      	movs	r2, #2
 8004294:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004296:	187b      	adds	r3, r7, r1
 8004298:	2200      	movs	r2, #0
 800429a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800429c:	187b      	adds	r3, r7, r1
 800429e:	2203      	movs	r2, #3
 80042a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80042a2:	187b      	adds	r3, r7, r1
 80042a4:	2201      	movs	r2, #1
 80042a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042a8:	187a      	adds	r2, r7, r1
 80042aa:	2390      	movs	r3, #144	; 0x90
 80042ac:	05db      	lsls	r3, r3, #23
 80042ae:	0011      	movs	r1, r2
 80042b0:	0018      	movs	r0, r3
 80042b2:	f7fc f8f3 	bl	800049c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	46bd      	mov	sp, r7
 80042ba:	b00a      	add	sp, #40	; 0x28
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	46c0      	nop			; (mov r8, r8)
 80042c0:	40013800 	.word	0x40013800
 80042c4:	40021000 	.word	0x40021000

080042c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80042cc:	46c0      	nop			; (mov r8, r8)
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042d6:	e7fe      	b.n	80042d6 <HardFault_Handler+0x4>

080042d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80042dc:	46c0      	nop			; (mov r8, r8)
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042f0:	f7fb ffc6 	bl	8000280 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 80042f4:	f7fe fde8 	bl	8002ec8 <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042f8:	46c0      	nop			; (mov r8, r8)
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8004304:	4b03      	ldr	r3, [pc, #12]	; (8004314 <TIM15_IRQHandler+0x14>)
 8004306:	0018      	movs	r0, r3
 8004308:	f7fc ffcd 	bl	80012a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 800430c:	46c0      	nop			; (mov r8, r8)
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	20000090 	.word	0x20000090

08004318 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800431c:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <SystemInit+0x70>)
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	4b19      	ldr	r3, [pc, #100]	; (8004388 <SystemInit+0x70>)
 8004322:	2101      	movs	r1, #1
 8004324:	430a      	orrs	r2, r1
 8004326:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8004328:	4b17      	ldr	r3, [pc, #92]	; (8004388 <SystemInit+0x70>)
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	4b16      	ldr	r3, [pc, #88]	; (8004388 <SystemInit+0x70>)
 800432e:	4917      	ldr	r1, [pc, #92]	; (800438c <SystemInit+0x74>)
 8004330:	400a      	ands	r2, r1
 8004332:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8004334:	4b14      	ldr	r3, [pc, #80]	; (8004388 <SystemInit+0x70>)
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	4b13      	ldr	r3, [pc, #76]	; (8004388 <SystemInit+0x70>)
 800433a:	4915      	ldr	r1, [pc, #84]	; (8004390 <SystemInit+0x78>)
 800433c:	400a      	ands	r2, r1
 800433e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004340:	4b11      	ldr	r3, [pc, #68]	; (8004388 <SystemInit+0x70>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <SystemInit+0x70>)
 8004346:	4913      	ldr	r1, [pc, #76]	; (8004394 <SystemInit+0x7c>)
 8004348:	400a      	ands	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800434c:	4b0e      	ldr	r3, [pc, #56]	; (8004388 <SystemInit+0x70>)
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <SystemInit+0x70>)
 8004352:	4911      	ldr	r1, [pc, #68]	; (8004398 <SystemInit+0x80>)
 8004354:	400a      	ands	r2, r1
 8004356:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8004358:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <SystemInit+0x70>)
 800435a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800435c:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <SystemInit+0x70>)
 800435e:	210f      	movs	r1, #15
 8004360:	438a      	bics	r2, r1
 8004362:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8004364:	4b08      	ldr	r3, [pc, #32]	; (8004388 <SystemInit+0x70>)
 8004366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004368:	4b07      	ldr	r3, [pc, #28]	; (8004388 <SystemInit+0x70>)
 800436a:	490c      	ldr	r1, [pc, #48]	; (800439c <SystemInit+0x84>)
 800436c:	400a      	ands	r2, r1
 800436e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8004370:	4b05      	ldr	r3, [pc, #20]	; (8004388 <SystemInit+0x70>)
 8004372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004374:	4b04      	ldr	r3, [pc, #16]	; (8004388 <SystemInit+0x70>)
 8004376:	2101      	movs	r1, #1
 8004378:	438a      	bics	r2, r1
 800437a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800437c:	4b02      	ldr	r3, [pc, #8]	; (8004388 <SystemInit+0x70>)
 800437e:	2200      	movs	r2, #0
 8004380:	609a      	str	r2, [r3, #8]

}
 8004382:	46c0      	nop			; (mov r8, r8)
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40021000 	.word	0x40021000
 800438c:	f8ffb80c 	.word	0xf8ffb80c
 8004390:	fef6ffff 	.word	0xfef6ffff
 8004394:	fffbffff 	.word	0xfffbffff
 8004398:	ffc0ffff 	.word	0xffc0ffff
 800439c:	fffffeac 	.word	0xfffffeac

080043a0 <HAL_TIM_PeriodElapsedCallback>:
  }
  UNUSED(huart);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]

  touch_status = tsl_user_Exec();
 80043a8:	f000 f9dc 	bl	8004764 <tsl_user_Exec>
 80043ac:	0003      	movs	r3, r0
 80043ae:	001a      	movs	r2, r3
 80043b0:	4b02      	ldr	r3, [pc, #8]	; (80043bc <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80043b2:	701a      	strb	r2, [r3, #0]

  UNUSED(htim);
}
 80043b4:	46c0      	nop			; (mov r8, r8)
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b002      	add	sp, #8
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	20000068 	.word	0x20000068

080043c0 <touchkey_scan>:
 tsl_user_status_t touch_status = TSL_USER_STATUS_BUSY;
char GET_KEY = ' ';



void touchkey_scan(void){
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
		if(cnt++%50==0){
		}
		HAL_Delay(1);
	}
	else*/
	if(touch_flage[0]==0x0fff /*  &&  touch_status == TSL_USER_STATUS_OK_ECS_ON*/){
 80043c4:	4b60      	ldr	r3, [pc, #384]	; (8004548 <touchkey_scan+0x188>)
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	4a60      	ldr	r2, [pc, #384]	; (800454c <touchkey_scan+0x18c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d000      	beq.n	80043d0 <touchkey_scan+0x10>
 80043ce:	e0d3      	b.n	8004578 <touchkey_scan+0x1b8>

		/*--1--*/

		if(TKEY(1)){
 80043d0:	4b5f      	ldr	r3, [pc, #380]	; (8004550 <touchkey_scan+0x190>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	2b06      	cmp	r3, #6
 80043d8:	d10b      	bne.n	80043f2 <touchkey_scan+0x32>
 80043da:	4b5d      	ldr	r3, [pc, #372]	; (8004550 <touchkey_scan+0x190>)
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	2b06      	cmp	r3, #6
 80043e2:	d106      	bne.n	80043f2 <touchkey_scan+0x32>
			touch_flage[0]=0;
 80043e4:	4b58      	ldr	r3, [pc, #352]	; (8004548 <touchkey_scan+0x188>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	801a      	strh	r2, [r3, #0]
			GET_KEY = '1';
 80043ea:	4b5a      	ldr	r3, [pc, #360]	; (8004554 <touchkey_scan+0x194>)
 80043ec:	2231      	movs	r2, #49	; 0x31
 80043ee:	701a      	strb	r2, [r3, #0]
 80043f0:	e0c2      	b.n	8004578 <touchkey_scan+0x1b8>
		}

		/*--2--*/

		else if(TKEY(2)){
 80043f2:	4b57      	ldr	r3, [pc, #348]	; (8004550 <touchkey_scan+0x190>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	2b06      	cmp	r3, #6
 80043fa:	d10b      	bne.n	8004414 <touchkey_scan+0x54>
 80043fc:	4b54      	ldr	r3, [pc, #336]	; (8004550 <touchkey_scan+0x190>)
 80043fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	2b06      	cmp	r3, #6
 8004404:	d106      	bne.n	8004414 <touchkey_scan+0x54>
			touch_flage[0]=0;
 8004406:	4b50      	ldr	r3, [pc, #320]	; (8004548 <touchkey_scan+0x188>)
 8004408:	2200      	movs	r2, #0
 800440a:	801a      	strh	r2, [r3, #0]
			GET_KEY = '2';
 800440c:	4b51      	ldr	r3, [pc, #324]	; (8004554 <touchkey_scan+0x194>)
 800440e:	2232      	movs	r2, #50	; 0x32
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e0b1      	b.n	8004578 <touchkey_scan+0x1b8>
		}

		/*--3--*/

		else if(TKEY(3)){
 8004414:	4b4e      	ldr	r3, [pc, #312]	; (8004550 <touchkey_scan+0x190>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	2b06      	cmp	r3, #6
 800441c:	d10b      	bne.n	8004436 <touchkey_scan+0x76>
 800441e:	4b4c      	ldr	r3, [pc, #304]	; (8004550 <touchkey_scan+0x190>)
 8004420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	2b06      	cmp	r3, #6
 8004426:	d106      	bne.n	8004436 <touchkey_scan+0x76>
			touch_flage[0]=0;
 8004428:	4b47      	ldr	r3, [pc, #284]	; (8004548 <touchkey_scan+0x188>)
 800442a:	2200      	movs	r2, #0
 800442c:	801a      	strh	r2, [r3, #0]
			GET_KEY = '3';
 800442e:	4b49      	ldr	r3, [pc, #292]	; (8004554 <touchkey_scan+0x194>)
 8004430:	2233      	movs	r2, #51	; 0x33
 8004432:	701a      	strb	r2, [r3, #0]
 8004434:	e0a0      	b.n	8004578 <touchkey_scan+0x1b8>

		//**************************************row 2******************************/

		/*--4--*/

		else if(TKEY(4)){
 8004436:	4b46      	ldr	r3, [pc, #280]	; (8004550 <touchkey_scan+0x190>)
 8004438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	2b06      	cmp	r3, #6
 800443e:	d10b      	bne.n	8004458 <touchkey_scan+0x98>
 8004440:	4b43      	ldr	r3, [pc, #268]	; (8004550 <touchkey_scan+0x190>)
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b06      	cmp	r3, #6
 8004448:	d106      	bne.n	8004458 <touchkey_scan+0x98>
			touch_flage[0]=0;
 800444a:	4b3f      	ldr	r3, [pc, #252]	; (8004548 <touchkey_scan+0x188>)
 800444c:	2200      	movs	r2, #0
 800444e:	801a      	strh	r2, [r3, #0]
			GET_KEY = '4';
 8004450:	4b40      	ldr	r3, [pc, #256]	; (8004554 <touchkey_scan+0x194>)
 8004452:	2234      	movs	r2, #52	; 0x34
 8004454:	701a      	strb	r2, [r3, #0]
 8004456:	e08f      	b.n	8004578 <touchkey_scan+0x1b8>
		}


		/*--5--*/

		else if(TKEY(5)){
 8004458:	4b3d      	ldr	r3, [pc, #244]	; (8004550 <touchkey_scan+0x190>)
 800445a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b06      	cmp	r3, #6
 8004460:	d10b      	bne.n	800447a <touchkey_scan+0xba>
 8004462:	4b3b      	ldr	r3, [pc, #236]	; (8004550 <touchkey_scan+0x190>)
 8004464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	2b06      	cmp	r3, #6
 800446a:	d106      	bne.n	800447a <touchkey_scan+0xba>
			touch_flage[0]=0;
 800446c:	4b36      	ldr	r3, [pc, #216]	; (8004548 <touchkey_scan+0x188>)
 800446e:	2200      	movs	r2, #0
 8004470:	801a      	strh	r2, [r3, #0]
			GET_KEY = '5';
 8004472:	4b38      	ldr	r3, [pc, #224]	; (8004554 <touchkey_scan+0x194>)
 8004474:	2235      	movs	r2, #53	; 0x35
 8004476:	701a      	strb	r2, [r3, #0]
 8004478:	e07e      	b.n	8004578 <touchkey_scan+0x1b8>
		}


		/*--6--*/

		else if(TKEY(6)){
 800447a:	4b35      	ldr	r3, [pc, #212]	; (8004550 <touchkey_scan+0x190>)
 800447c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	2b06      	cmp	r3, #6
 8004482:	d10b      	bne.n	800449c <touchkey_scan+0xdc>
 8004484:	4b32      	ldr	r3, [pc, #200]	; (8004550 <touchkey_scan+0x190>)
 8004486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	2b06      	cmp	r3, #6
 800448c:	d106      	bne.n	800449c <touchkey_scan+0xdc>
			touch_flage[0]=0;
 800448e:	4b2e      	ldr	r3, [pc, #184]	; (8004548 <touchkey_scan+0x188>)
 8004490:	2200      	movs	r2, #0
 8004492:	801a      	strh	r2, [r3, #0]
			GET_KEY = '6';
 8004494:	4b2f      	ldr	r3, [pc, #188]	; (8004554 <touchkey_scan+0x194>)
 8004496:	2236      	movs	r2, #54	; 0x36
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	e06d      	b.n	8004578 <touchkey_scan+0x1b8>


		//    //**************************************row 3******************************/
		/*--7--*/

		else if(TKEY(7)){
 800449c:	4b2c      	ldr	r3, [pc, #176]	; (8004550 <touchkey_scan+0x190>)
 800449e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b06      	cmp	r3, #6
 80044a4:	d10b      	bne.n	80044be <touchkey_scan+0xfe>
 80044a6:	4b2a      	ldr	r3, [pc, #168]	; (8004550 <touchkey_scan+0x190>)
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	2b06      	cmp	r3, #6
 80044ae:	d106      	bne.n	80044be <touchkey_scan+0xfe>
			touch_flage[0]=0;
 80044b0:	4b25      	ldr	r3, [pc, #148]	; (8004548 <touchkey_scan+0x188>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	801a      	strh	r2, [r3, #0]
			GET_KEY = '7';
 80044b6:	4b27      	ldr	r3, [pc, #156]	; (8004554 <touchkey_scan+0x194>)
 80044b8:	2237      	movs	r2, #55	; 0x37
 80044ba:	701a      	strb	r2, [r3, #0]
 80044bc:	e05c      	b.n	8004578 <touchkey_scan+0x1b8>



		/*--8--*/

		else if(TKEY(8)){
 80044be:	4b24      	ldr	r3, [pc, #144]	; (8004550 <touchkey_scan+0x190>)
 80044c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	2b06      	cmp	r3, #6
 80044c6:	d10b      	bne.n	80044e0 <touchkey_scan+0x120>
 80044c8:	4b21      	ldr	r3, [pc, #132]	; (8004550 <touchkey_scan+0x190>)
 80044ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d106      	bne.n	80044e0 <touchkey_scan+0x120>
			touch_flage[0]=0;
 80044d2:	4b1d      	ldr	r3, [pc, #116]	; (8004548 <touchkey_scan+0x188>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	801a      	strh	r2, [r3, #0]
			GET_KEY = '8';
 80044d8:	4b1e      	ldr	r3, [pc, #120]	; (8004554 <touchkey_scan+0x194>)
 80044da:	2238      	movs	r2, #56	; 0x38
 80044dc:	701a      	strb	r2, [r3, #0]
 80044de:	e04b      	b.n	8004578 <touchkey_scan+0x1b8>



		/*--9--*/

		else if(TKEY(9)){
 80044e0:	4b1b      	ldr	r3, [pc, #108]	; (8004550 <touchkey_scan+0x190>)
 80044e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2b06      	cmp	r3, #6
 80044e8:	d10b      	bne.n	8004502 <touchkey_scan+0x142>
 80044ea:	4b19      	ldr	r3, [pc, #100]	; (8004550 <touchkey_scan+0x190>)
 80044ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b06      	cmp	r3, #6
 80044f2:	d106      	bne.n	8004502 <touchkey_scan+0x142>
			touch_flage[0]=0;
 80044f4:	4b14      	ldr	r3, [pc, #80]	; (8004548 <touchkey_scan+0x188>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	801a      	strh	r2, [r3, #0]
			GET_KEY = '9';
 80044fa:	4b16      	ldr	r3, [pc, #88]	; (8004554 <touchkey_scan+0x194>)
 80044fc:	2239      	movs	r2, #57	; 0x39
 80044fe:	701a      	strb	r2, [r3, #0]
 8004500:	e03a      	b.n	8004578 <touchkey_scan+0x1b8>
		//
		//    //**************************************row 4******************************/
		/*--
		 * --*--*/

		else if(TKEY('*')){
 8004502:	4b13      	ldr	r3, [pc, #76]	; (8004550 <touchkey_scan+0x190>)
 8004504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	2b06      	cmp	r3, #6
 800450a:	d10b      	bne.n	8004524 <touchkey_scan+0x164>
 800450c:	4b10      	ldr	r3, [pc, #64]	; (8004550 <touchkey_scan+0x190>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	2b06      	cmp	r3, #6
 8004514:	d106      	bne.n	8004524 <touchkey_scan+0x164>
			touch_flage[0]=0;
 8004516:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <touchkey_scan+0x188>)
 8004518:	2200      	movs	r2, #0
 800451a:	801a      	strh	r2, [r3, #0]
			GET_KEY = '*';
 800451c:	4b0d      	ldr	r3, [pc, #52]	; (8004554 <touchkey_scan+0x194>)
 800451e:	222a      	movs	r2, #42	; 0x2a
 8004520:	701a      	strb	r2, [r3, #0]
 8004522:	e029      	b.n	8004578 <touchkey_scan+0x1b8>
		}


		/*--0--*/

		else if(TKEY(0)){
 8004524:	4b0a      	ldr	r3, [pc, #40]	; (8004550 <touchkey_scan+0x190>)
 8004526:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	2b06      	cmp	r3, #6
 800452c:	d114      	bne.n	8004558 <touchkey_scan+0x198>
 800452e:	4b08      	ldr	r3, [pc, #32]	; (8004550 <touchkey_scan+0x190>)
 8004530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	2b06      	cmp	r3, #6
 8004536:	d10f      	bne.n	8004558 <touchkey_scan+0x198>
			touch_flage[0]=0;
 8004538:	4b03      	ldr	r3, [pc, #12]	; (8004548 <touchkey_scan+0x188>)
 800453a:	2200      	movs	r2, #0
 800453c:	801a      	strh	r2, [r3, #0]
			GET_KEY = '0';
 800453e:	4b05      	ldr	r3, [pc, #20]	; (8004554 <touchkey_scan+0x194>)
 8004540:	2230      	movs	r2, #48	; 0x30
 8004542:	701a      	strb	r2, [r3, #0]
 8004544:	e018      	b.n	8004578 <touchkey_scan+0x1b8>
 8004546:	46c0      	nop			; (mov r8, r8)
 8004548:	20000004 	.word	0x20000004
 800454c:	00000fff 	.word	0x00000fff
 8004550:	08004ad8 	.word	0x08004ad8
 8004554:	20000024 	.word	0x20000024
		}

		/*--#--*/

		else if(TKEY('#')){
 8004558:	4b71      	ldr	r3, [pc, #452]	; (8004720 <touchkey_scan+0x360>)
 800455a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b06      	cmp	r3, #6
 8004560:	d10a      	bne.n	8004578 <touchkey_scan+0x1b8>
 8004562:	4b6f      	ldr	r3, [pc, #444]	; (8004720 <touchkey_scan+0x360>)
 8004564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b06      	cmp	r3, #6
 800456a:	d105      	bne.n	8004578 <touchkey_scan+0x1b8>
			touch_flage[0]=0;
 800456c:	4b6d      	ldr	r3, [pc, #436]	; (8004724 <touchkey_scan+0x364>)
 800456e:	2200      	movs	r2, #0
 8004570:	801a      	strh	r2, [r3, #0]
			GET_KEY = '#';
 8004572:	4b6d      	ldr	r3, [pc, #436]	; (8004728 <touchkey_scan+0x368>)
 8004574:	2223      	movs	r2, #35	; 0x23
 8004576:	701a      	strb	r2, [r3, #0]
		}

	}


	if((MyTKeys[6].p_Data->StateId == release_type) && (MyTKeys[3].p_Data->StateId == release_type)){
 8004578:	4b69      	ldr	r3, [pc, #420]	; (8004720 <touchkey_scan+0x360>)
 800457a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b02      	cmp	r3, #2
 8004580:	d10b      	bne.n	800459a <touchkey_scan+0x1da>
 8004582:	4b67      	ldr	r3, [pc, #412]	; (8004720 <touchkey_scan+0x360>)
 8004584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	2b02      	cmp	r3, #2
 800458a:	d106      	bne.n	800459a <touchkey_scan+0x1da>
		touch_flage[0]|=0x0001;
 800458c:	4b65      	ldr	r3, [pc, #404]	; (8004724 <touchkey_scan+0x364>)
 800458e:	881b      	ldrh	r3, [r3, #0]
 8004590:	2201      	movs	r2, #1
 8004592:	4313      	orrs	r3, r2
 8004594:	b29a      	uxth	r2, r3
 8004596:	4b63      	ldr	r3, [pc, #396]	; (8004724 <touchkey_scan+0x364>)
 8004598:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[6].p_Data->StateId == release_type) && (MyTKeys[2].p_Data->StateId == release_type)){
 800459a:	4b61      	ldr	r3, [pc, #388]	; (8004720 <touchkey_scan+0x360>)
 800459c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d10b      	bne.n	80045bc <touchkey_scan+0x1fc>
 80045a4:	4b5e      	ldr	r3, [pc, #376]	; (8004720 <touchkey_scan+0x360>)
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d106      	bne.n	80045bc <touchkey_scan+0x1fc>
		touch_flage[0]|=0x0002;
 80045ae:	4b5d      	ldr	r3, [pc, #372]	; (8004724 <touchkey_scan+0x364>)
 80045b0:	881b      	ldrh	r3, [r3, #0]
 80045b2:	2202      	movs	r2, #2
 80045b4:	4313      	orrs	r3, r2
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	4b5a      	ldr	r3, [pc, #360]	; (8004724 <touchkey_scan+0x364>)
 80045ba:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[6].p_Data->StateId == release_type) && (MyTKeys[1].p_Data->StateId == release_type)){
 80045bc:	4b58      	ldr	r3, [pc, #352]	; (8004720 <touchkey_scan+0x360>)
 80045be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d10b      	bne.n	80045de <touchkey_scan+0x21e>
 80045c6:	4b56      	ldr	r3, [pc, #344]	; (8004720 <touchkey_scan+0x360>)
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d106      	bne.n	80045de <touchkey_scan+0x21e>
		touch_flage[0]|=0x0004;
 80045d0:	4b54      	ldr	r3, [pc, #336]	; (8004724 <touchkey_scan+0x364>)
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	2204      	movs	r2, #4
 80045d6:	4313      	orrs	r3, r2
 80045d8:	b29a      	uxth	r2, r3
 80045da:	4b52      	ldr	r3, [pc, #328]	; (8004724 <touchkey_scan+0x364>)
 80045dc:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[5].p_Data->StateId == release_type) && (MyTKeys[3].p_Data->StateId == release_type)){
 80045de:	4b50      	ldr	r3, [pc, #320]	; (8004720 <touchkey_scan+0x360>)
 80045e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d10b      	bne.n	8004600 <touchkey_scan+0x240>
 80045e8:	4b4d      	ldr	r3, [pc, #308]	; (8004720 <touchkey_scan+0x360>)
 80045ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d106      	bne.n	8004600 <touchkey_scan+0x240>
		touch_flage[0]|=0x0008;
 80045f2:	4b4c      	ldr	r3, [pc, #304]	; (8004724 <touchkey_scan+0x364>)
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	2208      	movs	r2, #8
 80045f8:	4313      	orrs	r3, r2
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	4b49      	ldr	r3, [pc, #292]	; (8004724 <touchkey_scan+0x364>)
 80045fe:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[5].p_Data->StateId == release_type) && (MyTKeys[2].p_Data->StateId == release_type)){
 8004600:	4b47      	ldr	r3, [pc, #284]	; (8004720 <touchkey_scan+0x360>)
 8004602:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	2b02      	cmp	r3, #2
 8004608:	d10b      	bne.n	8004622 <touchkey_scan+0x262>
 800460a:	4b45      	ldr	r3, [pc, #276]	; (8004720 <touchkey_scan+0x360>)
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b02      	cmp	r3, #2
 8004612:	d106      	bne.n	8004622 <touchkey_scan+0x262>
		touch_flage[0]|=0x0010;
 8004614:	4b43      	ldr	r3, [pc, #268]	; (8004724 <touchkey_scan+0x364>)
 8004616:	881b      	ldrh	r3, [r3, #0]
 8004618:	2210      	movs	r2, #16
 800461a:	4313      	orrs	r3, r2
 800461c:	b29a      	uxth	r2, r3
 800461e:	4b41      	ldr	r3, [pc, #260]	; (8004724 <touchkey_scan+0x364>)
 8004620:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[5].p_Data->StateId == release_type) && (MyTKeys[1].p_Data->StateId == release_type)){
 8004622:	4b3f      	ldr	r3, [pc, #252]	; (8004720 <touchkey_scan+0x360>)
 8004624:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	2b02      	cmp	r3, #2
 800462a:	d10b      	bne.n	8004644 <touchkey_scan+0x284>
 800462c:	4b3c      	ldr	r3, [pc, #240]	; (8004720 <touchkey_scan+0x360>)
 800462e:	695b      	ldr	r3, [r3, #20]
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2b02      	cmp	r3, #2
 8004634:	d106      	bne.n	8004644 <touchkey_scan+0x284>
		touch_flage[0]|=0x0020;
 8004636:	4b3b      	ldr	r3, [pc, #236]	; (8004724 <touchkey_scan+0x364>)
 8004638:	881b      	ldrh	r3, [r3, #0]
 800463a:	2220      	movs	r2, #32
 800463c:	4313      	orrs	r3, r2
 800463e:	b29a      	uxth	r2, r3
 8004640:	4b38      	ldr	r3, [pc, #224]	; (8004724 <touchkey_scan+0x364>)
 8004642:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[4].p_Data->StateId == release_type) && (MyTKeys[3].p_Data->StateId == release_type)){
 8004644:	4b36      	ldr	r3, [pc, #216]	; (8004720 <touchkey_scan+0x360>)
 8004646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	2b02      	cmp	r3, #2
 800464c:	d10b      	bne.n	8004666 <touchkey_scan+0x2a6>
 800464e:	4b34      	ldr	r3, [pc, #208]	; (8004720 <touchkey_scan+0x360>)
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d106      	bne.n	8004666 <touchkey_scan+0x2a6>
		touch_flage[0]|=0x0040;
 8004658:	4b32      	ldr	r3, [pc, #200]	; (8004724 <touchkey_scan+0x364>)
 800465a:	881b      	ldrh	r3, [r3, #0]
 800465c:	2240      	movs	r2, #64	; 0x40
 800465e:	4313      	orrs	r3, r2
 8004660:	b29a      	uxth	r2, r3
 8004662:	4b30      	ldr	r3, [pc, #192]	; (8004724 <touchkey_scan+0x364>)
 8004664:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[4].p_Data->StateId == release_type) && (MyTKeys[2].p_Data->StateId == release_type)){
 8004666:	4b2e      	ldr	r3, [pc, #184]	; (8004720 <touchkey_scan+0x360>)
 8004668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	2b02      	cmp	r3, #2
 800466e:	d10b      	bne.n	8004688 <touchkey_scan+0x2c8>
 8004670:	4b2b      	ldr	r3, [pc, #172]	; (8004720 <touchkey_scan+0x360>)
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	781b      	ldrb	r3, [r3, #0]
 8004676:	2b02      	cmp	r3, #2
 8004678:	d106      	bne.n	8004688 <touchkey_scan+0x2c8>
		touch_flage[0]|=0x0080;
 800467a:	4b2a      	ldr	r3, [pc, #168]	; (8004724 <touchkey_scan+0x364>)
 800467c:	881b      	ldrh	r3, [r3, #0]
 800467e:	2280      	movs	r2, #128	; 0x80
 8004680:	4313      	orrs	r3, r2
 8004682:	b29a      	uxth	r2, r3
 8004684:	4b27      	ldr	r3, [pc, #156]	; (8004724 <touchkey_scan+0x364>)
 8004686:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[4].p_Data->StateId == release_type) && (MyTKeys[1].p_Data->StateId == release_type)){
 8004688:	4b25      	ldr	r3, [pc, #148]	; (8004720 <touchkey_scan+0x360>)
 800468a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800468c:	781b      	ldrb	r3, [r3, #0]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d10c      	bne.n	80046ac <touchkey_scan+0x2ec>
 8004692:	4b23      	ldr	r3, [pc, #140]	; (8004720 <touchkey_scan+0x360>)
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b02      	cmp	r3, #2
 800469a:	d107      	bne.n	80046ac <touchkey_scan+0x2ec>
		touch_flage[0]|=0x0100;
 800469c:	4b21      	ldr	r3, [pc, #132]	; (8004724 <touchkey_scan+0x364>)
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	2280      	movs	r2, #128	; 0x80
 80046a2:	0052      	lsls	r2, r2, #1
 80046a4:	4313      	orrs	r3, r2
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	4b1e      	ldr	r3, [pc, #120]	; (8004724 <touchkey_scan+0x364>)
 80046aa:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[0].p_Data->StateId == release_type) && (MyTKeys[3].p_Data->StateId == release_type)){
 80046ac:	4b1c      	ldr	r3, [pc, #112]	; (8004720 <touchkey_scan+0x360>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d10c      	bne.n	80046d0 <touchkey_scan+0x310>
 80046b6:	4b1a      	ldr	r3, [pc, #104]	; (8004720 <touchkey_scan+0x360>)
 80046b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ba:	781b      	ldrb	r3, [r3, #0]
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d107      	bne.n	80046d0 <touchkey_scan+0x310>
		touch_flage[0]|=0x0200;
 80046c0:	4b18      	ldr	r3, [pc, #96]	; (8004724 <touchkey_scan+0x364>)
 80046c2:	881b      	ldrh	r3, [r3, #0]
 80046c4:	2280      	movs	r2, #128	; 0x80
 80046c6:	0092      	lsls	r2, r2, #2
 80046c8:	4313      	orrs	r3, r2
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	4b15      	ldr	r3, [pc, #84]	; (8004724 <touchkey_scan+0x364>)
 80046ce:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[0].p_Data->StateId == release_type) && (MyTKeys[2].p_Data->StateId == release_type)){
 80046d0:	4b13      	ldr	r3, [pc, #76]	; (8004720 <touchkey_scan+0x360>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	781b      	ldrb	r3, [r3, #0]
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d10c      	bne.n	80046f4 <touchkey_scan+0x334>
 80046da:	4b11      	ldr	r3, [pc, #68]	; (8004720 <touchkey_scan+0x360>)
 80046dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d107      	bne.n	80046f4 <touchkey_scan+0x334>
		touch_flage[0]|=0x0400;
 80046e4:	4b0f      	ldr	r3, [pc, #60]	; (8004724 <touchkey_scan+0x364>)
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	2280      	movs	r2, #128	; 0x80
 80046ea:	00d2      	lsls	r2, r2, #3
 80046ec:	4313      	orrs	r3, r2
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <touchkey_scan+0x364>)
 80046f2:	801a      	strh	r2, [r3, #0]
	}
	if((MyTKeys[0].p_Data->StateId == release_type) && (MyTKeys[1].p_Data->StateId == release_type)){
 80046f4:	4b0a      	ldr	r3, [pc, #40]	; (8004720 <touchkey_scan+0x360>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d10c      	bne.n	8004718 <touchkey_scan+0x358>
 80046fe:	4b08      	ldr	r3, [pc, #32]	; (8004720 <touchkey_scan+0x360>)
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b02      	cmp	r3, #2
 8004706:	d107      	bne.n	8004718 <touchkey_scan+0x358>
		touch_flage[0]|=0x0800;
 8004708:	4b06      	ldr	r3, [pc, #24]	; (8004724 <touchkey_scan+0x364>)
 800470a:	881b      	ldrh	r3, [r3, #0]
 800470c:	2280      	movs	r2, #128	; 0x80
 800470e:	0112      	lsls	r2, r2, #4
 8004710:	4313      	orrs	r3, r2
 8004712:	b29a      	uxth	r2, r3
 8004714:	4b03      	ldr	r3, [pc, #12]	; (8004724 <touchkey_scan+0x364>)
 8004716:	801a      	strh	r2, [r3, #0]
	}

}
 8004718:	46c0      	nop			; (mov r8, r8)
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	08004ad8 	.word	0x08004ad8
 8004724:	20000004 	.word	0x20000004
 8004728:	20000024 	.word	0x20000024

0800472c <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
   /**
  */

  tsl_user_Init();
 8004730:	f000 f804 	bl	800473c <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8004734:	46c0      	nop			; (mov r8, r8)
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
	...

0800473c <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8004740:	4b06      	ldr	r3, [pc, #24]	; (800475c <tsl_user_Init+0x20>)
 8004742:	0018      	movs	r0, r3
 8004744:	f7fe faf0 	bl	8002d28 <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8004748:	4b05      	ldr	r3, [pc, #20]	; (8004760 <tsl_user_Init+0x24>)
 800474a:	0018      	movs	r0, r3
 800474c:	f7fd fe04 	bl	8002358 <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
 8004750:	f000 f870 	bl	8004834 <tsl_user_SetThresholds>
}
 8004754:	46c0      	nop			; (mov r8, r8)
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	20000028 	.word	0x20000028
 8004760:	080049d0 	.word	0x080049d0

08004764 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;
 800476a:	1dfb      	adds	r3, r7, #7
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]

  /* Configure and start bank acquisition */
  if (!config_done)
 8004770:	4b2c      	ldr	r3, [pc, #176]	; (8004824 <tsl_user_Exec+0xc0>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d10a      	bne.n	800478e <tsl_user_Exec+0x2a>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8004778:	4b2b      	ldr	r3, [pc, #172]	; (8004828 <tsl_user_Exec+0xc4>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	0018      	movs	r0, r3
 8004780:	f7fd ffac 	bl	80026dc <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 8004784:	f7fe f816 	bl	80027b4 <TSL_acq_BankStartAcq>
    config_done = 1;
 8004788:	4b26      	ldr	r3, [pc, #152]	; (8004824 <tsl_user_Exec+0xc0>)
 800478a:	2201      	movs	r2, #1
 800478c:	601a      	str	r2, [r3, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 800478e:	f7fe f831 	bl	80027f4 <TSL_acq_BankWaitEOC>
 8004792:	1e03      	subs	r3, r0, #0
 8004794:	d10f      	bne.n	80047b6 <tsl_user_Exec+0x52>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <tsl_user_Exec+0xc4>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2200      	movs	r2, #0
 800479e:	2100      	movs	r1, #0
 80047a0:	0018      	movs	r0, r3
 80047a2:	f7fd fe07 	bl	80023b4 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 80047a6:	4b20      	ldr	r3, [pc, #128]	; (8004828 <tsl_user_Exec+0xc4>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	1c5a      	adds	r2, r3, #1
 80047ac:	4b1e      	ldr	r3, [pc, #120]	; (8004828 <tsl_user_Exec+0xc4>)
 80047ae:	601a      	str	r2, [r3, #0]
    config_done = 0;
 80047b0:	4b1c      	ldr	r3, [pc, #112]	; (8004824 <tsl_user_Exec+0xc0>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	601a      	str	r2, [r3, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 80047b6:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <tsl_user_Exec+0xc4>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d928      	bls.n	8004810 <tsl_user_Exec+0xac>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 80047be:	4b1a      	ldr	r3, [pc, #104]	; (8004828 <tsl_user_Exec+0xc4>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
    config_done = 0;
 80047c4:	4b17      	ldr	r3, [pc, #92]	; (8004824 <tsl_user_Exec+0xc0>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	601a      	str	r2, [r3, #0]

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 80047ca:	4b18      	ldr	r3, [pc, #96]	; (800482c <tsl_user_Exec+0xc8>)
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7fe fb07 	bl	8002de0 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 80047d2:	4b16      	ldr	r3, [pc, #88]	; (800482c <tsl_user_Exec+0xc8>)
 80047d4:	0018      	movs	r0, r3
 80047d6:	f7fe f8a5 	bl	8002924 <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80047da:	4a15      	ldr	r2, [pc, #84]	; (8004830 <tsl_user_Exec+0xcc>)
 80047dc:	23fa      	movs	r3, #250	; 0xfa
 80047de:	005b      	lsls	r3, r3, #1
 80047e0:	0011      	movs	r1, r2
 80047e2:	0018      	movs	r0, r3
 80047e4:	f7fe fb9c 	bl	8002f20 <TSL_tim_CheckDelay_ms>
 80047e8:	1e03      	subs	r3, r0, #0
 80047ea:	d10d      	bne.n	8004808 <tsl_user_Exec+0xa4>
    {
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 80047ec:	4b0f      	ldr	r3, [pc, #60]	; (800482c <tsl_user_Exec+0xc8>)
 80047ee:	0018      	movs	r0, r3
 80047f0:	f7fe fa2a 	bl	8002c48 <TSL_ecs_Process>
 80047f4:	1e03      	subs	r3, r0, #0
 80047f6:	d103      	bne.n	8004800 <tsl_user_Exec+0x9c>
      {
        status = TSL_USER_STATUS_OK_ECS_ON;
 80047f8:	1dfb      	adds	r3, r7, #7
 80047fa:	2202      	movs	r2, #2
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	e00a      	b.n	8004816 <tsl_user_Exec+0xb2>
      }
      else
      {
        status = TSL_USER_STATUS_OK_ECS_OFF;
 8004800:	1dfb      	adds	r3, r7, #7
 8004802:	2203      	movs	r2, #3
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	e006      	b.n	8004816 <tsl_user_Exec+0xb2>
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 8004808:	1dfb      	adds	r3, r7, #7
 800480a:	2201      	movs	r2, #1
 800480c:	701a      	strb	r2, [r3, #0]
 800480e:	e002      	b.n	8004816 <tsl_user_Exec+0xb2>

/* USER CODE END Process objects */
  }
  else
  {
    status = TSL_USER_STATUS_BUSY;
 8004810:	1dfb      	adds	r3, r7, #7
 8004812:	2200      	movs	r2, #0
 8004814:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN TSL_USER_STATUS_BUSY */

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
 8004816:	1dfb      	adds	r3, r7, #7
 8004818:	781b      	ldrb	r3, [r3, #0]
}
 800481a:	0018      	movs	r0, r3
 800481c:	46bd      	mov	sp, r7
 800481e:	b002      	add	sp, #8
 8004820:	bd80      	pop	{r7, pc}
 8004822:	46c0      	nop			; (mov r8, r8)
 8004824:	2000006c 	.word	0x2000006c
 8004828:	20000070 	.word	0x20000070
 800482c:	20000028 	.word	0x20000028
 8004830:	2000021e 	.word	0x2000021e

08004834 <tsl_user_SetThresholds>:
  * @brief  Set thresholds for each object (optional).
  * @param  None
  * @retval None
  */
void tsl_user_SetThresholds(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Tsl_user_SetThresholds */
  /* Example: Decrease the Detect thresholds for the TKEY 0*/
  MyTKeys_Param[0].DetectInTh -= 10;
 8004838:	4b07      	ldr	r3, [pc, #28]	; (8004858 <tsl_user_SetThresholds+0x24>)
 800483a:	789b      	ldrb	r3, [r3, #2]
 800483c:	3b0a      	subs	r3, #10
 800483e:	b2da      	uxtb	r2, r3
 8004840:	4b05      	ldr	r3, [pc, #20]	; (8004858 <tsl_user_SetThresholds+0x24>)
 8004842:	709a      	strb	r2, [r3, #2]
  MyTKeys_Param[0].DetectOutTh -= 10;
 8004844:	4b04      	ldr	r3, [pc, #16]	; (8004858 <tsl_user_SetThresholds+0x24>)
 8004846:	78db      	ldrb	r3, [r3, #3]
 8004848:	3b0a      	subs	r3, #10
 800484a:	b2da      	uxtb	r2, r3
 800484c:	4b02      	ldr	r3, [pc, #8]	; (8004858 <tsl_user_SetThresholds+0x24>)
 800484e:	70da      	strb	r2, [r3, #3]

/* USER CODE END Tsl_user_SetThresholds */
  }
 8004850:	46c0      	nop			; (mov r8, r8)
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	46c0      	nop			; (mov r8, r8)
 8004858:	200001d8 	.word	0x200001d8

0800485c <MyTKeys_ErrorStateProcess>:
  * @brief  Executed when a sensor is in Error state
  * @param  None
  * @retval None
  */
  void MyTKeys_ErrorStateProcess(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_ErrorStateProcess */
  /* Add here your own processing when a sensor is in Error state */
/* USER CODE END MyTKeys_ErrorStateProcess */
}
 8004860:	46c0      	nop			; (mov r8, r8)
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <MyTKeys_OffStateProcess>:
  * @brief  Executed when a sensor is in Off state
  * @param  None
  * @retval None
  */
void MyTKeys_OffStateProcess(void)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MyTKeys_OffStateProcess */
  /* Add here your own processing when a sensor is in Off state */
/* USER CODE END MyTKeys_OffStateProcess */
}
 800486a:	46c0      	nop			; (mov r8, r8)
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004870:	480d      	ldr	r0, [pc, #52]	; (80048a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004872:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004874:	480d      	ldr	r0, [pc, #52]	; (80048ac <LoopForever+0x6>)
  ldr r1, =_edata
 8004876:	490e      	ldr	r1, [pc, #56]	; (80048b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004878:	4a0e      	ldr	r2, [pc, #56]	; (80048b4 <LoopForever+0xe>)
  movs r3, #0
 800487a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800487c:	e002      	b.n	8004884 <LoopCopyDataInit>

0800487e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800487e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004882:	3304      	adds	r3, #4

08004884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004888:	d3f9      	bcc.n	800487e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800488a:	4a0b      	ldr	r2, [pc, #44]	; (80048b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800488c:	4c0b      	ldr	r4, [pc, #44]	; (80048bc <LoopForever+0x16>)
  movs r3, #0
 800488e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004890:	e001      	b.n	8004896 <LoopFillZerobss>

08004892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004894:	3204      	adds	r2, #4

08004896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004898:	d3fb      	bcc.n	8004892 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800489a:	f7ff fd3d 	bl	8004318 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800489e:	f000 f811 	bl	80048c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80048a2:	f7ff fa69 	bl	8003d78 <main>

080048a6 <LoopForever>:

LoopForever:
    b LoopForever
 80048a6:	e7fe      	b.n	80048a6 <LoopForever>
  ldr   r0, =_estack
 80048a8:	20001fff 	.word	0x20001fff
  ldr r0, =_sdata
 80048ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048b0:	20000048 	.word	0x20000048
  ldr r2, =_sidata
 80048b4:	08004ba4 	.word	0x08004ba4
  ldr r2, =_sbss
 80048b8:	20000048 	.word	0x20000048
  ldr r4, =_ebss
 80048bc:	2000023c 	.word	0x2000023c

080048c0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80048c0:	e7fe      	b.n	80048c0 <ADC1_COMP_IRQHandler>
	...

080048c4 <__libc_init_array>:
 80048c4:	b570      	push	{r4, r5, r6, lr}
 80048c6:	2600      	movs	r6, #0
 80048c8:	4d0c      	ldr	r5, [pc, #48]	; (80048fc <__libc_init_array+0x38>)
 80048ca:	4c0d      	ldr	r4, [pc, #52]	; (8004900 <__libc_init_array+0x3c>)
 80048cc:	1b64      	subs	r4, r4, r5
 80048ce:	10a4      	asrs	r4, r4, #2
 80048d0:	42a6      	cmp	r6, r4
 80048d2:	d109      	bne.n	80048e8 <__libc_init_array+0x24>
 80048d4:	2600      	movs	r6, #0
 80048d6:	f000 f821 	bl	800491c <_init>
 80048da:	4d0a      	ldr	r5, [pc, #40]	; (8004904 <__libc_init_array+0x40>)
 80048dc:	4c0a      	ldr	r4, [pc, #40]	; (8004908 <__libc_init_array+0x44>)
 80048de:	1b64      	subs	r4, r4, r5
 80048e0:	10a4      	asrs	r4, r4, #2
 80048e2:	42a6      	cmp	r6, r4
 80048e4:	d105      	bne.n	80048f2 <__libc_init_array+0x2e>
 80048e6:	bd70      	pop	{r4, r5, r6, pc}
 80048e8:	00b3      	lsls	r3, r6, #2
 80048ea:	58eb      	ldr	r3, [r5, r3]
 80048ec:	4798      	blx	r3
 80048ee:	3601      	adds	r6, #1
 80048f0:	e7ee      	b.n	80048d0 <__libc_init_array+0xc>
 80048f2:	00b3      	lsls	r3, r6, #2
 80048f4:	58eb      	ldr	r3, [r5, r3]
 80048f6:	4798      	blx	r3
 80048f8:	3601      	adds	r6, #1
 80048fa:	e7f2      	b.n	80048e2 <__libc_init_array+0x1e>
 80048fc:	08004b9c 	.word	0x08004b9c
 8004900:	08004b9c 	.word	0x08004b9c
 8004904:	08004b9c 	.word	0x08004b9c
 8004908:	08004ba0 	.word	0x08004ba0

0800490c <memset>:
 800490c:	0003      	movs	r3, r0
 800490e:	1812      	adds	r2, r2, r0
 8004910:	4293      	cmp	r3, r2
 8004912:	d100      	bne.n	8004916 <memset+0xa>
 8004914:	4770      	bx	lr
 8004916:	7019      	strb	r1, [r3, #0]
 8004918:	3301      	adds	r3, #1
 800491a:	e7f9      	b.n	8004910 <memset+0x4>

0800491c <_init>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	46c0      	nop			; (mov r8, r8)
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr

08004928 <_fini>:
 8004928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492a:	46c0      	nop			; (mov r8, r8)
 800492c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800492e:	bc08      	pop	{r3}
 8004930:	469e      	mov	lr, r3
 8004932:	4770      	bx	lr
