<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<base href=""><div style="margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff"><div style="margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left">This is Google&#39;s cache of <a href="http://www.vdlande.com/VHDL/entity.html" style="text-decoration:underline;color:#00c">http://www.vdlande.com/VHDL/entity.html</a>. It is a snapshot of the page as it appeared on Oct 9, 2009 11:05:30 GMT. The <a href="http://www.vdlande.com/VHDL/entity.html" style="text-decoration:underline;color:#00c">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration:underline;color:#00c">Learn more</a><br><br><div style="float:right"><a href="http://74.125.155.132/search?q=cache:pbDzbyl_4FIJ:www.vdlande.com/VHDL/entity.html+site:www.vdlande.com+vhdl+entity&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1" style="text-decoration:underline;color:#00c">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background:#ffff66;color:black;font-weight:bold">vhdl</span>&nbsp;<span style="background:#a0ffff;color:black;font-weight:bold">entity</span>&nbsp;&nbsp;</div></div></div><div style="position:relative">
<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Entity</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B><b style="color:black;background-color:#a0ffff">Entity</b></B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Primary Library Unit</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=40%>
<TR>
<TD><PRE><b style="color:black;background-color:#a0ffff">entity</b> entity_name is
   generic (generic_list);	
   port (port_list);
end entity_name;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 1.1

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>The port list must define the name, the mode (i.e. direction) and
the type of each port on the <b style="color:black;background-color:#a0ffff">entity</b>:
<PRE><b style="color:black;background-color:#a0ffff">entity</b> HALFADD is
  port(A,B : in bit;
       SUM, CARRY : out bit);
end HALFADD;

<b style="color:black;background-color:#a0ffff">entity</b> COUNTER is
port (CLK  : in std_ulogic;
      RESET: in std_ulogic;
      Q    : out integer
                 range 0 to 15);
end COUNTER;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=80%>
<TR>
<TD>The top-level <b style="color:black;background-color:#a0ffff">entity</b> in a simulateable <b style="color:black;background-color:#ffff66">VHDL</b> model is usually
"empty", i.e. has no ports. Its architecture is usually the "test bench":
<PRE><b style="color:black;background-color:#a0ffff">entity</b> TB_DISPLAY is
end TB_DISPLAY;

architecture TEST of TB_DISPLAY is
-- signal declarations
-- component declaration(s)
begin
-- component instance(s)
-- test processes
end TEST;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>Each <b style="color:black;background-color:#a0ffff">entity</b> port acts like a signal which is visible in the
architecture(s) of the <b style="color:black;background-color:#a0ffff">entity</b>. The mode (i.e.direction) of each port
determines whether it may be read from or written to in the
architecture:
<table border=0 cellpadding=5><tr><th>Mode</th><th>Read in Arch?</th><th>Write in Arch</th></tr>
<tr><td>in</td><td>Yes</td><td>No</td></tr>
<tr><td>out</td><td>No</td><td>Yes</td></tr>
<tr><td>inout</td><td>Yes</td><td>Yes</td></tr>
<tr><td>buffer</td><td>Yes</td><td>Yes</td></tr>
</table></PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>If an <b style="color:black;background-color:#a0ffff">entity</b> has generics, these must be declared before the ports.
They do not have a mode, as by definition they can only pass information
into the <b style="color:black;background-color:#a0ffff">entity</b>:
<PRE><b style="color:black;background-color:#a0ffff">entity</b> AN2_GENERIC is
   generic (DELAY: time := 1.0 ns);
   port (A,B : in std_ulogic;
         Z : out std_ulogic);
end AN2_GENERIC;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>
<TR>
<TD>An <b style="color:black;background-color:#a0ffff">entity</b> may also contain declarations. Items declared are visible
within the arhitecture(s) of the <b style="color:black;background-color:#a0ffff">entity</b>.</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<b style="color:black;background-color:#a0ffff">Entity</b> declarations are supported for suynthesis, providing the port
types are acceptable to the logic synthesis tool. Usually, only generics
of type integer are supported. Values for generics have to be supplied
by the user at the time of synthesis.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

In <b style="color:black;background-color:#ffff66">VHDL</b>-93, the keyword <b>end</b> may be followed by the keyword
<b><b style="color:black;background-color:#a0ffff">entity</b></b> for clarity and consistancy.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="http://www.vdlande.com/VHDL/constdec.htm"><img border=0 src="http://www.vdlande.com/images/left.gif"></a>
<a href="http://www.vdlande.com/VHDL/index.htm"><img border=0 src="http://www.vdlande.com/images/up.gif"></a>
<a href="http://www.vdlande.com/VHDL/exits.htm"><img border=0 src="http://www.vdlande.com/images/right.gif"></a>
</div>

<HR WIDTH="80%">
</BODY>
</HTML>
