{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476504640539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476504640548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 21:10:40 2016 " "Processing started: Fri Oct 14 21:10:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476504640548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476504640548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476504640548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1476504641092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476504641182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(4) " "Verilog HDL Declaration information at regfile.sv(4): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476504641182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 6 6 " "Found 6 design units, including 6 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF1_enable " "Found entity 3: DFF1_enable" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF4 " "Found entity 4: DFF4" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF16 " "Found entity 5: DFF16" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""} { "Info" "ISGN_ENTITY_NAME" "6 DFF64 " "Found entity 6: DFF64" {  } { { "regfile.sv" "" { Text "D:/EE 469/Lab 1/regfile.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476504641184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "testbench.sv" "" { Text "D:/EE 469/Lab 1/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476504641187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder.sv" "" { Text "D:/EE 469/Lab 1/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641190 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3to8 " "Found entity 2: decoder_3to8" {  } { { "decoder.sv" "" { Text "D:/EE 469/Lab 1/decoder.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641190 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_5to32 " "Found entity 3: decoder_5to32" {  } { { "decoder.sv" "" { Text "D:/EE 469/Lab 1/decoder.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641190 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_testbench " "Found entity 4: decoder_testbench" {  } { { "decoder.sv" "" { Text "D:/EE 469/Lab 1/decoder.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476504641190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 5 5 " "Found 5 design units, including 5 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Lab 1/muxes.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4to1 " "Found entity 2: mux_4to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Lab 1/muxes.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_16to1 " "Found entity 3: mux_16to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Lab 1/muxes.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_32to1 " "Found entity 4: mux_32to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Lab 1/muxes.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_testbench " "Found entity 5: mux_testbench" {  } { { "muxes.sv" "" { Text "D:/EE 469/Lab 1/muxes.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476504641194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476504641249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 decoder_5to32:pickWriteRegister " "Elaborating entity \"decoder_5to32\" for hierarchy \"decoder_5to32:pickWriteRegister\"" {  } { { "regfile.sv" "pickWriteRegister" { Text "D:/EE 469/Lab 1/regfile.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476504641340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 decoder_5to32:pickWriteRegister\|decoder_2to4:d0 " "Elaborating entity \"decoder_2to4\" for hierarchy \"decoder_5to32:pickWriteRegister\|decoder_2to4:d0\"" {  } { { "decoder.sv" "d0" { Text "D:/EE 469/Lab 1/decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1476504641342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 decoder_5to32:pickWriteRegister\|decoder_3to8:d1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"decoder_5to32:pickWriteRegister\|decoder_3to8:d1\"" {  } 