$date
	Mon Nov 17 19:20:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sync_fifo_ptr $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ DEPTH $end
$var parameter 32 % WIDTH $end
$var reg 1 & clk $end
$var reg 8 ' din [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst_n $end
$var reg 1 * wr_en $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 8 + din [7:0] $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst_n $end
$var wire 1 * wr_en $end
$var wire 3 , wr_ptr_next [2:0] $end
$var wire 3 - rd_ptr_next [2:0] $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var parameter 32 . ADDR_W $end
$var parameter 32 / DEPTH $end
$var parameter 32 0 WIDTH $end
$var reg 8 1 dout [7:0] $end
$var reg 3 2 rd_ptr [2:0] $end
$var reg 3 3 wr_ptr [2:0] $end
$upscope $end
$scope task read_fifo $end
$upscope $end
$scope task write_fifo $end
$var reg 8 4 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 0
b1000 /
b11 .
b1000 %
b1000 $
$end
#0
$dumpvars
bx 4
b0 3
b0 2
b0 1
b1 -
b1 ,
b0 +
0*
0)
0(
b0 '
0&
b0 #
1"
0!
$end
#5000
1&
#10000
0&
#15000
1&
#20000
0&
#25000
1)
1&
#30000
0&
#35000
b100100 4
1&
#40000
0&
#45000
b10 ,
0"
b1 3
b100100 '
b100100 +
1*
1&
#50000
0&
#55000
b0 '
b0 +
0*
1&
#56000
b10000001 4
#60000
0&
#65000
b11 ,
b10 3
b10000001 '
b10000001 +
1*
1&
#70000
0&
#75000
b0 '
b0 +
0*
1&
#76000
b1001 4
#80000
0&
#85000
b100 ,
b11 3
b1001 '
b1001 +
1*
1&
#90000
0&
#95000
b0 '
b0 +
0*
1&
#96000
b1100011 4
#100000
0&
#105000
b101 ,
b100 3
b1100011 '
b1100011 +
1*
1&
#110000
0&
#115000
b0 '
b0 +
0*
1&
#116000
b1101 4
#120000
0&
#125000
b110 ,
b101 3
b1101 '
b1101 +
1*
1&
#130000
0&
#135000
b0 '
b0 +
0*
1&
#136000
b10001101 4
#140000
0&
#145000
b111 ,
b110 3
b10001101 '
b10001101 +
1*
1&
#150000
0&
#155000
b0 '
b0 +
0*
1&
#156000
b1100101 4
#160000
0&
#165000
1!
b0 ,
b111 3
b1100101 '
b1100101 +
1*
1&
#170000
0&
#175000
b0 '
b0 +
0*
1&
#180000
0&
#185000
b10 -
0!
b1 2
b100100 #
b100100 1
1(
1&
#190000
0&
#195000
0(
1&
#200000
0&
#205000
b11 -
b10 2
b10000001 #
b10000001 1
1(
1&
#210000
0&
#215000
0(
1&
#220000
0&
#225000
b100 -
b11 2
b1001 #
b1001 1
1(
1&
#230000
0&
#235000
0(
1&
#240000
0&
#245000
b101 -
b100 2
b1100011 #
b1100011 1
1(
1&
#250000
0&
#255000
0(
1&
#260000
0&
#265000
b110 -
b101 2
b1101 #
b1101 1
1(
1&
#270000
0&
#275000
0(
1&
#280000
0&
#285000
b111 -
b110 2
b10001101 #
b10001101 1
1(
1&
#290000
0&
#295000
0(
1&
#300000
0&
#305000
b0 -
1"
b111 2
b1100101 #
b1100101 1
1(
1&
#310000
0&
#315000
0(
1&
#316000
b10101010 4
#320000
0&
#325000
b1 ,
0"
b0 3
b10101010 '
b10101010 +
1*
1(
1&
#330000
0&
#335000
b10111011 4
0(
b0 '
b0 +
0*
1&
#340000
0&
#345000
b1 -
b10 ,
b0 2
b10101010 #
b10101010 1
b1 3
1(
b10111011 '
b10111011 +
1*
1&
#350000
0&
#355000
b0 '
b0 +
0*
0(
1&
#360000
0&
#365000
1&
#370000
0&
#375000
1&
