{
  "eccn": "3A001.a.5.b.2.b",
  "normalized": "3A001.A.5.B.2.B",
  "history": [
    {
      "version": "2017-01-15",
      "fetchedAt": "2025-10-02T20:33:28.357Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-01-15/title-15?format=xml",
      "heading": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. ‘Adjusted update rate’ for DACs is: a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. ‘Adjusted update rate’ for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including:</I></P>\n<P>• <I>Input data rate</I></P>\n<P>• <I>Input word rate</I></P>\n<P>• <I>Input sample rate</I></P>\n<P>• <I>Maximum total input bus rate</I></P>\n<P>• <I>Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. ‘Adjusted update rate’ for DACs is: a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-07-07",
      "fetchedAt": "2025-10-02T20:33:28.904Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-07-07/title-15?format=xml",
      "heading": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. ‘Adjusted update rate’ for DACs is: a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A ‘Spurious Free Dynamic Range’ (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. ‘Adjusted update rate’ for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including:</I></P>\n<P>• <I>Input data rate</I></P>\n<P>• <I>Input word rate</I></P>\n<P>• <I>Input sample rate</I></P>\n<P>• <I>Maximum total input bus rate</I></P>\n<P>• <I>Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. ‘Spurious Free Dynamic Range’ (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. ‘Adjusted update rate’ for DACs is: a. For conventional (non-interpolating) DACs, the ‘adjusted update rate’ is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC.For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the ‘adjusted update rate’ is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the ‘adjusted update rate’ may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-08-15",
      "fetchedAt": "2025-10-02T20:33:29.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-08-15/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-12-27",
      "fetchedAt": "2025-10-02T20:33:29.759Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-12-27/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-01-08",
      "fetchedAt": "2025-10-02T20:33:30.194Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-01-08/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-02",
      "fetchedAt": "2025-10-02T20:33:30.716Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-02/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-05",
      "fetchedAt": "2025-10-02T20:33:31.145Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-05/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-08-30",
      "fetchedAt": "2025-10-02T20:33:31.567Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-08-30/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-10-24",
      "fetchedAt": "2025-10-02T20:33:31.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-10-24/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate</I></P>\n<P><I>• Input word rate</I></P>\n<P><I>• Input sample rate</I></P>\n<P><I>• Maximum total input bus rate</I></P>\n<P><I>• Maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • Input word rate • Input sample rate • Maximum total input bus rate • Maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-11-02",
      "fetchedAt": "2025-10-02T20:33:32.381Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-11-02/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate. • input word rate. • input sample rate. • maximum total input bus rate. • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate.</I></P>\n<P><I>• input word rate.</I></P>\n<P><I>• input sample rate.</I></P>\n<P><I>• maximum total input bus rate.</I></P>\n<P><I>• maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate. • input word rate. • input sample rate. • maximum total input bus rate. • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-12-20",
      "fetchedAt": "2025-10-02T20:33:32.762Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-12-20/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate. • input word rate. • input sample rate. • maximum total input bus rate. • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P><I>• Input data rate.</I></P>\n<P><I>• input word rate.</I></P>\n<P><I>• input sample rate.</I></P>\n<P><I>• maximum total input bus rate.</I></P>\n<P><I>• maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate. • input word rate. • input sample rate. • maximum total input bus rate. • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2019-05-23",
      "fetchedAt": "2025-10-02T20:33:33.148Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2019-05-23/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n• Input data rate\n• input word rate\n• input sample rate\n• maximum total input bus rate\n• maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>Input data rate</I></P>",
            "text": "• Input data rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input word rate</I></P>",
            "text": "• input word rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input sample rate</I></P>",
            "text": "• input sample rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum total input bus rate</I></P>",
            "text": "• maximum total input bus rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum DAC clock rate for DAC clock input.</I></P>",
            "text": "• maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-01-06",
      "fetchedAt": "2025-10-02T20:33:33.561Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-01-06/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n• Input data rate\n• input word rate\n• input sample rate\n• maximum total input bus rate\n• maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>Input data rate</I></P>",
            "text": "• Input data rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input word rate</I></P>",
            "text": "• input word rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input sample rate</I></P>",
            "text": "• input sample rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum total input bus rate</I></P>",
            "text": "• maximum total input bus rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum DAC clock rate for DAC clock input.</I></P>",
            "text": "• maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-03-09",
      "fetchedAt": "2025-10-02T20:33:33.960Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-03-09/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n• Input data rate\n• input word rate\n• input sample rate\n• maximum total input bus rate\n• maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>Input data rate</I></P>",
            "text": "• Input data rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input word rate</I></P>",
            "text": "• input word rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>input sample rate</I></P>",
            "text": "• input sample rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum total input bus rate</I></P>",
            "text": "• maximum total input bus rate",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P>• <I>maximum DAC clock rate for DAC clock input.</I></P>",
            "text": "• maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-17",
      "fetchedAt": "2025-10-02T20:33:34.354Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-17/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P>• <I>Input data rate</I></P>\n<P>• <I>input word rate</I></P>\n<P>• <I>input sample rate</I></P>\n<P>• <I>maximum total input bus rate</I></P>\n<P>• <I>maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-29",
      "fetchedAt": "2025-10-02T20:33:34.750Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-29/title-15?format=xml",
      "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "title": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more with an 'adjusted update rate' of greater than 1,250 MSPS and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "label": "3A001.a.5.b.2.b – A 'Spurious Free Dynamic Range' (SFDR) greater than 68 dBc (carrier) when synthesizing a full scale analog signal of 100 MHz or the highest full scale analog signal frequency specified below 100 MHz.",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<P>• <I>Input data rate</I></P>\n<P>• <I>input word rate</I></P>\n<P>• <I>input sample rate</I></P>\n<P>• <I>maximum total input bus rate</I></P>\n<P>• <I>maximum DAC clock rate for DAC clock input.</I></P></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-09-11",
      "fetchedAt": "2025-10-02T20:33:35.161Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-09-11/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>Input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-05",
      "fetchedAt": "2025-10-02T20:33:35.641Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-05/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>Input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-06",
      "fetchedAt": "2025-10-02T20:33:36.026Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-06/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>Input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • Input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-12-04",
      "fetchedAt": "2025-10-02T20:33:36.431Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-12-04/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-06",
      "fetchedAt": "2025-10-02T20:33:36.829Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-06/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-07",
      "fetchedAt": "2025-10-02T20:33:37.217Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-07/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-14",
      "fetchedAt": "2025-10-02T20:33:37.609Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-14/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-03-29",
      "fetchedAt": "2025-10-02T20:33:37.994Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-03-29/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-09-20",
      "fetchedAt": "2025-10-02T20:33:38.383Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-09-20/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-10-05",
      "fetchedAt": "2025-10-02T20:33:38.778Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-10-05/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-12-06",
      "fetchedAt": "2025-10-02T20:33:39.172Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-12-06/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-06",
      "fetchedAt": "2025-10-02T20:33:39.613Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-06/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-19",
      "fetchedAt": "2025-10-02T20:33:40.017Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-19/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-02-03",
      "fetchedAt": "2025-10-02T20:33:40.404Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-02-03/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-05-26",
      "fetchedAt": "2025-10-02T20:33:40.828Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-05-26/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-08-15",
      "fetchedAt": "2025-10-02T20:33:41.210Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-08-15/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-10-07",
      "fetchedAt": "2025-10-02T20:33:41.595Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-10-07/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-01-17",
      "fetchedAt": "2025-10-02T20:33:41.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-01-17/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. 'Adjusted update rate' for DACs is:\na. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n•\ninput data rate\n•\ninput word rate\n•\ninput sample rate\n•\nmaximum total input bus rate\n•\nmaximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4. 'Adjusted update rate' for DACs is:</I></P>",
            "text": "4. 'Adjusted update rate' for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input data rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input word rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "input sample rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "•"
          },
          {
            "type": "text",
            "text": "maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-02-24",
      "fetchedAt": "2025-10-02T20:33:42.390Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-02-24/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes:\n1. “Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.\n2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.\n3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).\n4. “Adjusted update rate” for DACs is:\na. For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.\nb. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:\n• input data rate\n• input word rate\n• input sample rate\n• maximum total input bus rate\n• maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>Technical Notes:</I></P>",
            "text": "Technical Notes:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>1.</I> <I>“Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>",
            "text": "1. “Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>",
            "text": "2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>",
            "text": "3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>4.</I> <I>“Adjusted update rate” for DACs is:</I></P>",
            "text": "4. “Adjusted update rate” for DACs is:",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>",
            "text": "a. For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>",
            "text": "b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:",
            "id": null
          },
          {
            "type": "text",
            "text": "• input data rate"
          },
          {
            "type": "text",
            "text": "• input word rate"
          },
          {
            "type": "text",
            "text": "• input sample rate"
          },
          {
            "type": "text",
            "text": "• maximum total input bus rate"
          },
          {
            "type": "text",
            "text": "• maximum DAC clock rate for DAC clock input."
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-08-18",
      "fetchedAt": "2025-10-02T20:33:42.783Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-08-18/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: 1. “Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. “Adjusted update rate” for DACs is: a. For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1.</I> <I>“Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>“Adjusted update rate” for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: 1. “Spurious Free Dynamic Range” (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. “Adjusted update rate” for DACs is: a. For conventional (non-interpolating) DACs, the “adjusted update rate” is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-10-18",
      "fetchedAt": "2025-10-02T20:33:43.173Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-10-18/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-11-17",
      "fetchedAt": "2025-10-02T20:33:43.584Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-11-17/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• input data rate\n</FP-1>\n<FP-1>• input word rate\n</FP-1>\n<FP-1>• input sample rate\n</FP-1>\n<FP-1>• maximum total input bus rate\n</FP-1>\n<FP-1>• maximum DAC clock rate for DAC clock input.</FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-12-08",
      "fetchedAt": "2025-10-02T20:33:43.980Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-12-08/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• input data rate\n</FP-1>\n<FP-1>• input word rate\n</FP-1>\n<FP-1>• input sample rate\n</FP-1>\n<FP-1>• maximum total input bus rate\n</FP-1>\n<FP-1>• maximum DAC clock rate for DAC clock input.</FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-08",
      "fetchedAt": "2025-10-02T20:33:44.401Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-08/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• input data rate\n</FP-1>\n<FP-1>• input word rate\n</FP-1>\n<FP-1>• input sample rate\n</FP-1>\n<FP-1>• maximum total input bus rate\n</FP-1>\n<FP-1>• maximum DAC clock rate for DAC clock input.</FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-13",
      "fetchedAt": "2025-10-02T20:33:44.826Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-13/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• input data rate\n</FP-1>\n<FP-1>• input word rate\n</FP-1>\n<FP-1>• input sample rate\n</FP-1>\n<FP-1>• maximum total input bus rate\n</FP-1>\n<FP-1>• maximum DAC clock rate for DAC clock input.</FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-04",
      "fetchedAt": "2025-10-02T20:33:45.229Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-04/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-19",
      "fetchedAt": "2025-10-02T20:33:45.630Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-19/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-05-30",
      "fetchedAt": "2025-10-02T20:33:46.051Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-05-30/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-06-12",
      "fetchedAt": "2025-10-02T20:33:46.460Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-06-12/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1.</I> <I>'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2.</I> <I>SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3.</I> <I>A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale).</I></P>\n<P><I>4.</I> <I>'Adjusted update rate' for DACs is:</I></P>\n<P><I>a.</I> <I>For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b.</I> <I>For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input.</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than -3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-09-06",
      "fetchedAt": "2025-10-02T20:33:46.879Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-09-06/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-10-23",
      "fetchedAt": "2025-10-02T20:33:47.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-10-23/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-02",
      "fetchedAt": "2025-10-02T20:33:47.757Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-02/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-23",
      "fetchedAt": "2025-10-02T20:33:48.203Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-23/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-26",
      "fetchedAt": "2025-10-02T20:33:48.642Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-26/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-27",
      "fetchedAt": "2025-10-02T20:33:49.100Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-27/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-13",
      "fetchedAt": "2025-10-02T20:33:49.554Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-13/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-16",
      "fetchedAt": "2025-10-02T20:33:49.999Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-16/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-02-11",
      "fetchedAt": "2025-10-02T20:33:50.452Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-02-11/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I></P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I></P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I></P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I></P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I></P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I></P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I></P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-28",
      "fetchedAt": "2025-10-02T20:33:50.918Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-28/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I>\n</P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I>\n</P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I>\n</P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I>\n</P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I>\n</P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I>\n</P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I>\n</P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-29",
      "fetchedAt": "2025-10-02T20:33:51.399Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-29/title-15?format=xml",
      "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "title": "An 'adjusted update rate' exceeding 3,500 MSPS;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) integrated circuits, as follows:",
        "Digital-to-Analog Converters (DAC) having any of the following:",
        "A resolution of 12-bit or more and having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.5",
        "3A001.a.5.b",
        "3A001.a.5.b.2"
      ],
      "text": "An 'adjusted update rate' exceeding 3,500 MSPS;\nTechnical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
      "structure": {
        "identifier": "3A001.a.5.b.2.b",
        "heading": "An 'adjusted update rate' exceeding 3,500 MSPS;",
        "label": "3A001.a.5.b.2.b – An 'adjusted update rate' exceeding 3,500 MSPS;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.5.b:</I>\n</P>\n<P><I>1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output.</I>\n</P>\n<P><I>2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency.</I>\n</P>\n<P><I>3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale).</I>\n</P>\n<P><I>4. 'Adjusted update rate' for DACs is:</I>\n</P>\n<P><I>a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC.</I>\n</P>\n<P><I>b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including:</I>\n</P>\n<FP-1>• <I>input data rate</I>\n</FP-1>\n<FP-1>• <I>input word rate</I>\n</FP-1>\n<FP-1>• <I>input sample rate</I>\n</FP-1>\n<FP-1>• <I>maximum total input bus rate</I>\n</FP-1>\n<FP-1>• <I>maximum DAC clock rate for DAC clock input</I></FP-1></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.5.b: 1. 'Spurious Free Dynamic Range' (SFDR) is defined as the ratio of the RMS value of the carrier frequency (maximum signal component) at the input of the DAC to the RMS value of the next largest noise or harmonic distortion component at its output. 2. SFDR is determined directly from the specification table or from the characterization plots of SFDR versus frequency. 3. A signal is defined to be full scale when its amplitude is greater than −3 dBfs (full scale). 4. 'Adjusted update rate' for DACs is: a. For conventional (non-interpolating) DACs, the 'adjusted update rate' is the rate at which the digital signal is converted to an analog signal and the output analog values are changed by the DAC. For DACs where the interpolation mode may be bypassed (interpolation factor of one), the DAC should be considered as a conventional (non-interpolating) DAC. b. For interpolating DACs (oversampling DACs), the 'adjusted update rate' is defined as the DAC update rate divided by the smallest interpolating factor. For interpolating DACs, the 'adjusted update rate' may be referred to by different terms including: • input data rate • input word rate • input sample rate • maximum total input bus rate • maximum DAC clock rate for DAC clock input",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    }
  ]
}