package riscv.LSU

import chisel3._
import chisel3.util._
import riscv.LSU.module._

class LSU extends Module {
  val ioLSU = IO(new LSUBundle())

  // DSRAM
}
