# 

This repository contains materials for the course: "Next-Generation Semiconductors: RISC-V, AI, and TL-Verilog", sponsored by [Global Initiative of Academic Networks (GIAN)](https://gian.iitkgp.ac.in/).

## Course Materials

 - [Slides](https://docs.google.com/presentation/d/1unt9E73wd47VRWBN9G3i5raTyQk_lPVCQLc10xhI1dg/edit?usp=sharing)
 - [Nandgame](https://nandgame.com)
 - [Wokwi Starting Template for Tiny Tapeout](https://wokwi.com/projects/354858054593504257)
 - [Matt Venn's "Microchip Manufacturing - How computer chips get made!" Video](https://www.youtube.com/watch?v=aBDJQ9NYTEU)
 - Starting-point code for:
   - [Calculator](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2Fgian-course%2Fmain%2Ftt_um_calc_shell.tlv)
   - [Calculator in Module 4](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2Fgian-course%2Fmain%2Ftt_um_calc_module4.tlv)
   - [CPU](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2Fgian-course%2Fmain%2Ftt_um_riscv_shell.tlv)
   - [Empty Template for Final Projects](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2Ftt10-makerchip-template%2Frefs%2Fheads%2Fmain%2Fsrc%2Fproject.tlv)
   - [Reference designs, other starter templates, and past projects](./reference_designs/README.md)
 - [Reference solutions](https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2Fgian-course%2Fmain%2Freference_solutions.tlv) (Ctrl-Click for new tab)
 - Handouts
   - [Instructions for Programming Your FPGA and Taping Out Your ASIC](https://docs.google.com/document/d/e/2PACX-1vT8HEFI25bnx5iztVhEJmTh06nr9HTT-DHkhOT3X6CcUmXPQlax5T6FPCgsIqXcJ258a6uI4CPL8mOg/pub)
   - [RISC-V Decode Tables](https://docs.google.com/presentation/d/e/2PACX-1vTAavhqbL1q3VkRy5IMeGo0KduYC4boXcRuPcFEBQUfoBmmJh05hM4l_Sonq_WtB742lvJWxooy-Rkt/pub?start=false&loop=false&delayms=3000)
   - [Human CPU Cards](https://docs.google.com/presentation/d/e/2PACX-1vTC-oWp7n1XpPzps6FyRAojMMI1YbHwFh8xmGP6xDu9fCBMn9WDAInwxt5RZGFFYC3SGwtXqMJb9m4J/pub?start=false&loop=false&delayms=3000)

## Communication

 - [Join TL-Verilog User's Slack Workspace](https://join.slack.com/t/tl-verilog-users/shared_invite/zt-4fatipnr-dmDgkbzrCe0ZRLOOVm89gA) and join #gian-course channel.
 - Contact instructors:
   - Steve Hoover: [LinkedIn](https://www.linkedin.com/in/steve-hoover-a44b607/), [email](mailto:steve.hoover@redwoodeda.com)
   - Dr. Srinivas Boppu: [LinkedIn](https://www.linkedin.com/in/srinivasboppu)
   - Dr. Ayan Palchaudhuri

## Credits

 - [Global Initiative of Academic Networks (GIAN)](https://gian.iitkgp.ac.in/) provided the grant to make the delivery of this course possible.
 - [Efabless](https://efabless.com): Provides the chipIgnite Shuttle program, which, in collaboration with Google and Skywater, provides low-cost silicon tapeouts.
 - [Tiny Tapeout](https://tinytapeout.com/): Enables an ultra-low-cost path to silicon leveraging the chipIgnite Shuttle program including the Wokwi-based design environment, build flows, and boards (designed by [Psychogenic Technologies](https://psychogenic.com/)) that are used in this course.
 - [Redwood EDA](https://redwoodeda.com): Provides course instruction, content, and the free Makerchip platform for open-source TL-Verilog-based design.
 - Hundreds of open-source contributors responsible for the open-source EDA tools and flows utilized in this course.
