bench,l1d_size,l1d_assoc,cacheline_size,system.cpu.numCycles,sim_insts,sim_seconds,system.cpu.dcache.overall_miss_rate::total
CRC,16kB,64,128,1624409172,719021519,0.812205,0.000001
SUSAN,16kB,8,128,703436987,364696465,0.351718,0.000088
