// Seed: 4058152821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output logic id_0
);
  id_2 :
  assert property (@(posedge 1'b0 ^ id_2 && 1) id_2)
    if (1) $display(1, id_2);
    else begin
      @(*) id_0 <= id_2;
    end
  supply1 id_3;
  initial #1 $display;
  always_latch $display(id_3, 1);
  supply0 id_4, id_5 = id_4 - id_4 == id_3;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
