// Seed: 2272381060
module module_0 ();
  assign id_1 = id_1 - id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    id_26,
    output tri id_3,
    input wire id_4,
    output wor id_5,
    output tri id_6,
    output tri id_7,
    input wand id_8,
    input uwire id_9,
    input wor id_10,
    input supply0 id_11,
    output logic id_12,
    input wor id_13,
    output wand id_14,
    input wor id_15,
    input supply0 id_16,
    input supply0 id_17,
    output tri id_18,
    input tri1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    output wire id_22,
    input uwire id_23,
    input uwire id_24
);
  wire id_27, id_28;
  assign id_26[-1] = id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_29;
  or primCall (
      id_0,
      id_10,
      id_11,
      id_13,
      id_15,
      id_16,
      id_17,
      id_19,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_26,
      id_27,
      id_28,
      id_4,
      id_8,
      id_9
  );
  always_latch begin : LABEL_0
    id_12 <= -1;
  end
endmodule
