
smart_lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08006d70  08006d70  00016d70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007164  08007164  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08007164  08007164  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007164  08007164  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007164  08007164  00017164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007168  08007168  00017168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800716c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001d4  08007340  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08007340  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009559  00000000  00000000  0002023f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000183d  00000000  00000000  00029798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000870  00000000  00000000  0002afd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000067b  00000000  00000000  0002b848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00010c68  00000000  00000000  0002bec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a878  00000000  00000000  0003cb2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00061014  00000000  00000000  000473a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002d20  00000000  00000000  000a83b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000ab0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006d54 	.word	0x08006d54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08006d54 	.word	0x08006d54

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff29 	bl	8001294 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe79 	bl	8001144 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff1b 	bl	8001294 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff11 	bl	8001294 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fea1 	bl	80011c8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe97 	bl	80011c8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	0004      	movs	r4, r0
 80004b2:	b5c0      	push	{r6, r7, lr}
 80004b4:	001f      	movs	r7, r3
 80004b6:	030b      	lsls	r3, r1, #12
 80004b8:	0010      	movs	r0, r2
 80004ba:	004e      	lsls	r6, r1, #1
 80004bc:	0a5b      	lsrs	r3, r3, #9
 80004be:	0fcd      	lsrs	r5, r1, #31
 80004c0:	0f61      	lsrs	r1, r4, #29
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	4319      	orrs	r1, r3
 80004c6:	00e3      	lsls	r3, r4, #3
 80004c8:	033c      	lsls	r4, r7, #12
 80004ca:	0fff      	lsrs	r7, r7, #31
 80004cc:	46bc      	mov	ip, r7
 80004ce:	0a64      	lsrs	r4, r4, #9
 80004d0:	0f47      	lsrs	r7, r0, #29
 80004d2:	4327      	orrs	r7, r4
 80004d4:	0d76      	lsrs	r6, r6, #21
 80004d6:	0d52      	lsrs	r2, r2, #21
 80004d8:	00c0      	lsls	r0, r0, #3
 80004da:	46b9      	mov	r9, r7
 80004dc:	4680      	mov	r8, r0
 80004de:	1ab7      	subs	r7, r6, r2
 80004e0:	4565      	cmp	r5, ip
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x3e>
 80004e4:	e09b      	b.n	800061e <__aeabi_dadd+0x176>
 80004e6:	2f00      	cmp	r7, #0
 80004e8:	dc00      	bgt.n	80004ec <__aeabi_dadd+0x44>
 80004ea:	e084      	b.n	80005f6 <__aeabi_dadd+0x14e>
 80004ec:	2a00      	cmp	r2, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_dadd+0x4a>
 80004f0:	e0be      	b.n	8000670 <__aeabi_dadd+0x1c8>
 80004f2:	4ac8      	ldr	r2, [pc, #800]	; (8000814 <__aeabi_dadd+0x36c>)
 80004f4:	4296      	cmp	r6, r2
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e124      	b.n	8000744 <__aeabi_dadd+0x29c>
 80004fa:	2280      	movs	r2, #128	; 0x80
 80004fc:	464c      	mov	r4, r9
 80004fe:	0412      	lsls	r2, r2, #16
 8000500:	4314      	orrs	r4, r2
 8000502:	46a1      	mov	r9, r4
 8000504:	2f38      	cmp	r7, #56	; 0x38
 8000506:	dd00      	ble.n	800050a <__aeabi_dadd+0x62>
 8000508:	e167      	b.n	80007da <__aeabi_dadd+0x332>
 800050a:	2f1f      	cmp	r7, #31
 800050c:	dd00      	ble.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e1d6      	b.n	80008be <__aeabi_dadd+0x416>
 8000510:	2220      	movs	r2, #32
 8000512:	464c      	mov	r4, r9
 8000514:	1bd2      	subs	r2, r2, r7
 8000516:	4094      	lsls	r4, r2
 8000518:	46a2      	mov	sl, r4
 800051a:	4644      	mov	r4, r8
 800051c:	40fc      	lsrs	r4, r7
 800051e:	0020      	movs	r0, r4
 8000520:	4654      	mov	r4, sl
 8000522:	4304      	orrs	r4, r0
 8000524:	4640      	mov	r0, r8
 8000526:	4090      	lsls	r0, r2
 8000528:	1e42      	subs	r2, r0, #1
 800052a:	4190      	sbcs	r0, r2
 800052c:	464a      	mov	r2, r9
 800052e:	40fa      	lsrs	r2, r7
 8000530:	4304      	orrs	r4, r0
 8000532:	1a89      	subs	r1, r1, r2
 8000534:	1b1c      	subs	r4, r3, r4
 8000536:	42a3      	cmp	r3, r4
 8000538:	4192      	sbcs	r2, r2
 800053a:	4252      	negs	r2, r2
 800053c:	1a8b      	subs	r3, r1, r2
 800053e:	469a      	mov	sl, r3
 8000540:	4653      	mov	r3, sl
 8000542:	021b      	lsls	r3, r3, #8
 8000544:	d400      	bmi.n	8000548 <__aeabi_dadd+0xa0>
 8000546:	e0d4      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000548:	4653      	mov	r3, sl
 800054a:	025a      	lsls	r2, r3, #9
 800054c:	0a53      	lsrs	r3, r2, #9
 800054e:	469a      	mov	sl, r3
 8000550:	4653      	mov	r3, sl
 8000552:	2b00      	cmp	r3, #0
 8000554:	d100      	bne.n	8000558 <__aeabi_dadd+0xb0>
 8000556:	e104      	b.n	8000762 <__aeabi_dadd+0x2ba>
 8000558:	4650      	mov	r0, sl
 800055a:	f001 fded 	bl	8002138 <__clzsi2>
 800055e:	0003      	movs	r3, r0
 8000560:	3b08      	subs	r3, #8
 8000562:	2220      	movs	r2, #32
 8000564:	0020      	movs	r0, r4
 8000566:	1ad2      	subs	r2, r2, r3
 8000568:	4651      	mov	r1, sl
 800056a:	40d0      	lsrs	r0, r2
 800056c:	4099      	lsls	r1, r3
 800056e:	0002      	movs	r2, r0
 8000570:	409c      	lsls	r4, r3
 8000572:	430a      	orrs	r2, r1
 8000574:	42b3      	cmp	r3, r6
 8000576:	da00      	bge.n	800057a <__aeabi_dadd+0xd2>
 8000578:	e102      	b.n	8000780 <__aeabi_dadd+0x2d8>
 800057a:	1b9b      	subs	r3, r3, r6
 800057c:	1c59      	adds	r1, r3, #1
 800057e:	291f      	cmp	r1, #31
 8000580:	dd00      	ble.n	8000584 <__aeabi_dadd+0xdc>
 8000582:	e0a7      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000584:	2320      	movs	r3, #32
 8000586:	0010      	movs	r0, r2
 8000588:	0026      	movs	r6, r4
 800058a:	1a5b      	subs	r3, r3, r1
 800058c:	409c      	lsls	r4, r3
 800058e:	4098      	lsls	r0, r3
 8000590:	40ce      	lsrs	r6, r1
 8000592:	40ca      	lsrs	r2, r1
 8000594:	1e63      	subs	r3, r4, #1
 8000596:	419c      	sbcs	r4, r3
 8000598:	4330      	orrs	r0, r6
 800059a:	4692      	mov	sl, r2
 800059c:	2600      	movs	r6, #0
 800059e:	4304      	orrs	r4, r0
 80005a0:	0763      	lsls	r3, r4, #29
 80005a2:	d009      	beq.n	80005b8 <__aeabi_dadd+0x110>
 80005a4:	230f      	movs	r3, #15
 80005a6:	4023      	ands	r3, r4
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d005      	beq.n	80005b8 <__aeabi_dadd+0x110>
 80005ac:	1d23      	adds	r3, r4, #4
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	41a4      	sbcs	r4, r4
 80005b2:	4264      	negs	r4, r4
 80005b4:	44a2      	add	sl, r4
 80005b6:	001c      	movs	r4, r3
 80005b8:	4653      	mov	r3, sl
 80005ba:	021b      	lsls	r3, r3, #8
 80005bc:	d400      	bmi.n	80005c0 <__aeabi_dadd+0x118>
 80005be:	e09b      	b.n	80006f8 <__aeabi_dadd+0x250>
 80005c0:	4b94      	ldr	r3, [pc, #592]	; (8000814 <__aeabi_dadd+0x36c>)
 80005c2:	3601      	adds	r6, #1
 80005c4:	429e      	cmp	r6, r3
 80005c6:	d100      	bne.n	80005ca <__aeabi_dadd+0x122>
 80005c8:	e0b8      	b.n	800073c <__aeabi_dadd+0x294>
 80005ca:	4653      	mov	r3, sl
 80005cc:	4992      	ldr	r1, [pc, #584]	; (8000818 <__aeabi_dadd+0x370>)
 80005ce:	08e4      	lsrs	r4, r4, #3
 80005d0:	400b      	ands	r3, r1
 80005d2:	0019      	movs	r1, r3
 80005d4:	075b      	lsls	r3, r3, #29
 80005d6:	4323      	orrs	r3, r4
 80005d8:	0572      	lsls	r2, r6, #21
 80005da:	024c      	lsls	r4, r1, #9
 80005dc:	0b24      	lsrs	r4, r4, #12
 80005de:	0d52      	lsrs	r2, r2, #21
 80005e0:	0512      	lsls	r2, r2, #20
 80005e2:	07ed      	lsls	r5, r5, #31
 80005e4:	4322      	orrs	r2, r4
 80005e6:	432a      	orrs	r2, r5
 80005e8:	0018      	movs	r0, r3
 80005ea:	0011      	movs	r1, r2
 80005ec:	bce0      	pop	{r5, r6, r7}
 80005ee:	46ba      	mov	sl, r7
 80005f0:	46b1      	mov	r9, r6
 80005f2:	46a8      	mov	r8, r5
 80005f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f6:	2f00      	cmp	r7, #0
 80005f8:	d048      	beq.n	800068c <__aeabi_dadd+0x1e4>
 80005fa:	1b97      	subs	r7, r2, r6
 80005fc:	2e00      	cmp	r6, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e10e      	b.n	8000820 <__aeabi_dadd+0x378>
 8000602:	000c      	movs	r4, r1
 8000604:	431c      	orrs	r4, r3
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e1b7      	b.n	800097a <__aeabi_dadd+0x4d2>
 800060a:	1e7c      	subs	r4, r7, #1
 800060c:	2f01      	cmp	r7, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e226      	b.n	8000a60 <__aeabi_dadd+0x5b8>
 8000612:	4d80      	ldr	r5, [pc, #512]	; (8000814 <__aeabi_dadd+0x36c>)
 8000614:	42af      	cmp	r7, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e1d5      	b.n	80009c6 <__aeabi_dadd+0x51e>
 800061a:	0027      	movs	r7, r4
 800061c:	e107      	b.n	800082e <__aeabi_dadd+0x386>
 800061e:	2f00      	cmp	r7, #0
 8000620:	dc00      	bgt.n	8000624 <__aeabi_dadd+0x17c>
 8000622:	e0b2      	b.n	800078a <__aeabi_dadd+0x2e2>
 8000624:	2a00      	cmp	r2, #0
 8000626:	d047      	beq.n	80006b8 <__aeabi_dadd+0x210>
 8000628:	4a7a      	ldr	r2, [pc, #488]	; (8000814 <__aeabi_dadd+0x36c>)
 800062a:	4296      	cmp	r6, r2
 800062c:	d100      	bne.n	8000630 <__aeabi_dadd+0x188>
 800062e:	e089      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000630:	2280      	movs	r2, #128	; 0x80
 8000632:	464c      	mov	r4, r9
 8000634:	0412      	lsls	r2, r2, #16
 8000636:	4314      	orrs	r4, r2
 8000638:	46a1      	mov	r9, r4
 800063a:	2f38      	cmp	r7, #56	; 0x38
 800063c:	dc6b      	bgt.n	8000716 <__aeabi_dadd+0x26e>
 800063e:	2f1f      	cmp	r7, #31
 8000640:	dc00      	bgt.n	8000644 <__aeabi_dadd+0x19c>
 8000642:	e16e      	b.n	8000922 <__aeabi_dadd+0x47a>
 8000644:	003a      	movs	r2, r7
 8000646:	4648      	mov	r0, r9
 8000648:	3a20      	subs	r2, #32
 800064a:	40d0      	lsrs	r0, r2
 800064c:	4684      	mov	ip, r0
 800064e:	2f20      	cmp	r7, #32
 8000650:	d007      	beq.n	8000662 <__aeabi_dadd+0x1ba>
 8000652:	2240      	movs	r2, #64	; 0x40
 8000654:	4648      	mov	r0, r9
 8000656:	1bd2      	subs	r2, r2, r7
 8000658:	4090      	lsls	r0, r2
 800065a:	0002      	movs	r2, r0
 800065c:	4640      	mov	r0, r8
 800065e:	4310      	orrs	r0, r2
 8000660:	4680      	mov	r8, r0
 8000662:	4640      	mov	r0, r8
 8000664:	1e42      	subs	r2, r0, #1
 8000666:	4190      	sbcs	r0, r2
 8000668:	4662      	mov	r2, ip
 800066a:	0004      	movs	r4, r0
 800066c:	4314      	orrs	r4, r2
 800066e:	e057      	b.n	8000720 <__aeabi_dadd+0x278>
 8000670:	464a      	mov	r2, r9
 8000672:	4302      	orrs	r2, r0
 8000674:	d100      	bne.n	8000678 <__aeabi_dadd+0x1d0>
 8000676:	e103      	b.n	8000880 <__aeabi_dadd+0x3d8>
 8000678:	1e7a      	subs	r2, r7, #1
 800067a:	2f01      	cmp	r7, #1
 800067c:	d100      	bne.n	8000680 <__aeabi_dadd+0x1d8>
 800067e:	e193      	b.n	80009a8 <__aeabi_dadd+0x500>
 8000680:	4c64      	ldr	r4, [pc, #400]	; (8000814 <__aeabi_dadd+0x36c>)
 8000682:	42a7      	cmp	r7, r4
 8000684:	d100      	bne.n	8000688 <__aeabi_dadd+0x1e0>
 8000686:	e18a      	b.n	800099e <__aeabi_dadd+0x4f6>
 8000688:	0017      	movs	r7, r2
 800068a:	e73b      	b.n	8000504 <__aeabi_dadd+0x5c>
 800068c:	4c63      	ldr	r4, [pc, #396]	; (800081c <__aeabi_dadd+0x374>)
 800068e:	1c72      	adds	r2, r6, #1
 8000690:	4222      	tst	r2, r4
 8000692:	d000      	beq.n	8000696 <__aeabi_dadd+0x1ee>
 8000694:	e0e0      	b.n	8000858 <__aeabi_dadd+0x3b0>
 8000696:	000a      	movs	r2, r1
 8000698:	431a      	orrs	r2, r3
 800069a:	2e00      	cmp	r6, #0
 800069c:	d000      	beq.n	80006a0 <__aeabi_dadd+0x1f8>
 800069e:	e174      	b.n	800098a <__aeabi_dadd+0x4e2>
 80006a0:	2a00      	cmp	r2, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dadd+0x1fe>
 80006a4:	e1d0      	b.n	8000a48 <__aeabi_dadd+0x5a0>
 80006a6:	464a      	mov	r2, r9
 80006a8:	4302      	orrs	r2, r0
 80006aa:	d000      	beq.n	80006ae <__aeabi_dadd+0x206>
 80006ac:	e1e3      	b.n	8000a76 <__aeabi_dadd+0x5ce>
 80006ae:	074a      	lsls	r2, r1, #29
 80006b0:	08db      	lsrs	r3, r3, #3
 80006b2:	4313      	orrs	r3, r2
 80006b4:	08c9      	lsrs	r1, r1, #3
 80006b6:	e029      	b.n	800070c <__aeabi_dadd+0x264>
 80006b8:	464a      	mov	r2, r9
 80006ba:	4302      	orrs	r2, r0
 80006bc:	d100      	bne.n	80006c0 <__aeabi_dadd+0x218>
 80006be:	e17d      	b.n	80009bc <__aeabi_dadd+0x514>
 80006c0:	1e7a      	subs	r2, r7, #1
 80006c2:	2f01      	cmp	r7, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x220>
 80006c6:	e0e0      	b.n	800088a <__aeabi_dadd+0x3e2>
 80006c8:	4c52      	ldr	r4, [pc, #328]	; (8000814 <__aeabi_dadd+0x36c>)
 80006ca:	42a7      	cmp	r7, r4
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e166      	b.n	800099e <__aeabi_dadd+0x4f6>
 80006d0:	0017      	movs	r7, r2
 80006d2:	e7b2      	b.n	800063a <__aeabi_dadd+0x192>
 80006d4:	0010      	movs	r0, r2
 80006d6:	3b1f      	subs	r3, #31
 80006d8:	40d8      	lsrs	r0, r3
 80006da:	2920      	cmp	r1, #32
 80006dc:	d003      	beq.n	80006e6 <__aeabi_dadd+0x23e>
 80006de:	2340      	movs	r3, #64	; 0x40
 80006e0:	1a5b      	subs	r3, r3, r1
 80006e2:	409a      	lsls	r2, r3
 80006e4:	4314      	orrs	r4, r2
 80006e6:	1e63      	subs	r3, r4, #1
 80006e8:	419c      	sbcs	r4, r3
 80006ea:	2300      	movs	r3, #0
 80006ec:	2600      	movs	r6, #0
 80006ee:	469a      	mov	sl, r3
 80006f0:	4304      	orrs	r4, r0
 80006f2:	0763      	lsls	r3, r4, #29
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x250>
 80006f6:	e755      	b.n	80005a4 <__aeabi_dadd+0xfc>
 80006f8:	4652      	mov	r2, sl
 80006fa:	08e3      	lsrs	r3, r4, #3
 80006fc:	0752      	lsls	r2, r2, #29
 80006fe:	4313      	orrs	r3, r2
 8000700:	4652      	mov	r2, sl
 8000702:	0037      	movs	r7, r6
 8000704:	08d1      	lsrs	r1, r2, #3
 8000706:	4a43      	ldr	r2, [pc, #268]	; (8000814 <__aeabi_dadd+0x36c>)
 8000708:	4297      	cmp	r7, r2
 800070a:	d01f      	beq.n	800074c <__aeabi_dadd+0x2a4>
 800070c:	0309      	lsls	r1, r1, #12
 800070e:	057a      	lsls	r2, r7, #21
 8000710:	0b0c      	lsrs	r4, r1, #12
 8000712:	0d52      	lsrs	r2, r2, #21
 8000714:	e764      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000716:	4642      	mov	r2, r8
 8000718:	464c      	mov	r4, r9
 800071a:	4314      	orrs	r4, r2
 800071c:	1e62      	subs	r2, r4, #1
 800071e:	4194      	sbcs	r4, r2
 8000720:	18e4      	adds	r4, r4, r3
 8000722:	429c      	cmp	r4, r3
 8000724:	4192      	sbcs	r2, r2
 8000726:	4252      	negs	r2, r2
 8000728:	4692      	mov	sl, r2
 800072a:	448a      	add	sl, r1
 800072c:	4653      	mov	r3, sl
 800072e:	021b      	lsls	r3, r3, #8
 8000730:	d5df      	bpl.n	80006f2 <__aeabi_dadd+0x24a>
 8000732:	4b38      	ldr	r3, [pc, #224]	; (8000814 <__aeabi_dadd+0x36c>)
 8000734:	3601      	adds	r6, #1
 8000736:	429e      	cmp	r6, r3
 8000738:	d000      	beq.n	800073c <__aeabi_dadd+0x294>
 800073a:	e0b3      	b.n	80008a4 <__aeabi_dadd+0x3fc>
 800073c:	0032      	movs	r2, r6
 800073e:	2400      	movs	r4, #0
 8000740:	2300      	movs	r3, #0
 8000742:	e74d      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000744:	074a      	lsls	r2, r1, #29
 8000746:	08db      	lsrs	r3, r3, #3
 8000748:	4313      	orrs	r3, r2
 800074a:	08c9      	lsrs	r1, r1, #3
 800074c:	001a      	movs	r2, r3
 800074e:	430a      	orrs	r2, r1
 8000750:	d100      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000752:	e200      	b.n	8000b56 <__aeabi_dadd+0x6ae>
 8000754:	2480      	movs	r4, #128	; 0x80
 8000756:	0324      	lsls	r4, r4, #12
 8000758:	430c      	orrs	r4, r1
 800075a:	0324      	lsls	r4, r4, #12
 800075c:	4a2d      	ldr	r2, [pc, #180]	; (8000814 <__aeabi_dadd+0x36c>)
 800075e:	0b24      	lsrs	r4, r4, #12
 8000760:	e73e      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000762:	0020      	movs	r0, r4
 8000764:	f001 fce8 	bl	8002138 <__clzsi2>
 8000768:	0003      	movs	r3, r0
 800076a:	3318      	adds	r3, #24
 800076c:	2b1f      	cmp	r3, #31
 800076e:	dc00      	bgt.n	8000772 <__aeabi_dadd+0x2ca>
 8000770:	e6f7      	b.n	8000562 <__aeabi_dadd+0xba>
 8000772:	0022      	movs	r2, r4
 8000774:	3808      	subs	r0, #8
 8000776:	4082      	lsls	r2, r0
 8000778:	2400      	movs	r4, #0
 800077a:	42b3      	cmp	r3, r6
 800077c:	db00      	blt.n	8000780 <__aeabi_dadd+0x2d8>
 800077e:	e6fc      	b.n	800057a <__aeabi_dadd+0xd2>
 8000780:	1af6      	subs	r6, r6, r3
 8000782:	4b25      	ldr	r3, [pc, #148]	; (8000818 <__aeabi_dadd+0x370>)
 8000784:	401a      	ands	r2, r3
 8000786:	4692      	mov	sl, r2
 8000788:	e70a      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800078a:	2f00      	cmp	r7, #0
 800078c:	d02b      	beq.n	80007e6 <__aeabi_dadd+0x33e>
 800078e:	1b97      	subs	r7, r2, r6
 8000790:	2e00      	cmp	r6, #0
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e0b8      	b.n	8000908 <__aeabi_dadd+0x460>
 8000796:	4c1f      	ldr	r4, [pc, #124]	; (8000814 <__aeabi_dadd+0x36c>)
 8000798:	42a2      	cmp	r2, r4
 800079a:	d100      	bne.n	800079e <__aeabi_dadd+0x2f6>
 800079c:	e11c      	b.n	80009d8 <__aeabi_dadd+0x530>
 800079e:	2480      	movs	r4, #128	; 0x80
 80007a0:	0424      	lsls	r4, r4, #16
 80007a2:	4321      	orrs	r1, r4
 80007a4:	2f38      	cmp	r7, #56	; 0x38
 80007a6:	dd00      	ble.n	80007aa <__aeabi_dadd+0x302>
 80007a8:	e11e      	b.n	80009e8 <__aeabi_dadd+0x540>
 80007aa:	2f1f      	cmp	r7, #31
 80007ac:	dd00      	ble.n	80007b0 <__aeabi_dadd+0x308>
 80007ae:	e19e      	b.n	8000aee <__aeabi_dadd+0x646>
 80007b0:	2620      	movs	r6, #32
 80007b2:	000c      	movs	r4, r1
 80007b4:	1bf6      	subs	r6, r6, r7
 80007b6:	0018      	movs	r0, r3
 80007b8:	40b3      	lsls	r3, r6
 80007ba:	40b4      	lsls	r4, r6
 80007bc:	40f8      	lsrs	r0, r7
 80007be:	1e5e      	subs	r6, r3, #1
 80007c0:	41b3      	sbcs	r3, r6
 80007c2:	40f9      	lsrs	r1, r7
 80007c4:	4304      	orrs	r4, r0
 80007c6:	431c      	orrs	r4, r3
 80007c8:	4489      	add	r9, r1
 80007ca:	4444      	add	r4, r8
 80007cc:	4544      	cmp	r4, r8
 80007ce:	419b      	sbcs	r3, r3
 80007d0:	425b      	negs	r3, r3
 80007d2:	444b      	add	r3, r9
 80007d4:	469a      	mov	sl, r3
 80007d6:	0016      	movs	r6, r2
 80007d8:	e7a8      	b.n	800072c <__aeabi_dadd+0x284>
 80007da:	4642      	mov	r2, r8
 80007dc:	464c      	mov	r4, r9
 80007de:	4314      	orrs	r4, r2
 80007e0:	1e62      	subs	r2, r4, #1
 80007e2:	4194      	sbcs	r4, r2
 80007e4:	e6a6      	b.n	8000534 <__aeabi_dadd+0x8c>
 80007e6:	4c0d      	ldr	r4, [pc, #52]	; (800081c <__aeabi_dadd+0x374>)
 80007e8:	1c72      	adds	r2, r6, #1
 80007ea:	4222      	tst	r2, r4
 80007ec:	d000      	beq.n	80007f0 <__aeabi_dadd+0x348>
 80007ee:	e0a8      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007f0:	000a      	movs	r2, r1
 80007f2:	431a      	orrs	r2, r3
 80007f4:	2e00      	cmp	r6, #0
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x352>
 80007f8:	e10a      	b.n	8000a10 <__aeabi_dadd+0x568>
 80007fa:	2a00      	cmp	r2, #0
 80007fc:	d100      	bne.n	8000800 <__aeabi_dadd+0x358>
 80007fe:	e15e      	b.n	8000abe <__aeabi_dadd+0x616>
 8000800:	464a      	mov	r2, r9
 8000802:	4302      	orrs	r2, r0
 8000804:	d000      	beq.n	8000808 <__aeabi_dadd+0x360>
 8000806:	e161      	b.n	8000acc <__aeabi_dadd+0x624>
 8000808:	074a      	lsls	r2, r1, #29
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	4313      	orrs	r3, r2
 800080e:	08c9      	lsrs	r1, r1, #3
 8000810:	e77c      	b.n	800070c <__aeabi_dadd+0x264>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	000007ff 	.word	0x000007ff
 8000818:	ff7fffff 	.word	0xff7fffff
 800081c:	000007fe 	.word	0x000007fe
 8000820:	4ccf      	ldr	r4, [pc, #828]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000822:	42a2      	cmp	r2, r4
 8000824:	d100      	bne.n	8000828 <__aeabi_dadd+0x380>
 8000826:	e0ce      	b.n	80009c6 <__aeabi_dadd+0x51e>
 8000828:	2480      	movs	r4, #128	; 0x80
 800082a:	0424      	lsls	r4, r4, #16
 800082c:	4321      	orrs	r1, r4
 800082e:	2f38      	cmp	r7, #56	; 0x38
 8000830:	dc5b      	bgt.n	80008ea <__aeabi_dadd+0x442>
 8000832:	2f1f      	cmp	r7, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0x390>
 8000836:	e0dc      	b.n	80009f2 <__aeabi_dadd+0x54a>
 8000838:	2520      	movs	r5, #32
 800083a:	000c      	movs	r4, r1
 800083c:	1bed      	subs	r5, r5, r7
 800083e:	001e      	movs	r6, r3
 8000840:	40ab      	lsls	r3, r5
 8000842:	40ac      	lsls	r4, r5
 8000844:	40fe      	lsrs	r6, r7
 8000846:	1e5d      	subs	r5, r3, #1
 8000848:	41ab      	sbcs	r3, r5
 800084a:	4334      	orrs	r4, r6
 800084c:	40f9      	lsrs	r1, r7
 800084e:	431c      	orrs	r4, r3
 8000850:	464b      	mov	r3, r9
 8000852:	1a5b      	subs	r3, r3, r1
 8000854:	4699      	mov	r9, r3
 8000856:	e04c      	b.n	80008f2 <__aeabi_dadd+0x44a>
 8000858:	464a      	mov	r2, r9
 800085a:	1a1c      	subs	r4, r3, r0
 800085c:	1a88      	subs	r0, r1, r2
 800085e:	42a3      	cmp	r3, r4
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	4692      	mov	sl, r2
 8000866:	0002      	movs	r2, r0
 8000868:	4650      	mov	r0, sl
 800086a:	1a12      	subs	r2, r2, r0
 800086c:	4692      	mov	sl, r2
 800086e:	0212      	lsls	r2, r2, #8
 8000870:	d478      	bmi.n	8000964 <__aeabi_dadd+0x4bc>
 8000872:	4653      	mov	r3, sl
 8000874:	4323      	orrs	r3, r4
 8000876:	d000      	beq.n	800087a <__aeabi_dadd+0x3d2>
 8000878:	e66a      	b.n	8000550 <__aeabi_dadd+0xa8>
 800087a:	2100      	movs	r1, #0
 800087c:	2500      	movs	r5, #0
 800087e:	e745      	b.n	800070c <__aeabi_dadd+0x264>
 8000880:	074a      	lsls	r2, r1, #29
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	4313      	orrs	r3, r2
 8000886:	08c9      	lsrs	r1, r1, #3
 8000888:	e73d      	b.n	8000706 <__aeabi_dadd+0x25e>
 800088a:	181c      	adds	r4, r3, r0
 800088c:	429c      	cmp	r4, r3
 800088e:	419b      	sbcs	r3, r3
 8000890:	4449      	add	r1, r9
 8000892:	468a      	mov	sl, r1
 8000894:	425b      	negs	r3, r3
 8000896:	449a      	add	sl, r3
 8000898:	4653      	mov	r3, sl
 800089a:	2601      	movs	r6, #1
 800089c:	021b      	lsls	r3, r3, #8
 800089e:	d400      	bmi.n	80008a2 <__aeabi_dadd+0x3fa>
 80008a0:	e727      	b.n	80006f2 <__aeabi_dadd+0x24a>
 80008a2:	2602      	movs	r6, #2
 80008a4:	4652      	mov	r2, sl
 80008a6:	4baf      	ldr	r3, [pc, #700]	; (8000b64 <__aeabi_dadd+0x6bc>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	401a      	ands	r2, r3
 80008ac:	0013      	movs	r3, r2
 80008ae:	4021      	ands	r1, r4
 80008b0:	0862      	lsrs	r2, r4, #1
 80008b2:	430a      	orrs	r2, r1
 80008b4:	07dc      	lsls	r4, r3, #31
 80008b6:	085b      	lsrs	r3, r3, #1
 80008b8:	469a      	mov	sl, r3
 80008ba:	4314      	orrs	r4, r2
 80008bc:	e670      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80008be:	003a      	movs	r2, r7
 80008c0:	464c      	mov	r4, r9
 80008c2:	3a20      	subs	r2, #32
 80008c4:	40d4      	lsrs	r4, r2
 80008c6:	46a4      	mov	ip, r4
 80008c8:	2f20      	cmp	r7, #32
 80008ca:	d007      	beq.n	80008dc <__aeabi_dadd+0x434>
 80008cc:	2240      	movs	r2, #64	; 0x40
 80008ce:	4648      	mov	r0, r9
 80008d0:	1bd2      	subs	r2, r2, r7
 80008d2:	4090      	lsls	r0, r2
 80008d4:	0002      	movs	r2, r0
 80008d6:	4640      	mov	r0, r8
 80008d8:	4310      	orrs	r0, r2
 80008da:	4680      	mov	r8, r0
 80008dc:	4640      	mov	r0, r8
 80008de:	1e42      	subs	r2, r0, #1
 80008e0:	4190      	sbcs	r0, r2
 80008e2:	4662      	mov	r2, ip
 80008e4:	0004      	movs	r4, r0
 80008e6:	4314      	orrs	r4, r2
 80008e8:	e624      	b.n	8000534 <__aeabi_dadd+0x8c>
 80008ea:	4319      	orrs	r1, r3
 80008ec:	000c      	movs	r4, r1
 80008ee:	1e63      	subs	r3, r4, #1
 80008f0:	419c      	sbcs	r4, r3
 80008f2:	4643      	mov	r3, r8
 80008f4:	1b1c      	subs	r4, r3, r4
 80008f6:	45a0      	cmp	r8, r4
 80008f8:	419b      	sbcs	r3, r3
 80008fa:	4649      	mov	r1, r9
 80008fc:	425b      	negs	r3, r3
 80008fe:	1acb      	subs	r3, r1, r3
 8000900:	469a      	mov	sl, r3
 8000902:	4665      	mov	r5, ip
 8000904:	0016      	movs	r6, r2
 8000906:	e61b      	b.n	8000540 <__aeabi_dadd+0x98>
 8000908:	000c      	movs	r4, r1
 800090a:	431c      	orrs	r4, r3
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0x468>
 800090e:	e0c7      	b.n	8000aa0 <__aeabi_dadd+0x5f8>
 8000910:	1e7c      	subs	r4, r7, #1
 8000912:	2f01      	cmp	r7, #1
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x470>
 8000916:	e0f9      	b.n	8000b0c <__aeabi_dadd+0x664>
 8000918:	4e91      	ldr	r6, [pc, #580]	; (8000b60 <__aeabi_dadd+0x6b8>)
 800091a:	42b7      	cmp	r7, r6
 800091c:	d05c      	beq.n	80009d8 <__aeabi_dadd+0x530>
 800091e:	0027      	movs	r7, r4
 8000920:	e740      	b.n	80007a4 <__aeabi_dadd+0x2fc>
 8000922:	2220      	movs	r2, #32
 8000924:	464c      	mov	r4, r9
 8000926:	4640      	mov	r0, r8
 8000928:	1bd2      	subs	r2, r2, r7
 800092a:	4094      	lsls	r4, r2
 800092c:	40f8      	lsrs	r0, r7
 800092e:	4304      	orrs	r4, r0
 8000930:	4640      	mov	r0, r8
 8000932:	4090      	lsls	r0, r2
 8000934:	1e42      	subs	r2, r0, #1
 8000936:	4190      	sbcs	r0, r2
 8000938:	464a      	mov	r2, r9
 800093a:	40fa      	lsrs	r2, r7
 800093c:	4304      	orrs	r4, r0
 800093e:	1889      	adds	r1, r1, r2
 8000940:	e6ee      	b.n	8000720 <__aeabi_dadd+0x278>
 8000942:	4c87      	ldr	r4, [pc, #540]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000944:	42a2      	cmp	r2, r4
 8000946:	d100      	bne.n	800094a <__aeabi_dadd+0x4a2>
 8000948:	e6f9      	b.n	800073e <__aeabi_dadd+0x296>
 800094a:	1818      	adds	r0, r3, r0
 800094c:	4298      	cmp	r0, r3
 800094e:	419b      	sbcs	r3, r3
 8000950:	4449      	add	r1, r9
 8000952:	425b      	negs	r3, r3
 8000954:	18cb      	adds	r3, r1, r3
 8000956:	07dc      	lsls	r4, r3, #31
 8000958:	0840      	lsrs	r0, r0, #1
 800095a:	085b      	lsrs	r3, r3, #1
 800095c:	469a      	mov	sl, r3
 800095e:	0016      	movs	r6, r2
 8000960:	4304      	orrs	r4, r0
 8000962:	e6c6      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000964:	4642      	mov	r2, r8
 8000966:	1ad4      	subs	r4, r2, r3
 8000968:	45a0      	cmp	r8, r4
 800096a:	4180      	sbcs	r0, r0
 800096c:	464b      	mov	r3, r9
 800096e:	4240      	negs	r0, r0
 8000970:	1a59      	subs	r1, r3, r1
 8000972:	1a0b      	subs	r3, r1, r0
 8000974:	469a      	mov	sl, r3
 8000976:	4665      	mov	r5, ip
 8000978:	e5ea      	b.n	8000550 <__aeabi_dadd+0xa8>
 800097a:	464b      	mov	r3, r9
 800097c:	464a      	mov	r2, r9
 800097e:	08c0      	lsrs	r0, r0, #3
 8000980:	075b      	lsls	r3, r3, #29
 8000982:	4665      	mov	r5, ip
 8000984:	4303      	orrs	r3, r0
 8000986:	08d1      	lsrs	r1, r2, #3
 8000988:	e6bd      	b.n	8000706 <__aeabi_dadd+0x25e>
 800098a:	2a00      	cmp	r2, #0
 800098c:	d000      	beq.n	8000990 <__aeabi_dadd+0x4e8>
 800098e:	e08e      	b.n	8000aae <__aeabi_dadd+0x606>
 8000990:	464b      	mov	r3, r9
 8000992:	4303      	orrs	r3, r0
 8000994:	d117      	bne.n	80009c6 <__aeabi_dadd+0x51e>
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	2500      	movs	r5, #0
 800099a:	0309      	lsls	r1, r1, #12
 800099c:	e6da      	b.n	8000754 <__aeabi_dadd+0x2ac>
 800099e:	074a      	lsls	r2, r1, #29
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	08c9      	lsrs	r1, r1, #3
 80009a6:	e6d1      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009a8:	1a1c      	subs	r4, r3, r0
 80009aa:	464a      	mov	r2, r9
 80009ac:	42a3      	cmp	r3, r4
 80009ae:	419b      	sbcs	r3, r3
 80009b0:	1a89      	subs	r1, r1, r2
 80009b2:	425b      	negs	r3, r3
 80009b4:	1acb      	subs	r3, r1, r3
 80009b6:	469a      	mov	sl, r3
 80009b8:	2601      	movs	r6, #1
 80009ba:	e5c1      	b.n	8000540 <__aeabi_dadd+0x98>
 80009bc:	074a      	lsls	r2, r1, #29
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	4313      	orrs	r3, r2
 80009c2:	08c9      	lsrs	r1, r1, #3
 80009c4:	e69f      	b.n	8000706 <__aeabi_dadd+0x25e>
 80009c6:	4643      	mov	r3, r8
 80009c8:	08d8      	lsrs	r0, r3, #3
 80009ca:	464b      	mov	r3, r9
 80009cc:	464a      	mov	r2, r9
 80009ce:	075b      	lsls	r3, r3, #29
 80009d0:	4665      	mov	r5, ip
 80009d2:	4303      	orrs	r3, r0
 80009d4:	08d1      	lsrs	r1, r2, #3
 80009d6:	e6b9      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009d8:	4643      	mov	r3, r8
 80009da:	08d8      	lsrs	r0, r3, #3
 80009dc:	464b      	mov	r3, r9
 80009de:	464a      	mov	r2, r9
 80009e0:	075b      	lsls	r3, r3, #29
 80009e2:	4303      	orrs	r3, r0
 80009e4:	08d1      	lsrs	r1, r2, #3
 80009e6:	e6b1      	b.n	800074c <__aeabi_dadd+0x2a4>
 80009e8:	4319      	orrs	r1, r3
 80009ea:	000c      	movs	r4, r1
 80009ec:	1e63      	subs	r3, r4, #1
 80009ee:	419c      	sbcs	r4, r3
 80009f0:	e6eb      	b.n	80007ca <__aeabi_dadd+0x322>
 80009f2:	003c      	movs	r4, r7
 80009f4:	000d      	movs	r5, r1
 80009f6:	3c20      	subs	r4, #32
 80009f8:	40e5      	lsrs	r5, r4
 80009fa:	2f20      	cmp	r7, #32
 80009fc:	d003      	beq.n	8000a06 <__aeabi_dadd+0x55e>
 80009fe:	2440      	movs	r4, #64	; 0x40
 8000a00:	1be4      	subs	r4, r4, r7
 8000a02:	40a1      	lsls	r1, r4
 8000a04:	430b      	orrs	r3, r1
 8000a06:	001c      	movs	r4, r3
 8000a08:	1e63      	subs	r3, r4, #1
 8000a0a:	419c      	sbcs	r4, r3
 8000a0c:	432c      	orrs	r4, r5
 8000a0e:	e770      	b.n	80008f2 <__aeabi_dadd+0x44a>
 8000a10:	2a00      	cmp	r2, #0
 8000a12:	d0e1      	beq.n	80009d8 <__aeabi_dadd+0x530>
 8000a14:	464a      	mov	r2, r9
 8000a16:	4302      	orrs	r2, r0
 8000a18:	d0c1      	beq.n	800099e <__aeabi_dadd+0x4f6>
 8000a1a:	074a      	lsls	r2, r1, #29
 8000a1c:	08db      	lsrs	r3, r3, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	2280      	movs	r2, #128	; 0x80
 8000a22:	08c9      	lsrs	r1, r1, #3
 8000a24:	0312      	lsls	r2, r2, #12
 8000a26:	4211      	tst	r1, r2
 8000a28:	d008      	beq.n	8000a3c <__aeabi_dadd+0x594>
 8000a2a:	4648      	mov	r0, r9
 8000a2c:	08c4      	lsrs	r4, r0, #3
 8000a2e:	4214      	tst	r4, r2
 8000a30:	d104      	bne.n	8000a3c <__aeabi_dadd+0x594>
 8000a32:	4643      	mov	r3, r8
 8000a34:	0021      	movs	r1, r4
 8000a36:	08db      	lsrs	r3, r3, #3
 8000a38:	0742      	lsls	r2, r0, #29
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	0f5a      	lsrs	r2, r3, #29
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	0752      	lsls	r2, r2, #29
 8000a42:	08db      	lsrs	r3, r3, #3
 8000a44:	4313      	orrs	r3, r2
 8000a46:	e681      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000a48:	464b      	mov	r3, r9
 8000a4a:	4303      	orrs	r3, r0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_dadd+0x5a8>
 8000a4e:	e714      	b.n	800087a <__aeabi_dadd+0x3d2>
 8000a50:	464b      	mov	r3, r9
 8000a52:	464a      	mov	r2, r9
 8000a54:	08c0      	lsrs	r0, r0, #3
 8000a56:	075b      	lsls	r3, r3, #29
 8000a58:	4665      	mov	r5, ip
 8000a5a:	4303      	orrs	r3, r0
 8000a5c:	08d1      	lsrs	r1, r2, #3
 8000a5e:	e655      	b.n	800070c <__aeabi_dadd+0x264>
 8000a60:	1ac4      	subs	r4, r0, r3
 8000a62:	45a0      	cmp	r8, r4
 8000a64:	4180      	sbcs	r0, r0
 8000a66:	464b      	mov	r3, r9
 8000a68:	4240      	negs	r0, r0
 8000a6a:	1a59      	subs	r1, r3, r1
 8000a6c:	1a0b      	subs	r3, r1, r0
 8000a6e:	469a      	mov	sl, r3
 8000a70:	4665      	mov	r5, ip
 8000a72:	2601      	movs	r6, #1
 8000a74:	e564      	b.n	8000540 <__aeabi_dadd+0x98>
 8000a76:	1a1c      	subs	r4, r3, r0
 8000a78:	464a      	mov	r2, r9
 8000a7a:	42a3      	cmp	r3, r4
 8000a7c:	4180      	sbcs	r0, r0
 8000a7e:	1a8a      	subs	r2, r1, r2
 8000a80:	4240      	negs	r0, r0
 8000a82:	1a12      	subs	r2, r2, r0
 8000a84:	4692      	mov	sl, r2
 8000a86:	0212      	lsls	r2, r2, #8
 8000a88:	d549      	bpl.n	8000b1e <__aeabi_dadd+0x676>
 8000a8a:	4642      	mov	r2, r8
 8000a8c:	1ad4      	subs	r4, r2, r3
 8000a8e:	45a0      	cmp	r8, r4
 8000a90:	4180      	sbcs	r0, r0
 8000a92:	464b      	mov	r3, r9
 8000a94:	4240      	negs	r0, r0
 8000a96:	1a59      	subs	r1, r3, r1
 8000a98:	1a0b      	subs	r3, r1, r0
 8000a9a:	469a      	mov	sl, r3
 8000a9c:	4665      	mov	r5, ip
 8000a9e:	e57f      	b.n	80005a0 <__aeabi_dadd+0xf8>
 8000aa0:	464b      	mov	r3, r9
 8000aa2:	464a      	mov	r2, r9
 8000aa4:	08c0      	lsrs	r0, r0, #3
 8000aa6:	075b      	lsls	r3, r3, #29
 8000aa8:	4303      	orrs	r3, r0
 8000aaa:	08d1      	lsrs	r1, r2, #3
 8000aac:	e62b      	b.n	8000706 <__aeabi_dadd+0x25e>
 8000aae:	464a      	mov	r2, r9
 8000ab0:	08db      	lsrs	r3, r3, #3
 8000ab2:	4302      	orrs	r2, r0
 8000ab4:	d138      	bne.n	8000b28 <__aeabi_dadd+0x680>
 8000ab6:	074a      	lsls	r2, r1, #29
 8000ab8:	4313      	orrs	r3, r2
 8000aba:	08c9      	lsrs	r1, r1, #3
 8000abc:	e646      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000abe:	464b      	mov	r3, r9
 8000ac0:	464a      	mov	r2, r9
 8000ac2:	08c0      	lsrs	r0, r0, #3
 8000ac4:	075b      	lsls	r3, r3, #29
 8000ac6:	4303      	orrs	r3, r0
 8000ac8:	08d1      	lsrs	r1, r2, #3
 8000aca:	e61f      	b.n	800070c <__aeabi_dadd+0x264>
 8000acc:	181c      	adds	r4, r3, r0
 8000ace:	429c      	cmp	r4, r3
 8000ad0:	419b      	sbcs	r3, r3
 8000ad2:	4449      	add	r1, r9
 8000ad4:	468a      	mov	sl, r1
 8000ad6:	425b      	negs	r3, r3
 8000ad8:	449a      	add	sl, r3
 8000ada:	4653      	mov	r3, sl
 8000adc:	021b      	lsls	r3, r3, #8
 8000ade:	d400      	bmi.n	8000ae2 <__aeabi_dadd+0x63a>
 8000ae0:	e607      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000ae2:	4652      	mov	r2, sl
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	; (8000b64 <__aeabi_dadd+0x6bc>)
 8000ae6:	2601      	movs	r6, #1
 8000ae8:	401a      	ands	r2, r3
 8000aea:	4692      	mov	sl, r2
 8000aec:	e601      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aee:	003c      	movs	r4, r7
 8000af0:	000e      	movs	r6, r1
 8000af2:	3c20      	subs	r4, #32
 8000af4:	40e6      	lsrs	r6, r4
 8000af6:	2f20      	cmp	r7, #32
 8000af8:	d003      	beq.n	8000b02 <__aeabi_dadd+0x65a>
 8000afa:	2440      	movs	r4, #64	; 0x40
 8000afc:	1be4      	subs	r4, r4, r7
 8000afe:	40a1      	lsls	r1, r4
 8000b00:	430b      	orrs	r3, r1
 8000b02:	001c      	movs	r4, r3
 8000b04:	1e63      	subs	r3, r4, #1
 8000b06:	419c      	sbcs	r4, r3
 8000b08:	4334      	orrs	r4, r6
 8000b0a:	e65e      	b.n	80007ca <__aeabi_dadd+0x322>
 8000b0c:	4443      	add	r3, r8
 8000b0e:	4283      	cmp	r3, r0
 8000b10:	4180      	sbcs	r0, r0
 8000b12:	4449      	add	r1, r9
 8000b14:	468a      	mov	sl, r1
 8000b16:	4240      	negs	r0, r0
 8000b18:	001c      	movs	r4, r3
 8000b1a:	4482      	add	sl, r0
 8000b1c:	e6bc      	b.n	8000898 <__aeabi_dadd+0x3f0>
 8000b1e:	4653      	mov	r3, sl
 8000b20:	4323      	orrs	r3, r4
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dadd+0x67e>
 8000b24:	e6a9      	b.n	800087a <__aeabi_dadd+0x3d2>
 8000b26:	e5e4      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000b28:	074a      	lsls	r2, r1, #29
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	2280      	movs	r2, #128	; 0x80
 8000b2e:	08c9      	lsrs	r1, r1, #3
 8000b30:	0312      	lsls	r2, r2, #12
 8000b32:	4211      	tst	r1, r2
 8000b34:	d009      	beq.n	8000b4a <__aeabi_dadd+0x6a2>
 8000b36:	4648      	mov	r0, r9
 8000b38:	08c4      	lsrs	r4, r0, #3
 8000b3a:	4214      	tst	r4, r2
 8000b3c:	d105      	bne.n	8000b4a <__aeabi_dadd+0x6a2>
 8000b3e:	4643      	mov	r3, r8
 8000b40:	4665      	mov	r5, ip
 8000b42:	0021      	movs	r1, r4
 8000b44:	08db      	lsrs	r3, r3, #3
 8000b46:	0742      	lsls	r2, r0, #29
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	0f5a      	lsrs	r2, r3, #29
 8000b4c:	00db      	lsls	r3, r3, #3
 8000b4e:	08db      	lsrs	r3, r3, #3
 8000b50:	0752      	lsls	r2, r2, #29
 8000b52:	4313      	orrs	r3, r2
 8000b54:	e5fa      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000b56:	2300      	movs	r3, #0
 8000b58:	4a01      	ldr	r2, [pc, #4]	; (8000b60 <__aeabi_dadd+0x6b8>)
 8000b5a:	001c      	movs	r4, r3
 8000b5c:	e540      	b.n	80005e0 <__aeabi_dadd+0x138>
 8000b5e:	46c0      	nop			; (mov r8, r8)
 8000b60:	000007ff 	.word	0x000007ff
 8000b64:	ff7fffff 	.word	0xff7fffff

08000b68 <__aeabi_ddiv>:
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6a:	4657      	mov	r7, sl
 8000b6c:	464e      	mov	r6, r9
 8000b6e:	4645      	mov	r5, r8
 8000b70:	46de      	mov	lr, fp
 8000b72:	b5e0      	push	{r5, r6, r7, lr}
 8000b74:	030c      	lsls	r4, r1, #12
 8000b76:	001f      	movs	r7, r3
 8000b78:	004b      	lsls	r3, r1, #1
 8000b7a:	4681      	mov	r9, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0005      	movs	r5, r0
 8000b80:	b085      	sub	sp, #20
 8000b82:	0b24      	lsrs	r4, r4, #12
 8000b84:	0d5b      	lsrs	r3, r3, #21
 8000b86:	0fce      	lsrs	r6, r1, #31
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_ddiv+0x26>
 8000b8c:	e152      	b.n	8000e34 <__aeabi_ddiv+0x2cc>
 8000b8e:	4ad2      	ldr	r2, [pc, #840]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d100      	bne.n	8000b96 <__aeabi_ddiv+0x2e>
 8000b94:	e16e      	b.n	8000e74 <__aeabi_ddiv+0x30c>
 8000b96:	0f42      	lsrs	r2, r0, #29
 8000b98:	00e4      	lsls	r4, r4, #3
 8000b9a:	4314      	orrs	r4, r2
 8000b9c:	2280      	movs	r2, #128	; 0x80
 8000b9e:	0412      	lsls	r2, r2, #16
 8000ba0:	4322      	orrs	r2, r4
 8000ba2:	4690      	mov	r8, r2
 8000ba4:	4acd      	ldr	r2, [pc, #820]	; (8000edc <__aeabi_ddiv+0x374>)
 8000ba6:	00c5      	lsls	r5, r0, #3
 8000ba8:	4693      	mov	fp, r2
 8000baa:	449b      	add	fp, r3
 8000bac:	2300      	movs	r3, #0
 8000bae:	4699      	mov	r9, r3
 8000bb0:	9300      	str	r3, [sp, #0]
 8000bb2:	033c      	lsls	r4, r7, #12
 8000bb4:	007b      	lsls	r3, r7, #1
 8000bb6:	4650      	mov	r0, sl
 8000bb8:	0b24      	lsrs	r4, r4, #12
 8000bba:	0d5b      	lsrs	r3, r3, #21
 8000bbc:	0fff      	lsrs	r7, r7, #31
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_ddiv+0x5c>
 8000bc2:	e11a      	b.n	8000dfa <__aeabi_ddiv+0x292>
 8000bc4:	4ac4      	ldr	r2, [pc, #784]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_ddiv+0x64>
 8000bca:	e15e      	b.n	8000e8a <__aeabi_ddiv+0x322>
 8000bcc:	0f42      	lsrs	r2, r0, #29
 8000bce:	00e4      	lsls	r4, r4, #3
 8000bd0:	4322      	orrs	r2, r4
 8000bd2:	2480      	movs	r4, #128	; 0x80
 8000bd4:	0424      	lsls	r4, r4, #16
 8000bd6:	4314      	orrs	r4, r2
 8000bd8:	4ac0      	ldr	r2, [pc, #768]	; (8000edc <__aeabi_ddiv+0x374>)
 8000bda:	00c1      	lsls	r1, r0, #3
 8000bdc:	4694      	mov	ip, r2
 8000bde:	465a      	mov	r2, fp
 8000be0:	4463      	add	r3, ip
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	469b      	mov	fp, r3
 8000be6:	2000      	movs	r0, #0
 8000be8:	0033      	movs	r3, r6
 8000bea:	407b      	eors	r3, r7
 8000bec:	469a      	mov	sl, r3
 8000bee:	464b      	mov	r3, r9
 8000bf0:	2b0f      	cmp	r3, #15
 8000bf2:	d827      	bhi.n	8000c44 <__aeabi_ddiv+0xdc>
 8000bf4:	4aba      	ldr	r2, [pc, #744]	; (8000ee0 <__aeabi_ddiv+0x378>)
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	58d3      	ldr	r3, [r2, r3]
 8000bfa:	469f      	mov	pc, r3
 8000bfc:	46b2      	mov	sl, r6
 8000bfe:	9b00      	ldr	r3, [sp, #0]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d016      	beq.n	8000c32 <__aeabi_ddiv+0xca>
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d100      	bne.n	8000c0a <__aeabi_ddiv+0xa2>
 8000c08:	e287      	b.n	800111a <__aeabi_ddiv+0x5b2>
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d000      	beq.n	8000c10 <__aeabi_ddiv+0xa8>
 8000c0e:	e0d5      	b.n	8000dbc <__aeabi_ddiv+0x254>
 8000c10:	2300      	movs	r3, #0
 8000c12:	2200      	movs	r2, #0
 8000c14:	2500      	movs	r5, #0
 8000c16:	051b      	lsls	r3, r3, #20
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	4652      	mov	r2, sl
 8000c1c:	07d2      	lsls	r2, r2, #31
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	0028      	movs	r0, r5
 8000c22:	0019      	movs	r1, r3
 8000c24:	b005      	add	sp, #20
 8000c26:	bcf0      	pop	{r4, r5, r6, r7}
 8000c28:	46bb      	mov	fp, r7
 8000c2a:	46b2      	mov	sl, r6
 8000c2c:	46a9      	mov	r9, r5
 8000c2e:	46a0      	mov	r8, r4
 8000c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c32:	2200      	movs	r2, #0
 8000c34:	2500      	movs	r5, #0
 8000c36:	4ba8      	ldr	r3, [pc, #672]	; (8000ed8 <__aeabi_ddiv+0x370>)
 8000c38:	e7ed      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000c3a:	46ba      	mov	sl, r7
 8000c3c:	46a0      	mov	r8, r4
 8000c3e:	000d      	movs	r5, r1
 8000c40:	9000      	str	r0, [sp, #0]
 8000c42:	e7dc      	b.n	8000bfe <__aeabi_ddiv+0x96>
 8000c44:	4544      	cmp	r4, r8
 8000c46:	d200      	bcs.n	8000c4a <__aeabi_ddiv+0xe2>
 8000c48:	e1c4      	b.n	8000fd4 <__aeabi_ddiv+0x46c>
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_ddiv+0xe6>
 8000c4c:	e1bf      	b.n	8000fce <__aeabi_ddiv+0x466>
 8000c4e:	2301      	movs	r3, #1
 8000c50:	425b      	negs	r3, r3
 8000c52:	469c      	mov	ip, r3
 8000c54:	002e      	movs	r6, r5
 8000c56:	4640      	mov	r0, r8
 8000c58:	2500      	movs	r5, #0
 8000c5a:	44e3      	add	fp, ip
 8000c5c:	0223      	lsls	r3, r4, #8
 8000c5e:	0e0c      	lsrs	r4, r1, #24
 8000c60:	431c      	orrs	r4, r3
 8000c62:	0c1b      	lsrs	r3, r3, #16
 8000c64:	4699      	mov	r9, r3
 8000c66:	0423      	lsls	r3, r4, #16
 8000c68:	020a      	lsls	r2, r1, #8
 8000c6a:	0c1f      	lsrs	r7, r3, #16
 8000c6c:	4649      	mov	r1, r9
 8000c6e:	9200      	str	r2, [sp, #0]
 8000c70:	9701      	str	r7, [sp, #4]
 8000c72:	f7ff faeb 	bl	800024c <__aeabi_uidivmod>
 8000c76:	0002      	movs	r2, r0
 8000c78:	437a      	muls	r2, r7
 8000c7a:	040b      	lsls	r3, r1, #16
 8000c7c:	0c31      	lsrs	r1, r6, #16
 8000c7e:	4680      	mov	r8, r0
 8000c80:	4319      	orrs	r1, r3
 8000c82:	428a      	cmp	r2, r1
 8000c84:	d907      	bls.n	8000c96 <__aeabi_ddiv+0x12e>
 8000c86:	2301      	movs	r3, #1
 8000c88:	425b      	negs	r3, r3
 8000c8a:	469c      	mov	ip, r3
 8000c8c:	1909      	adds	r1, r1, r4
 8000c8e:	44e0      	add	r8, ip
 8000c90:	428c      	cmp	r4, r1
 8000c92:	d800      	bhi.n	8000c96 <__aeabi_ddiv+0x12e>
 8000c94:	e201      	b.n	800109a <__aeabi_ddiv+0x532>
 8000c96:	1a88      	subs	r0, r1, r2
 8000c98:	4649      	mov	r1, r9
 8000c9a:	f7ff fad7 	bl	800024c <__aeabi_uidivmod>
 8000c9e:	9a01      	ldr	r2, [sp, #4]
 8000ca0:	0436      	lsls	r6, r6, #16
 8000ca2:	4342      	muls	r2, r0
 8000ca4:	0409      	lsls	r1, r1, #16
 8000ca6:	0c36      	lsrs	r6, r6, #16
 8000ca8:	0003      	movs	r3, r0
 8000caa:	430e      	orrs	r6, r1
 8000cac:	42b2      	cmp	r2, r6
 8000cae:	d904      	bls.n	8000cba <__aeabi_ddiv+0x152>
 8000cb0:	1936      	adds	r6, r6, r4
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	42b4      	cmp	r4, r6
 8000cb6:	d800      	bhi.n	8000cba <__aeabi_ddiv+0x152>
 8000cb8:	e1e9      	b.n	800108e <__aeabi_ddiv+0x526>
 8000cba:	1ab0      	subs	r0, r6, r2
 8000cbc:	4642      	mov	r2, r8
 8000cbe:	9e00      	ldr	r6, [sp, #0]
 8000cc0:	0412      	lsls	r2, r2, #16
 8000cc2:	431a      	orrs	r2, r3
 8000cc4:	0c33      	lsrs	r3, r6, #16
 8000cc6:	001f      	movs	r7, r3
 8000cc8:	0c11      	lsrs	r1, r2, #16
 8000cca:	4690      	mov	r8, r2
 8000ccc:	9302      	str	r3, [sp, #8]
 8000cce:	0413      	lsls	r3, r2, #16
 8000cd0:	0432      	lsls	r2, r6, #16
 8000cd2:	0c16      	lsrs	r6, r2, #16
 8000cd4:	0032      	movs	r2, r6
 8000cd6:	0c1b      	lsrs	r3, r3, #16
 8000cd8:	435a      	muls	r2, r3
 8000cda:	9603      	str	r6, [sp, #12]
 8000cdc:	437b      	muls	r3, r7
 8000cde:	434e      	muls	r6, r1
 8000ce0:	4379      	muls	r1, r7
 8000ce2:	0c17      	lsrs	r7, r2, #16
 8000ce4:	46bc      	mov	ip, r7
 8000ce6:	199b      	adds	r3, r3, r6
 8000ce8:	4463      	add	r3, ip
 8000cea:	429e      	cmp	r6, r3
 8000cec:	d903      	bls.n	8000cf6 <__aeabi_ddiv+0x18e>
 8000cee:	2680      	movs	r6, #128	; 0x80
 8000cf0:	0276      	lsls	r6, r6, #9
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	4461      	add	r1, ip
 8000cf6:	0c1e      	lsrs	r6, r3, #16
 8000cf8:	1871      	adds	r1, r6, r1
 8000cfa:	0416      	lsls	r6, r2, #16
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c36      	lsrs	r6, r6, #16
 8000d00:	199e      	adds	r6, r3, r6
 8000d02:	4288      	cmp	r0, r1
 8000d04:	d302      	bcc.n	8000d0c <__aeabi_ddiv+0x1a4>
 8000d06:	d112      	bne.n	8000d2e <__aeabi_ddiv+0x1c6>
 8000d08:	42b5      	cmp	r5, r6
 8000d0a:	d210      	bcs.n	8000d2e <__aeabi_ddiv+0x1c6>
 8000d0c:	4643      	mov	r3, r8
 8000d0e:	1e5a      	subs	r2, r3, #1
 8000d10:	9b00      	ldr	r3, [sp, #0]
 8000d12:	469c      	mov	ip, r3
 8000d14:	4465      	add	r5, ip
 8000d16:	001f      	movs	r7, r3
 8000d18:	429d      	cmp	r5, r3
 8000d1a:	419b      	sbcs	r3, r3
 8000d1c:	425b      	negs	r3, r3
 8000d1e:	191b      	adds	r3, r3, r4
 8000d20:	18c0      	adds	r0, r0, r3
 8000d22:	4284      	cmp	r4, r0
 8000d24:	d200      	bcs.n	8000d28 <__aeabi_ddiv+0x1c0>
 8000d26:	e19e      	b.n	8001066 <__aeabi_ddiv+0x4fe>
 8000d28:	d100      	bne.n	8000d2c <__aeabi_ddiv+0x1c4>
 8000d2a:	e199      	b.n	8001060 <__aeabi_ddiv+0x4f8>
 8000d2c:	4690      	mov	r8, r2
 8000d2e:	1bae      	subs	r6, r5, r6
 8000d30:	42b5      	cmp	r5, r6
 8000d32:	41ad      	sbcs	r5, r5
 8000d34:	1a40      	subs	r0, r0, r1
 8000d36:	426d      	negs	r5, r5
 8000d38:	1b40      	subs	r0, r0, r5
 8000d3a:	4284      	cmp	r4, r0
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_ddiv+0x1d8>
 8000d3e:	e1d2      	b.n	80010e6 <__aeabi_ddiv+0x57e>
 8000d40:	4649      	mov	r1, r9
 8000d42:	f7ff fa83 	bl	800024c <__aeabi_uidivmod>
 8000d46:	9a01      	ldr	r2, [sp, #4]
 8000d48:	040b      	lsls	r3, r1, #16
 8000d4a:	4342      	muls	r2, r0
 8000d4c:	0c31      	lsrs	r1, r6, #16
 8000d4e:	0005      	movs	r5, r0
 8000d50:	4319      	orrs	r1, r3
 8000d52:	428a      	cmp	r2, r1
 8000d54:	d900      	bls.n	8000d58 <__aeabi_ddiv+0x1f0>
 8000d56:	e16c      	b.n	8001032 <__aeabi_ddiv+0x4ca>
 8000d58:	1a88      	subs	r0, r1, r2
 8000d5a:	4649      	mov	r1, r9
 8000d5c:	f7ff fa76 	bl	800024c <__aeabi_uidivmod>
 8000d60:	9a01      	ldr	r2, [sp, #4]
 8000d62:	0436      	lsls	r6, r6, #16
 8000d64:	4342      	muls	r2, r0
 8000d66:	0409      	lsls	r1, r1, #16
 8000d68:	0c36      	lsrs	r6, r6, #16
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	430e      	orrs	r6, r1
 8000d6e:	42b2      	cmp	r2, r6
 8000d70:	d900      	bls.n	8000d74 <__aeabi_ddiv+0x20c>
 8000d72:	e153      	b.n	800101c <__aeabi_ddiv+0x4b4>
 8000d74:	9803      	ldr	r0, [sp, #12]
 8000d76:	1ab6      	subs	r6, r6, r2
 8000d78:	0002      	movs	r2, r0
 8000d7a:	042d      	lsls	r5, r5, #16
 8000d7c:	431d      	orrs	r5, r3
 8000d7e:	9f02      	ldr	r7, [sp, #8]
 8000d80:	042b      	lsls	r3, r5, #16
 8000d82:	0c1b      	lsrs	r3, r3, #16
 8000d84:	435a      	muls	r2, r3
 8000d86:	437b      	muls	r3, r7
 8000d88:	469c      	mov	ip, r3
 8000d8a:	0c29      	lsrs	r1, r5, #16
 8000d8c:	4348      	muls	r0, r1
 8000d8e:	0c13      	lsrs	r3, r2, #16
 8000d90:	4484      	add	ip, r0
 8000d92:	4463      	add	r3, ip
 8000d94:	4379      	muls	r1, r7
 8000d96:	4298      	cmp	r0, r3
 8000d98:	d903      	bls.n	8000da2 <__aeabi_ddiv+0x23a>
 8000d9a:	2080      	movs	r0, #128	; 0x80
 8000d9c:	0240      	lsls	r0, r0, #9
 8000d9e:	4684      	mov	ip, r0
 8000da0:	4461      	add	r1, ip
 8000da2:	0c18      	lsrs	r0, r3, #16
 8000da4:	0412      	lsls	r2, r2, #16
 8000da6:	041b      	lsls	r3, r3, #16
 8000da8:	0c12      	lsrs	r2, r2, #16
 8000daa:	1840      	adds	r0, r0, r1
 8000dac:	189b      	adds	r3, r3, r2
 8000dae:	4286      	cmp	r6, r0
 8000db0:	d200      	bcs.n	8000db4 <__aeabi_ddiv+0x24c>
 8000db2:	e100      	b.n	8000fb6 <__aeabi_ddiv+0x44e>
 8000db4:	d100      	bne.n	8000db8 <__aeabi_ddiv+0x250>
 8000db6:	e0fb      	b.n	8000fb0 <__aeabi_ddiv+0x448>
 8000db8:	2301      	movs	r3, #1
 8000dba:	431d      	orrs	r5, r3
 8000dbc:	4b49      	ldr	r3, [pc, #292]	; (8000ee4 <__aeabi_ddiv+0x37c>)
 8000dbe:	445b      	add	r3, fp
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	dc00      	bgt.n	8000dc6 <__aeabi_ddiv+0x25e>
 8000dc4:	e0aa      	b.n	8000f1c <__aeabi_ddiv+0x3b4>
 8000dc6:	076a      	lsls	r2, r5, #29
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_ddiv+0x264>
 8000dca:	e13d      	b.n	8001048 <__aeabi_ddiv+0x4e0>
 8000dcc:	08e9      	lsrs	r1, r5, #3
 8000dce:	4642      	mov	r2, r8
 8000dd0:	01d2      	lsls	r2, r2, #7
 8000dd2:	d506      	bpl.n	8000de2 <__aeabi_ddiv+0x27a>
 8000dd4:	4642      	mov	r2, r8
 8000dd6:	4b44      	ldr	r3, [pc, #272]	; (8000ee8 <__aeabi_ddiv+0x380>)
 8000dd8:	401a      	ands	r2, r3
 8000dda:	2380      	movs	r3, #128	; 0x80
 8000ddc:	4690      	mov	r8, r2
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	445b      	add	r3, fp
 8000de2:	4a42      	ldr	r2, [pc, #264]	; (8000eec <__aeabi_ddiv+0x384>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	dd00      	ble.n	8000dea <__aeabi_ddiv+0x282>
 8000de8:	e723      	b.n	8000c32 <__aeabi_ddiv+0xca>
 8000dea:	4642      	mov	r2, r8
 8000dec:	055b      	lsls	r3, r3, #21
 8000dee:	0755      	lsls	r5, r2, #29
 8000df0:	0252      	lsls	r2, r2, #9
 8000df2:	430d      	orrs	r5, r1
 8000df4:	0b12      	lsrs	r2, r2, #12
 8000df6:	0d5b      	lsrs	r3, r3, #21
 8000df8:	e70d      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000dfa:	4651      	mov	r1, sl
 8000dfc:	4321      	orrs	r1, r4
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x29a>
 8000e00:	e07c      	b.n	8000efc <__aeabi_ddiv+0x394>
 8000e02:	2c00      	cmp	r4, #0
 8000e04:	d100      	bne.n	8000e08 <__aeabi_ddiv+0x2a0>
 8000e06:	e0fb      	b.n	8001000 <__aeabi_ddiv+0x498>
 8000e08:	0020      	movs	r0, r4
 8000e0a:	f001 f995 	bl	8002138 <__clzsi2>
 8000e0e:	0002      	movs	r2, r0
 8000e10:	3a0b      	subs	r2, #11
 8000e12:	231d      	movs	r3, #29
 8000e14:	1a9b      	subs	r3, r3, r2
 8000e16:	4652      	mov	r2, sl
 8000e18:	0001      	movs	r1, r0
 8000e1a:	40da      	lsrs	r2, r3
 8000e1c:	4653      	mov	r3, sl
 8000e1e:	3908      	subs	r1, #8
 8000e20:	408b      	lsls	r3, r1
 8000e22:	408c      	lsls	r4, r1
 8000e24:	0019      	movs	r1, r3
 8000e26:	4314      	orrs	r4, r2
 8000e28:	4b31      	ldr	r3, [pc, #196]	; (8000ef0 <__aeabi_ddiv+0x388>)
 8000e2a:	4458      	add	r0, fp
 8000e2c:	469b      	mov	fp, r3
 8000e2e:	4483      	add	fp, r0
 8000e30:	2000      	movs	r0, #0
 8000e32:	e6d9      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000e34:	0003      	movs	r3, r0
 8000e36:	4323      	orrs	r3, r4
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d044      	beq.n	8000ec6 <__aeabi_ddiv+0x35e>
 8000e3c:	2c00      	cmp	r4, #0
 8000e3e:	d100      	bne.n	8000e42 <__aeabi_ddiv+0x2da>
 8000e40:	e0cf      	b.n	8000fe2 <__aeabi_ddiv+0x47a>
 8000e42:	0020      	movs	r0, r4
 8000e44:	f001 f978 	bl	8002138 <__clzsi2>
 8000e48:	0001      	movs	r1, r0
 8000e4a:	0002      	movs	r2, r0
 8000e4c:	390b      	subs	r1, #11
 8000e4e:	231d      	movs	r3, #29
 8000e50:	1a5b      	subs	r3, r3, r1
 8000e52:	4649      	mov	r1, r9
 8000e54:	0010      	movs	r0, r2
 8000e56:	40d9      	lsrs	r1, r3
 8000e58:	3808      	subs	r0, #8
 8000e5a:	4084      	lsls	r4, r0
 8000e5c:	000b      	movs	r3, r1
 8000e5e:	464d      	mov	r5, r9
 8000e60:	4323      	orrs	r3, r4
 8000e62:	4698      	mov	r8, r3
 8000e64:	4085      	lsls	r5, r0
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <__aeabi_ddiv+0x38c>)
 8000e68:	1a9b      	subs	r3, r3, r2
 8000e6a:	469b      	mov	fp, r3
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	4699      	mov	r9, r3
 8000e70:	9300      	str	r3, [sp, #0]
 8000e72:	e69e      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000e74:	0002      	movs	r2, r0
 8000e76:	4322      	orrs	r2, r4
 8000e78:	4690      	mov	r8, r2
 8000e7a:	d11d      	bne.n	8000eb8 <__aeabi_ddiv+0x350>
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	469b      	mov	fp, r3
 8000e80:	2302      	movs	r3, #2
 8000e82:	2500      	movs	r5, #0
 8000e84:	4691      	mov	r9, r2
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	e693      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000e8a:	4651      	mov	r1, sl
 8000e8c:	4321      	orrs	r1, r4
 8000e8e:	d109      	bne.n	8000ea4 <__aeabi_ddiv+0x33c>
 8000e90:	2302      	movs	r3, #2
 8000e92:	464a      	mov	r2, r9
 8000e94:	431a      	orrs	r2, r3
 8000e96:	4b18      	ldr	r3, [pc, #96]	; (8000ef8 <__aeabi_ddiv+0x390>)
 8000e98:	4691      	mov	r9, r2
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	2400      	movs	r4, #0
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	44e3      	add	fp, ip
 8000ea2:	e6a1      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	464a      	mov	r2, r9
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	4b13      	ldr	r3, [pc, #76]	; (8000ef8 <__aeabi_ddiv+0x390>)
 8000eac:	4691      	mov	r9, r2
 8000eae:	469c      	mov	ip, r3
 8000eb0:	4651      	mov	r1, sl
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	44e3      	add	fp, ip
 8000eb6:	e697      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000eb8:	220c      	movs	r2, #12
 8000eba:	469b      	mov	fp, r3
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	46a0      	mov	r8, r4
 8000ec0:	4691      	mov	r9, r2
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	e675      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	4699      	mov	r9, r3
 8000eca:	2300      	movs	r3, #0
 8000ecc:	469b      	mov	fp, r3
 8000ece:	3301      	adds	r3, #1
 8000ed0:	2500      	movs	r5, #0
 8000ed2:	9300      	str	r3, [sp, #0]
 8000ed4:	e66d      	b.n	8000bb2 <__aeabi_ddiv+0x4a>
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	000007ff 	.word	0x000007ff
 8000edc:	fffffc01 	.word	0xfffffc01
 8000ee0:	08006d7c 	.word	0x08006d7c
 8000ee4:	000003ff 	.word	0x000003ff
 8000ee8:	feffffff 	.word	0xfeffffff
 8000eec:	000007fe 	.word	0x000007fe
 8000ef0:	000003f3 	.word	0x000003f3
 8000ef4:	fffffc0d 	.word	0xfffffc0d
 8000ef8:	fffff801 	.word	0xfffff801
 8000efc:	464a      	mov	r2, r9
 8000efe:	2301      	movs	r3, #1
 8000f00:	431a      	orrs	r2, r3
 8000f02:	4691      	mov	r9, r2
 8000f04:	2400      	movs	r4, #0
 8000f06:	2001      	movs	r0, #1
 8000f08:	e66e      	b.n	8000be8 <__aeabi_ddiv+0x80>
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	2280      	movs	r2, #128	; 0x80
 8000f0e:	469a      	mov	sl, r3
 8000f10:	2500      	movs	r5, #0
 8000f12:	4b88      	ldr	r3, [pc, #544]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000f14:	0312      	lsls	r2, r2, #12
 8000f16:	e67e      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f18:	2501      	movs	r5, #1
 8000f1a:	426d      	negs	r5, r5
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	1ad2      	subs	r2, r2, r3
 8000f20:	2a38      	cmp	r2, #56	; 0x38
 8000f22:	dd00      	ble.n	8000f26 <__aeabi_ddiv+0x3be>
 8000f24:	e674      	b.n	8000c10 <__aeabi_ddiv+0xa8>
 8000f26:	2a1f      	cmp	r2, #31
 8000f28:	dc00      	bgt.n	8000f2c <__aeabi_ddiv+0x3c4>
 8000f2a:	e0bd      	b.n	80010a8 <__aeabi_ddiv+0x540>
 8000f2c:	211f      	movs	r1, #31
 8000f2e:	4249      	negs	r1, r1
 8000f30:	1acb      	subs	r3, r1, r3
 8000f32:	4641      	mov	r1, r8
 8000f34:	40d9      	lsrs	r1, r3
 8000f36:	000b      	movs	r3, r1
 8000f38:	2a20      	cmp	r2, #32
 8000f3a:	d004      	beq.n	8000f46 <__aeabi_ddiv+0x3de>
 8000f3c:	4641      	mov	r1, r8
 8000f3e:	4a7e      	ldr	r2, [pc, #504]	; (8001138 <__aeabi_ddiv+0x5d0>)
 8000f40:	445a      	add	r2, fp
 8000f42:	4091      	lsls	r1, r2
 8000f44:	430d      	orrs	r5, r1
 8000f46:	0029      	movs	r1, r5
 8000f48:	1e4a      	subs	r2, r1, #1
 8000f4a:	4191      	sbcs	r1, r2
 8000f4c:	4319      	orrs	r1, r3
 8000f4e:	2307      	movs	r3, #7
 8000f50:	001d      	movs	r5, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	400d      	ands	r5, r1
 8000f56:	420b      	tst	r3, r1
 8000f58:	d100      	bne.n	8000f5c <__aeabi_ddiv+0x3f4>
 8000f5a:	e0d0      	b.n	80010fe <__aeabi_ddiv+0x596>
 8000f5c:	220f      	movs	r2, #15
 8000f5e:	2300      	movs	r3, #0
 8000f60:	400a      	ands	r2, r1
 8000f62:	2a04      	cmp	r2, #4
 8000f64:	d100      	bne.n	8000f68 <__aeabi_ddiv+0x400>
 8000f66:	e0c7      	b.n	80010f8 <__aeabi_ddiv+0x590>
 8000f68:	1d0a      	adds	r2, r1, #4
 8000f6a:	428a      	cmp	r2, r1
 8000f6c:	4189      	sbcs	r1, r1
 8000f6e:	4249      	negs	r1, r1
 8000f70:	185b      	adds	r3, r3, r1
 8000f72:	0011      	movs	r1, r2
 8000f74:	021a      	lsls	r2, r3, #8
 8000f76:	d400      	bmi.n	8000f7a <__aeabi_ddiv+0x412>
 8000f78:	e0be      	b.n	80010f8 <__aeabi_ddiv+0x590>
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2500      	movs	r5, #0
 8000f80:	e649      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f82:	2280      	movs	r2, #128	; 0x80
 8000f84:	4643      	mov	r3, r8
 8000f86:	0312      	lsls	r2, r2, #12
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d008      	beq.n	8000f9e <__aeabi_ddiv+0x436>
 8000f8c:	4214      	tst	r4, r2
 8000f8e:	d106      	bne.n	8000f9e <__aeabi_ddiv+0x436>
 8000f90:	4322      	orrs	r2, r4
 8000f92:	0312      	lsls	r2, r2, #12
 8000f94:	46ba      	mov	sl, r7
 8000f96:	000d      	movs	r5, r1
 8000f98:	4b66      	ldr	r3, [pc, #408]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000f9a:	0b12      	lsrs	r2, r2, #12
 8000f9c:	e63b      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	4643      	mov	r3, r8
 8000fa2:	0312      	lsls	r2, r2, #12
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	0312      	lsls	r2, r2, #12
 8000fa8:	46b2      	mov	sl, r6
 8000faa:	4b62      	ldr	r3, [pc, #392]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8000fac:	0b12      	lsrs	r2, r2, #12
 8000fae:	e632      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_ddiv+0x44e>
 8000fb4:	e702      	b.n	8000dbc <__aeabi_ddiv+0x254>
 8000fb6:	19a6      	adds	r6, r4, r6
 8000fb8:	1e6a      	subs	r2, r5, #1
 8000fba:	42a6      	cmp	r6, r4
 8000fbc:	d200      	bcs.n	8000fc0 <__aeabi_ddiv+0x458>
 8000fbe:	e089      	b.n	80010d4 <__aeabi_ddiv+0x56c>
 8000fc0:	4286      	cmp	r6, r0
 8000fc2:	d200      	bcs.n	8000fc6 <__aeabi_ddiv+0x45e>
 8000fc4:	e09f      	b.n	8001106 <__aeabi_ddiv+0x59e>
 8000fc6:	d100      	bne.n	8000fca <__aeabi_ddiv+0x462>
 8000fc8:	e0af      	b.n	800112a <__aeabi_ddiv+0x5c2>
 8000fca:	0015      	movs	r5, r2
 8000fcc:	e6f4      	b.n	8000db8 <__aeabi_ddiv+0x250>
 8000fce:	42a9      	cmp	r1, r5
 8000fd0:	d900      	bls.n	8000fd4 <__aeabi_ddiv+0x46c>
 8000fd2:	e63c      	b.n	8000c4e <__aeabi_ddiv+0xe6>
 8000fd4:	4643      	mov	r3, r8
 8000fd6:	07de      	lsls	r6, r3, #31
 8000fd8:	0858      	lsrs	r0, r3, #1
 8000fda:	086b      	lsrs	r3, r5, #1
 8000fdc:	431e      	orrs	r6, r3
 8000fde:	07ed      	lsls	r5, r5, #31
 8000fe0:	e63c      	b.n	8000c5c <__aeabi_ddiv+0xf4>
 8000fe2:	f001 f8a9 	bl	8002138 <__clzsi2>
 8000fe6:	0001      	movs	r1, r0
 8000fe8:	0002      	movs	r2, r0
 8000fea:	3115      	adds	r1, #21
 8000fec:	3220      	adds	r2, #32
 8000fee:	291c      	cmp	r1, #28
 8000ff0:	dc00      	bgt.n	8000ff4 <__aeabi_ddiv+0x48c>
 8000ff2:	e72c      	b.n	8000e4e <__aeabi_ddiv+0x2e6>
 8000ff4:	464b      	mov	r3, r9
 8000ff6:	3808      	subs	r0, #8
 8000ff8:	4083      	lsls	r3, r0
 8000ffa:	2500      	movs	r5, #0
 8000ffc:	4698      	mov	r8, r3
 8000ffe:	e732      	b.n	8000e66 <__aeabi_ddiv+0x2fe>
 8001000:	f001 f89a 	bl	8002138 <__clzsi2>
 8001004:	0003      	movs	r3, r0
 8001006:	001a      	movs	r2, r3
 8001008:	3215      	adds	r2, #21
 800100a:	3020      	adds	r0, #32
 800100c:	2a1c      	cmp	r2, #28
 800100e:	dc00      	bgt.n	8001012 <__aeabi_ddiv+0x4aa>
 8001010:	e6ff      	b.n	8000e12 <__aeabi_ddiv+0x2aa>
 8001012:	4654      	mov	r4, sl
 8001014:	3b08      	subs	r3, #8
 8001016:	2100      	movs	r1, #0
 8001018:	409c      	lsls	r4, r3
 800101a:	e705      	b.n	8000e28 <__aeabi_ddiv+0x2c0>
 800101c:	1936      	adds	r6, r6, r4
 800101e:	3b01      	subs	r3, #1
 8001020:	42b4      	cmp	r4, r6
 8001022:	d900      	bls.n	8001026 <__aeabi_ddiv+0x4be>
 8001024:	e6a6      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 8001026:	42b2      	cmp	r2, r6
 8001028:	d800      	bhi.n	800102c <__aeabi_ddiv+0x4c4>
 800102a:	e6a3      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 800102c:	1e83      	subs	r3, r0, #2
 800102e:	1936      	adds	r6, r6, r4
 8001030:	e6a0      	b.n	8000d74 <__aeabi_ddiv+0x20c>
 8001032:	1909      	adds	r1, r1, r4
 8001034:	3d01      	subs	r5, #1
 8001036:	428c      	cmp	r4, r1
 8001038:	d900      	bls.n	800103c <__aeabi_ddiv+0x4d4>
 800103a:	e68d      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 800103c:	428a      	cmp	r2, r1
 800103e:	d800      	bhi.n	8001042 <__aeabi_ddiv+0x4da>
 8001040:	e68a      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 8001042:	1e85      	subs	r5, r0, #2
 8001044:	1909      	adds	r1, r1, r4
 8001046:	e687      	b.n	8000d58 <__aeabi_ddiv+0x1f0>
 8001048:	220f      	movs	r2, #15
 800104a:	402a      	ands	r2, r5
 800104c:	2a04      	cmp	r2, #4
 800104e:	d100      	bne.n	8001052 <__aeabi_ddiv+0x4ea>
 8001050:	e6bc      	b.n	8000dcc <__aeabi_ddiv+0x264>
 8001052:	1d29      	adds	r1, r5, #4
 8001054:	42a9      	cmp	r1, r5
 8001056:	41ad      	sbcs	r5, r5
 8001058:	426d      	negs	r5, r5
 800105a:	08c9      	lsrs	r1, r1, #3
 800105c:	44a8      	add	r8, r5
 800105e:	e6b6      	b.n	8000dce <__aeabi_ddiv+0x266>
 8001060:	42af      	cmp	r7, r5
 8001062:	d900      	bls.n	8001066 <__aeabi_ddiv+0x4fe>
 8001064:	e662      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 8001066:	4281      	cmp	r1, r0
 8001068:	d804      	bhi.n	8001074 <__aeabi_ddiv+0x50c>
 800106a:	d000      	beq.n	800106e <__aeabi_ddiv+0x506>
 800106c:	e65e      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 800106e:	42ae      	cmp	r6, r5
 8001070:	d800      	bhi.n	8001074 <__aeabi_ddiv+0x50c>
 8001072:	e65b      	b.n	8000d2c <__aeabi_ddiv+0x1c4>
 8001074:	2302      	movs	r3, #2
 8001076:	425b      	negs	r3, r3
 8001078:	469c      	mov	ip, r3
 800107a:	9b00      	ldr	r3, [sp, #0]
 800107c:	44e0      	add	r8, ip
 800107e:	469c      	mov	ip, r3
 8001080:	4465      	add	r5, ip
 8001082:	429d      	cmp	r5, r3
 8001084:	419b      	sbcs	r3, r3
 8001086:	425b      	negs	r3, r3
 8001088:	191b      	adds	r3, r3, r4
 800108a:	18c0      	adds	r0, r0, r3
 800108c:	e64f      	b.n	8000d2e <__aeabi_ddiv+0x1c6>
 800108e:	42b2      	cmp	r2, r6
 8001090:	d800      	bhi.n	8001094 <__aeabi_ddiv+0x52c>
 8001092:	e612      	b.n	8000cba <__aeabi_ddiv+0x152>
 8001094:	1e83      	subs	r3, r0, #2
 8001096:	1936      	adds	r6, r6, r4
 8001098:	e60f      	b.n	8000cba <__aeabi_ddiv+0x152>
 800109a:	428a      	cmp	r2, r1
 800109c:	d800      	bhi.n	80010a0 <__aeabi_ddiv+0x538>
 800109e:	e5fa      	b.n	8000c96 <__aeabi_ddiv+0x12e>
 80010a0:	1e83      	subs	r3, r0, #2
 80010a2:	4698      	mov	r8, r3
 80010a4:	1909      	adds	r1, r1, r4
 80010a6:	e5f6      	b.n	8000c96 <__aeabi_ddiv+0x12e>
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <__aeabi_ddiv+0x5d4>)
 80010aa:	0028      	movs	r0, r5
 80010ac:	445b      	add	r3, fp
 80010ae:	4641      	mov	r1, r8
 80010b0:	409d      	lsls	r5, r3
 80010b2:	4099      	lsls	r1, r3
 80010b4:	40d0      	lsrs	r0, r2
 80010b6:	1e6b      	subs	r3, r5, #1
 80010b8:	419d      	sbcs	r5, r3
 80010ba:	4643      	mov	r3, r8
 80010bc:	4301      	orrs	r1, r0
 80010be:	4329      	orrs	r1, r5
 80010c0:	40d3      	lsrs	r3, r2
 80010c2:	074a      	lsls	r2, r1, #29
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x560>
 80010c6:	e755      	b.n	8000f74 <__aeabi_ddiv+0x40c>
 80010c8:	220f      	movs	r2, #15
 80010ca:	400a      	ands	r2, r1
 80010cc:	2a04      	cmp	r2, #4
 80010ce:	d000      	beq.n	80010d2 <__aeabi_ddiv+0x56a>
 80010d0:	e74a      	b.n	8000f68 <__aeabi_ddiv+0x400>
 80010d2:	e74f      	b.n	8000f74 <__aeabi_ddiv+0x40c>
 80010d4:	0015      	movs	r5, r2
 80010d6:	4286      	cmp	r6, r0
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x574>
 80010da:	e66d      	b.n	8000db8 <__aeabi_ddiv+0x250>
 80010dc:	9a00      	ldr	r2, [sp, #0]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d000      	beq.n	80010e4 <__aeabi_ddiv+0x57c>
 80010e2:	e669      	b.n	8000db8 <__aeabi_ddiv+0x250>
 80010e4:	e66a      	b.n	8000dbc <__aeabi_ddiv+0x254>
 80010e6:	4b16      	ldr	r3, [pc, #88]	; (8001140 <__aeabi_ddiv+0x5d8>)
 80010e8:	445b      	add	r3, fp
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dc00      	bgt.n	80010f0 <__aeabi_ddiv+0x588>
 80010ee:	e713      	b.n	8000f18 <__aeabi_ddiv+0x3b0>
 80010f0:	2501      	movs	r5, #1
 80010f2:	2100      	movs	r1, #0
 80010f4:	44a8      	add	r8, r5
 80010f6:	e66a      	b.n	8000dce <__aeabi_ddiv+0x266>
 80010f8:	075d      	lsls	r5, r3, #29
 80010fa:	025b      	lsls	r3, r3, #9
 80010fc:	0b1a      	lsrs	r2, r3, #12
 80010fe:	08c9      	lsrs	r1, r1, #3
 8001100:	2300      	movs	r3, #0
 8001102:	430d      	orrs	r5, r1
 8001104:	e587      	b.n	8000c16 <__aeabi_ddiv+0xae>
 8001106:	9900      	ldr	r1, [sp, #0]
 8001108:	3d02      	subs	r5, #2
 800110a:	004a      	lsls	r2, r1, #1
 800110c:	428a      	cmp	r2, r1
 800110e:	41bf      	sbcs	r7, r7
 8001110:	427f      	negs	r7, r7
 8001112:	193f      	adds	r7, r7, r4
 8001114:	19f6      	adds	r6, r6, r7
 8001116:	9200      	str	r2, [sp, #0]
 8001118:	e7dd      	b.n	80010d6 <__aeabi_ddiv+0x56e>
 800111a:	2280      	movs	r2, #128	; 0x80
 800111c:	4643      	mov	r3, r8
 800111e:	0312      	lsls	r2, r2, #12
 8001120:	431a      	orrs	r2, r3
 8001122:	0312      	lsls	r2, r2, #12
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <__aeabi_ddiv+0x5cc>)
 8001126:	0b12      	lsrs	r2, r2, #12
 8001128:	e575      	b.n	8000c16 <__aeabi_ddiv+0xae>
 800112a:	9900      	ldr	r1, [sp, #0]
 800112c:	4299      	cmp	r1, r3
 800112e:	d3ea      	bcc.n	8001106 <__aeabi_ddiv+0x59e>
 8001130:	0015      	movs	r5, r2
 8001132:	e7d3      	b.n	80010dc <__aeabi_ddiv+0x574>
 8001134:	000007ff 	.word	0x000007ff
 8001138:	0000043e 	.word	0x0000043e
 800113c:	0000041e 	.word	0x0000041e
 8001140:	000003ff 	.word	0x000003ff

08001144 <__eqdf2>:
 8001144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001146:	464e      	mov	r6, r9
 8001148:	4645      	mov	r5, r8
 800114a:	46de      	mov	lr, fp
 800114c:	4657      	mov	r7, sl
 800114e:	4690      	mov	r8, r2
 8001150:	b5e0      	push	{r5, r6, r7, lr}
 8001152:	0017      	movs	r7, r2
 8001154:	031a      	lsls	r2, r3, #12
 8001156:	0b12      	lsrs	r2, r2, #12
 8001158:	0005      	movs	r5, r0
 800115a:	4684      	mov	ip, r0
 800115c:	4819      	ldr	r0, [pc, #100]	; (80011c4 <__eqdf2+0x80>)
 800115e:	030e      	lsls	r6, r1, #12
 8001160:	004c      	lsls	r4, r1, #1
 8001162:	4691      	mov	r9, r2
 8001164:	005a      	lsls	r2, r3, #1
 8001166:	0fdb      	lsrs	r3, r3, #31
 8001168:	469b      	mov	fp, r3
 800116a:	0b36      	lsrs	r6, r6, #12
 800116c:	0d64      	lsrs	r4, r4, #21
 800116e:	0fc9      	lsrs	r1, r1, #31
 8001170:	0d52      	lsrs	r2, r2, #21
 8001172:	4284      	cmp	r4, r0
 8001174:	d019      	beq.n	80011aa <__eqdf2+0x66>
 8001176:	4282      	cmp	r2, r0
 8001178:	d010      	beq.n	800119c <__eqdf2+0x58>
 800117a:	2001      	movs	r0, #1
 800117c:	4294      	cmp	r4, r2
 800117e:	d10e      	bne.n	800119e <__eqdf2+0x5a>
 8001180:	454e      	cmp	r6, r9
 8001182:	d10c      	bne.n	800119e <__eqdf2+0x5a>
 8001184:	2001      	movs	r0, #1
 8001186:	45c4      	cmp	ip, r8
 8001188:	d109      	bne.n	800119e <__eqdf2+0x5a>
 800118a:	4559      	cmp	r1, fp
 800118c:	d017      	beq.n	80011be <__eqdf2+0x7a>
 800118e:	2c00      	cmp	r4, #0
 8001190:	d105      	bne.n	800119e <__eqdf2+0x5a>
 8001192:	0030      	movs	r0, r6
 8001194:	4328      	orrs	r0, r5
 8001196:	1e43      	subs	r3, r0, #1
 8001198:	4198      	sbcs	r0, r3
 800119a:	e000      	b.n	800119e <__eqdf2+0x5a>
 800119c:	2001      	movs	r0, #1
 800119e:	bcf0      	pop	{r4, r5, r6, r7}
 80011a0:	46bb      	mov	fp, r7
 80011a2:	46b2      	mov	sl, r6
 80011a4:	46a9      	mov	r9, r5
 80011a6:	46a0      	mov	r8, r4
 80011a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011aa:	0033      	movs	r3, r6
 80011ac:	2001      	movs	r0, #1
 80011ae:	432b      	orrs	r3, r5
 80011b0:	d1f5      	bne.n	800119e <__eqdf2+0x5a>
 80011b2:	42a2      	cmp	r2, r4
 80011b4:	d1f3      	bne.n	800119e <__eqdf2+0x5a>
 80011b6:	464b      	mov	r3, r9
 80011b8:	433b      	orrs	r3, r7
 80011ba:	d1f0      	bne.n	800119e <__eqdf2+0x5a>
 80011bc:	e7e2      	b.n	8001184 <__eqdf2+0x40>
 80011be:	2000      	movs	r0, #0
 80011c0:	e7ed      	b.n	800119e <__eqdf2+0x5a>
 80011c2:	46c0      	nop			; (mov r8, r8)
 80011c4:	000007ff 	.word	0x000007ff

080011c8 <__gedf2>:
 80011c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ca:	4647      	mov	r7, r8
 80011cc:	46ce      	mov	lr, r9
 80011ce:	0004      	movs	r4, r0
 80011d0:	0018      	movs	r0, r3
 80011d2:	0016      	movs	r6, r2
 80011d4:	031b      	lsls	r3, r3, #12
 80011d6:	0b1b      	lsrs	r3, r3, #12
 80011d8:	4d2d      	ldr	r5, [pc, #180]	; (8001290 <__gedf2+0xc8>)
 80011da:	004a      	lsls	r2, r1, #1
 80011dc:	4699      	mov	r9, r3
 80011de:	b580      	push	{r7, lr}
 80011e0:	0043      	lsls	r3, r0, #1
 80011e2:	030f      	lsls	r7, r1, #12
 80011e4:	46a4      	mov	ip, r4
 80011e6:	46b0      	mov	r8, r6
 80011e8:	0b3f      	lsrs	r7, r7, #12
 80011ea:	0d52      	lsrs	r2, r2, #21
 80011ec:	0fc9      	lsrs	r1, r1, #31
 80011ee:	0d5b      	lsrs	r3, r3, #21
 80011f0:	0fc0      	lsrs	r0, r0, #31
 80011f2:	42aa      	cmp	r2, r5
 80011f4:	d021      	beq.n	800123a <__gedf2+0x72>
 80011f6:	42ab      	cmp	r3, r5
 80011f8:	d013      	beq.n	8001222 <__gedf2+0x5a>
 80011fa:	2a00      	cmp	r2, #0
 80011fc:	d122      	bne.n	8001244 <__gedf2+0x7c>
 80011fe:	433c      	orrs	r4, r7
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <__gedf2+0x42>
 8001204:	464d      	mov	r5, r9
 8001206:	432e      	orrs	r6, r5
 8001208:	d022      	beq.n	8001250 <__gedf2+0x88>
 800120a:	2c00      	cmp	r4, #0
 800120c:	d010      	beq.n	8001230 <__gedf2+0x68>
 800120e:	4281      	cmp	r1, r0
 8001210:	d022      	beq.n	8001258 <__gedf2+0x90>
 8001212:	2002      	movs	r0, #2
 8001214:	3901      	subs	r1, #1
 8001216:	4008      	ands	r0, r1
 8001218:	3801      	subs	r0, #1
 800121a:	bcc0      	pop	{r6, r7}
 800121c:	46b9      	mov	r9, r7
 800121e:	46b0      	mov	r8, r6
 8001220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001222:	464d      	mov	r5, r9
 8001224:	432e      	orrs	r6, r5
 8001226:	d129      	bne.n	800127c <__gedf2+0xb4>
 8001228:	2a00      	cmp	r2, #0
 800122a:	d1f0      	bne.n	800120e <__gedf2+0x46>
 800122c:	433c      	orrs	r4, r7
 800122e:	d1ee      	bne.n	800120e <__gedf2+0x46>
 8001230:	2800      	cmp	r0, #0
 8001232:	d1f2      	bne.n	800121a <__gedf2+0x52>
 8001234:	2001      	movs	r0, #1
 8001236:	4240      	negs	r0, r0
 8001238:	e7ef      	b.n	800121a <__gedf2+0x52>
 800123a:	003d      	movs	r5, r7
 800123c:	4325      	orrs	r5, r4
 800123e:	d11d      	bne.n	800127c <__gedf2+0xb4>
 8001240:	4293      	cmp	r3, r2
 8001242:	d0ee      	beq.n	8001222 <__gedf2+0x5a>
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1e2      	bne.n	800120e <__gedf2+0x46>
 8001248:	464c      	mov	r4, r9
 800124a:	4326      	orrs	r6, r4
 800124c:	d1df      	bne.n	800120e <__gedf2+0x46>
 800124e:	e7e0      	b.n	8001212 <__gedf2+0x4a>
 8001250:	2000      	movs	r0, #0
 8001252:	2c00      	cmp	r4, #0
 8001254:	d0e1      	beq.n	800121a <__gedf2+0x52>
 8001256:	e7dc      	b.n	8001212 <__gedf2+0x4a>
 8001258:	429a      	cmp	r2, r3
 800125a:	dc0a      	bgt.n	8001272 <__gedf2+0xaa>
 800125c:	dbe8      	blt.n	8001230 <__gedf2+0x68>
 800125e:	454f      	cmp	r7, r9
 8001260:	d8d7      	bhi.n	8001212 <__gedf2+0x4a>
 8001262:	d00e      	beq.n	8001282 <__gedf2+0xba>
 8001264:	2000      	movs	r0, #0
 8001266:	454f      	cmp	r7, r9
 8001268:	d2d7      	bcs.n	800121a <__gedf2+0x52>
 800126a:	2900      	cmp	r1, #0
 800126c:	d0e2      	beq.n	8001234 <__gedf2+0x6c>
 800126e:	0008      	movs	r0, r1
 8001270:	e7d3      	b.n	800121a <__gedf2+0x52>
 8001272:	4243      	negs	r3, r0
 8001274:	4158      	adcs	r0, r3
 8001276:	0040      	lsls	r0, r0, #1
 8001278:	3801      	subs	r0, #1
 800127a:	e7ce      	b.n	800121a <__gedf2+0x52>
 800127c:	2002      	movs	r0, #2
 800127e:	4240      	negs	r0, r0
 8001280:	e7cb      	b.n	800121a <__gedf2+0x52>
 8001282:	45c4      	cmp	ip, r8
 8001284:	d8c5      	bhi.n	8001212 <__gedf2+0x4a>
 8001286:	2000      	movs	r0, #0
 8001288:	45c4      	cmp	ip, r8
 800128a:	d2c6      	bcs.n	800121a <__gedf2+0x52>
 800128c:	e7ed      	b.n	800126a <__gedf2+0xa2>
 800128e:	46c0      	nop			; (mov r8, r8)
 8001290:	000007ff 	.word	0x000007ff

08001294 <__ledf2>:
 8001294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001296:	4647      	mov	r7, r8
 8001298:	46ce      	mov	lr, r9
 800129a:	0004      	movs	r4, r0
 800129c:	0018      	movs	r0, r3
 800129e:	0016      	movs	r6, r2
 80012a0:	031b      	lsls	r3, r3, #12
 80012a2:	0b1b      	lsrs	r3, r3, #12
 80012a4:	4d2c      	ldr	r5, [pc, #176]	; (8001358 <__ledf2+0xc4>)
 80012a6:	004a      	lsls	r2, r1, #1
 80012a8:	4699      	mov	r9, r3
 80012aa:	b580      	push	{r7, lr}
 80012ac:	0043      	lsls	r3, r0, #1
 80012ae:	030f      	lsls	r7, r1, #12
 80012b0:	46a4      	mov	ip, r4
 80012b2:	46b0      	mov	r8, r6
 80012b4:	0b3f      	lsrs	r7, r7, #12
 80012b6:	0d52      	lsrs	r2, r2, #21
 80012b8:	0fc9      	lsrs	r1, r1, #31
 80012ba:	0d5b      	lsrs	r3, r3, #21
 80012bc:	0fc0      	lsrs	r0, r0, #31
 80012be:	42aa      	cmp	r2, r5
 80012c0:	d00d      	beq.n	80012de <__ledf2+0x4a>
 80012c2:	42ab      	cmp	r3, r5
 80012c4:	d010      	beq.n	80012e8 <__ledf2+0x54>
 80012c6:	2a00      	cmp	r2, #0
 80012c8:	d127      	bne.n	800131a <__ledf2+0x86>
 80012ca:	433c      	orrs	r4, r7
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d111      	bne.n	80012f4 <__ledf2+0x60>
 80012d0:	464d      	mov	r5, r9
 80012d2:	432e      	orrs	r6, r5
 80012d4:	d10e      	bne.n	80012f4 <__ledf2+0x60>
 80012d6:	2000      	movs	r0, #0
 80012d8:	2c00      	cmp	r4, #0
 80012da:	d015      	beq.n	8001308 <__ledf2+0x74>
 80012dc:	e00e      	b.n	80012fc <__ledf2+0x68>
 80012de:	003d      	movs	r5, r7
 80012e0:	4325      	orrs	r5, r4
 80012e2:	d110      	bne.n	8001306 <__ledf2+0x72>
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d118      	bne.n	800131a <__ledf2+0x86>
 80012e8:	464d      	mov	r5, r9
 80012ea:	432e      	orrs	r6, r5
 80012ec:	d10b      	bne.n	8001306 <__ledf2+0x72>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d102      	bne.n	80012f8 <__ledf2+0x64>
 80012f2:	433c      	orrs	r4, r7
 80012f4:	2c00      	cmp	r4, #0
 80012f6:	d00b      	beq.n	8001310 <__ledf2+0x7c>
 80012f8:	4281      	cmp	r1, r0
 80012fa:	d014      	beq.n	8001326 <__ledf2+0x92>
 80012fc:	2002      	movs	r0, #2
 80012fe:	3901      	subs	r1, #1
 8001300:	4008      	ands	r0, r1
 8001302:	3801      	subs	r0, #1
 8001304:	e000      	b.n	8001308 <__ledf2+0x74>
 8001306:	2002      	movs	r0, #2
 8001308:	bcc0      	pop	{r6, r7}
 800130a:	46b9      	mov	r9, r7
 800130c:	46b0      	mov	r8, r6
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	2800      	cmp	r0, #0
 8001312:	d1f9      	bne.n	8001308 <__ledf2+0x74>
 8001314:	2001      	movs	r0, #1
 8001316:	4240      	negs	r0, r0
 8001318:	e7f6      	b.n	8001308 <__ledf2+0x74>
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1ec      	bne.n	80012f8 <__ledf2+0x64>
 800131e:	464c      	mov	r4, r9
 8001320:	4326      	orrs	r6, r4
 8001322:	d1e9      	bne.n	80012f8 <__ledf2+0x64>
 8001324:	e7ea      	b.n	80012fc <__ledf2+0x68>
 8001326:	429a      	cmp	r2, r3
 8001328:	dd04      	ble.n	8001334 <__ledf2+0xa0>
 800132a:	4243      	negs	r3, r0
 800132c:	4158      	adcs	r0, r3
 800132e:	0040      	lsls	r0, r0, #1
 8001330:	3801      	subs	r0, #1
 8001332:	e7e9      	b.n	8001308 <__ledf2+0x74>
 8001334:	429a      	cmp	r2, r3
 8001336:	dbeb      	blt.n	8001310 <__ledf2+0x7c>
 8001338:	454f      	cmp	r7, r9
 800133a:	d8df      	bhi.n	80012fc <__ledf2+0x68>
 800133c:	d006      	beq.n	800134c <__ledf2+0xb8>
 800133e:	2000      	movs	r0, #0
 8001340:	454f      	cmp	r7, r9
 8001342:	d2e1      	bcs.n	8001308 <__ledf2+0x74>
 8001344:	2900      	cmp	r1, #0
 8001346:	d0e5      	beq.n	8001314 <__ledf2+0x80>
 8001348:	0008      	movs	r0, r1
 800134a:	e7dd      	b.n	8001308 <__ledf2+0x74>
 800134c:	45c4      	cmp	ip, r8
 800134e:	d8d5      	bhi.n	80012fc <__ledf2+0x68>
 8001350:	2000      	movs	r0, #0
 8001352:	45c4      	cmp	ip, r8
 8001354:	d2d8      	bcs.n	8001308 <__ledf2+0x74>
 8001356:	e7f5      	b.n	8001344 <__ledf2+0xb0>
 8001358:	000007ff 	.word	0x000007ff

0800135c <__aeabi_dmul>:
 800135c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800135e:	4645      	mov	r5, r8
 8001360:	46de      	mov	lr, fp
 8001362:	4657      	mov	r7, sl
 8001364:	464e      	mov	r6, r9
 8001366:	b5e0      	push	{r5, r6, r7, lr}
 8001368:	001f      	movs	r7, r3
 800136a:	030b      	lsls	r3, r1, #12
 800136c:	0b1b      	lsrs	r3, r3, #12
 800136e:	469b      	mov	fp, r3
 8001370:	004d      	lsls	r5, r1, #1
 8001372:	0fcb      	lsrs	r3, r1, #31
 8001374:	0004      	movs	r4, r0
 8001376:	4691      	mov	r9, r2
 8001378:	4698      	mov	r8, r3
 800137a:	b087      	sub	sp, #28
 800137c:	0d6d      	lsrs	r5, r5, #21
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x26>
 8001380:	e1cd      	b.n	800171e <__aeabi_dmul+0x3c2>
 8001382:	4bce      	ldr	r3, [pc, #824]	; (80016bc <__aeabi_dmul+0x360>)
 8001384:	429d      	cmp	r5, r3
 8001386:	d100      	bne.n	800138a <__aeabi_dmul+0x2e>
 8001388:	e1e9      	b.n	800175e <__aeabi_dmul+0x402>
 800138a:	465a      	mov	r2, fp
 800138c:	0f43      	lsrs	r3, r0, #29
 800138e:	00d2      	lsls	r2, r2, #3
 8001390:	4313      	orrs	r3, r2
 8001392:	2280      	movs	r2, #128	; 0x80
 8001394:	0412      	lsls	r2, r2, #16
 8001396:	431a      	orrs	r2, r3
 8001398:	00c3      	lsls	r3, r0, #3
 800139a:	469a      	mov	sl, r3
 800139c:	4bc8      	ldr	r3, [pc, #800]	; (80016c0 <__aeabi_dmul+0x364>)
 800139e:	4693      	mov	fp, r2
 80013a0:	469c      	mov	ip, r3
 80013a2:	2300      	movs	r3, #0
 80013a4:	2600      	movs	r6, #0
 80013a6:	4465      	add	r5, ip
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	033c      	lsls	r4, r7, #12
 80013ac:	007b      	lsls	r3, r7, #1
 80013ae:	4648      	mov	r0, r9
 80013b0:	0b24      	lsrs	r4, r4, #12
 80013b2:	0d5b      	lsrs	r3, r3, #21
 80013b4:	0fff      	lsrs	r7, r7, #31
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d100      	bne.n	80013bc <__aeabi_dmul+0x60>
 80013ba:	e189      	b.n	80016d0 <__aeabi_dmul+0x374>
 80013bc:	4abf      	ldr	r2, [pc, #764]	; (80016bc <__aeabi_dmul+0x360>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d019      	beq.n	80013f6 <__aeabi_dmul+0x9a>
 80013c2:	0f42      	lsrs	r2, r0, #29
 80013c4:	00e4      	lsls	r4, r4, #3
 80013c6:	4322      	orrs	r2, r4
 80013c8:	2480      	movs	r4, #128	; 0x80
 80013ca:	0424      	lsls	r4, r4, #16
 80013cc:	4314      	orrs	r4, r2
 80013ce:	4abc      	ldr	r2, [pc, #752]	; (80016c0 <__aeabi_dmul+0x364>)
 80013d0:	2100      	movs	r1, #0
 80013d2:	4694      	mov	ip, r2
 80013d4:	4642      	mov	r2, r8
 80013d6:	4463      	add	r3, ip
 80013d8:	195b      	adds	r3, r3, r5
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	9b01      	ldr	r3, [sp, #4]
 80013de:	407a      	eors	r2, r7
 80013e0:	3301      	adds	r3, #1
 80013e2:	00c0      	lsls	r0, r0, #3
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	9302      	str	r3, [sp, #8]
 80013e8:	2e0a      	cmp	r6, #10
 80013ea:	dd1c      	ble.n	8001426 <__aeabi_dmul+0xca>
 80013ec:	003a      	movs	r2, r7
 80013ee:	2e0b      	cmp	r6, #11
 80013f0:	d05e      	beq.n	80014b0 <__aeabi_dmul+0x154>
 80013f2:	4647      	mov	r7, r8
 80013f4:	e056      	b.n	80014a4 <__aeabi_dmul+0x148>
 80013f6:	4649      	mov	r1, r9
 80013f8:	4bb0      	ldr	r3, [pc, #704]	; (80016bc <__aeabi_dmul+0x360>)
 80013fa:	4321      	orrs	r1, r4
 80013fc:	18eb      	adds	r3, r5, r3
 80013fe:	9301      	str	r3, [sp, #4]
 8001400:	2900      	cmp	r1, #0
 8001402:	d12a      	bne.n	800145a <__aeabi_dmul+0xfe>
 8001404:	2080      	movs	r0, #128	; 0x80
 8001406:	2202      	movs	r2, #2
 8001408:	0100      	lsls	r0, r0, #4
 800140a:	002b      	movs	r3, r5
 800140c:	4684      	mov	ip, r0
 800140e:	4316      	orrs	r6, r2
 8001410:	4642      	mov	r2, r8
 8001412:	4463      	add	r3, ip
 8001414:	407a      	eors	r2, r7
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	9302      	str	r3, [sp, #8]
 800141a:	2e0a      	cmp	r6, #10
 800141c:	dd00      	ble.n	8001420 <__aeabi_dmul+0xc4>
 800141e:	e231      	b.n	8001884 <__aeabi_dmul+0x528>
 8001420:	2000      	movs	r0, #0
 8001422:	2400      	movs	r4, #0
 8001424:	2102      	movs	r1, #2
 8001426:	2e02      	cmp	r6, #2
 8001428:	dc26      	bgt.n	8001478 <__aeabi_dmul+0x11c>
 800142a:	3e01      	subs	r6, #1
 800142c:	2e01      	cmp	r6, #1
 800142e:	d852      	bhi.n	80014d6 <__aeabi_dmul+0x17a>
 8001430:	2902      	cmp	r1, #2
 8001432:	d04c      	beq.n	80014ce <__aeabi_dmul+0x172>
 8001434:	2901      	cmp	r1, #1
 8001436:	d000      	beq.n	800143a <__aeabi_dmul+0xde>
 8001438:	e118      	b.n	800166c <__aeabi_dmul+0x310>
 800143a:	2300      	movs	r3, #0
 800143c:	2400      	movs	r4, #0
 800143e:	2500      	movs	r5, #0
 8001440:	051b      	lsls	r3, r3, #20
 8001442:	4323      	orrs	r3, r4
 8001444:	07d2      	lsls	r2, r2, #31
 8001446:	4313      	orrs	r3, r2
 8001448:	0028      	movs	r0, r5
 800144a:	0019      	movs	r1, r3
 800144c:	b007      	add	sp, #28
 800144e:	bcf0      	pop	{r4, r5, r6, r7}
 8001450:	46bb      	mov	fp, r7
 8001452:	46b2      	mov	sl, r6
 8001454:	46a9      	mov	r9, r5
 8001456:	46a0      	mov	r8, r4
 8001458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145a:	2180      	movs	r1, #128	; 0x80
 800145c:	2203      	movs	r2, #3
 800145e:	0109      	lsls	r1, r1, #4
 8001460:	002b      	movs	r3, r5
 8001462:	468c      	mov	ip, r1
 8001464:	4316      	orrs	r6, r2
 8001466:	4642      	mov	r2, r8
 8001468:	4463      	add	r3, ip
 800146a:	407a      	eors	r2, r7
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	2e0a      	cmp	r6, #10
 8001472:	dd00      	ble.n	8001476 <__aeabi_dmul+0x11a>
 8001474:	e228      	b.n	80018c8 <__aeabi_dmul+0x56c>
 8001476:	2103      	movs	r1, #3
 8001478:	2501      	movs	r5, #1
 800147a:	40b5      	lsls	r5, r6
 800147c:	46ac      	mov	ip, r5
 800147e:	26a6      	movs	r6, #166	; 0xa6
 8001480:	4663      	mov	r3, ip
 8001482:	00f6      	lsls	r6, r6, #3
 8001484:	4035      	ands	r5, r6
 8001486:	4233      	tst	r3, r6
 8001488:	d10b      	bne.n	80014a2 <__aeabi_dmul+0x146>
 800148a:	2690      	movs	r6, #144	; 0x90
 800148c:	00b6      	lsls	r6, r6, #2
 800148e:	4233      	tst	r3, r6
 8001490:	d118      	bne.n	80014c4 <__aeabi_dmul+0x168>
 8001492:	3eb9      	subs	r6, #185	; 0xb9
 8001494:	3eff      	subs	r6, #255	; 0xff
 8001496:	421e      	tst	r6, r3
 8001498:	d01d      	beq.n	80014d6 <__aeabi_dmul+0x17a>
 800149a:	46a3      	mov	fp, r4
 800149c:	4682      	mov	sl, r0
 800149e:	9100      	str	r1, [sp, #0]
 80014a0:	e000      	b.n	80014a4 <__aeabi_dmul+0x148>
 80014a2:	0017      	movs	r7, r2
 80014a4:	9900      	ldr	r1, [sp, #0]
 80014a6:	003a      	movs	r2, r7
 80014a8:	2902      	cmp	r1, #2
 80014aa:	d010      	beq.n	80014ce <__aeabi_dmul+0x172>
 80014ac:	465c      	mov	r4, fp
 80014ae:	4650      	mov	r0, sl
 80014b0:	2903      	cmp	r1, #3
 80014b2:	d1bf      	bne.n	8001434 <__aeabi_dmul+0xd8>
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	031b      	lsls	r3, r3, #12
 80014b8:	431c      	orrs	r4, r3
 80014ba:	0324      	lsls	r4, r4, #12
 80014bc:	0005      	movs	r5, r0
 80014be:	4b7f      	ldr	r3, [pc, #508]	; (80016bc <__aeabi_dmul+0x360>)
 80014c0:	0b24      	lsrs	r4, r4, #12
 80014c2:	e7bd      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014c4:	2480      	movs	r4, #128	; 0x80
 80014c6:	2200      	movs	r2, #0
 80014c8:	4b7c      	ldr	r3, [pc, #496]	; (80016bc <__aeabi_dmul+0x360>)
 80014ca:	0324      	lsls	r4, r4, #12
 80014cc:	e7b8      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014ce:	2400      	movs	r4, #0
 80014d0:	2500      	movs	r5, #0
 80014d2:	4b7a      	ldr	r3, [pc, #488]	; (80016bc <__aeabi_dmul+0x360>)
 80014d4:	e7b4      	b.n	8001440 <__aeabi_dmul+0xe4>
 80014d6:	4653      	mov	r3, sl
 80014d8:	041e      	lsls	r6, r3, #16
 80014da:	0c36      	lsrs	r6, r6, #16
 80014dc:	0c1f      	lsrs	r7, r3, #16
 80014de:	0033      	movs	r3, r6
 80014e0:	0c01      	lsrs	r1, r0, #16
 80014e2:	0400      	lsls	r0, r0, #16
 80014e4:	0c00      	lsrs	r0, r0, #16
 80014e6:	4343      	muls	r3, r0
 80014e8:	4698      	mov	r8, r3
 80014ea:	0003      	movs	r3, r0
 80014ec:	437b      	muls	r3, r7
 80014ee:	4699      	mov	r9, r3
 80014f0:	0033      	movs	r3, r6
 80014f2:	434b      	muls	r3, r1
 80014f4:	469c      	mov	ip, r3
 80014f6:	4643      	mov	r3, r8
 80014f8:	000d      	movs	r5, r1
 80014fa:	0c1b      	lsrs	r3, r3, #16
 80014fc:	469a      	mov	sl, r3
 80014fe:	437d      	muls	r5, r7
 8001500:	44cc      	add	ip, r9
 8001502:	44d4      	add	ip, sl
 8001504:	9500      	str	r5, [sp, #0]
 8001506:	45e1      	cmp	r9, ip
 8001508:	d904      	bls.n	8001514 <__aeabi_dmul+0x1b8>
 800150a:	2380      	movs	r3, #128	; 0x80
 800150c:	025b      	lsls	r3, r3, #9
 800150e:	4699      	mov	r9, r3
 8001510:	444d      	add	r5, r9
 8001512:	9500      	str	r5, [sp, #0]
 8001514:	4663      	mov	r3, ip
 8001516:	0c1b      	lsrs	r3, r3, #16
 8001518:	001d      	movs	r5, r3
 800151a:	4663      	mov	r3, ip
 800151c:	041b      	lsls	r3, r3, #16
 800151e:	469c      	mov	ip, r3
 8001520:	4643      	mov	r3, r8
 8001522:	041b      	lsls	r3, r3, #16
 8001524:	0c1b      	lsrs	r3, r3, #16
 8001526:	4698      	mov	r8, r3
 8001528:	4663      	mov	r3, ip
 800152a:	4443      	add	r3, r8
 800152c:	9303      	str	r3, [sp, #12]
 800152e:	0c23      	lsrs	r3, r4, #16
 8001530:	4698      	mov	r8, r3
 8001532:	0033      	movs	r3, r6
 8001534:	0424      	lsls	r4, r4, #16
 8001536:	0c24      	lsrs	r4, r4, #16
 8001538:	4363      	muls	r3, r4
 800153a:	469c      	mov	ip, r3
 800153c:	0023      	movs	r3, r4
 800153e:	437b      	muls	r3, r7
 8001540:	4699      	mov	r9, r3
 8001542:	4643      	mov	r3, r8
 8001544:	435e      	muls	r6, r3
 8001546:	435f      	muls	r7, r3
 8001548:	444e      	add	r6, r9
 800154a:	4663      	mov	r3, ip
 800154c:	46b2      	mov	sl, r6
 800154e:	0c1e      	lsrs	r6, r3, #16
 8001550:	4456      	add	r6, sl
 8001552:	45b1      	cmp	r9, r6
 8001554:	d903      	bls.n	800155e <__aeabi_dmul+0x202>
 8001556:	2380      	movs	r3, #128	; 0x80
 8001558:	025b      	lsls	r3, r3, #9
 800155a:	4699      	mov	r9, r3
 800155c:	444f      	add	r7, r9
 800155e:	0c33      	lsrs	r3, r6, #16
 8001560:	4699      	mov	r9, r3
 8001562:	003b      	movs	r3, r7
 8001564:	444b      	add	r3, r9
 8001566:	9305      	str	r3, [sp, #20]
 8001568:	4663      	mov	r3, ip
 800156a:	46ac      	mov	ip, r5
 800156c:	041f      	lsls	r7, r3, #16
 800156e:	0c3f      	lsrs	r7, r7, #16
 8001570:	0436      	lsls	r6, r6, #16
 8001572:	19f6      	adds	r6, r6, r7
 8001574:	44b4      	add	ip, r6
 8001576:	4663      	mov	r3, ip
 8001578:	9304      	str	r3, [sp, #16]
 800157a:	465b      	mov	r3, fp
 800157c:	0c1b      	lsrs	r3, r3, #16
 800157e:	469c      	mov	ip, r3
 8001580:	465b      	mov	r3, fp
 8001582:	041f      	lsls	r7, r3, #16
 8001584:	0c3f      	lsrs	r7, r7, #16
 8001586:	003b      	movs	r3, r7
 8001588:	4343      	muls	r3, r0
 800158a:	4699      	mov	r9, r3
 800158c:	4663      	mov	r3, ip
 800158e:	4343      	muls	r3, r0
 8001590:	469a      	mov	sl, r3
 8001592:	464b      	mov	r3, r9
 8001594:	4660      	mov	r0, ip
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	469b      	mov	fp, r3
 800159a:	4348      	muls	r0, r1
 800159c:	4379      	muls	r1, r7
 800159e:	4451      	add	r1, sl
 80015a0:	4459      	add	r1, fp
 80015a2:	458a      	cmp	sl, r1
 80015a4:	d903      	bls.n	80015ae <__aeabi_dmul+0x252>
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	025b      	lsls	r3, r3, #9
 80015aa:	469a      	mov	sl, r3
 80015ac:	4450      	add	r0, sl
 80015ae:	0c0b      	lsrs	r3, r1, #16
 80015b0:	469a      	mov	sl, r3
 80015b2:	464b      	mov	r3, r9
 80015b4:	041b      	lsls	r3, r3, #16
 80015b6:	0c1b      	lsrs	r3, r3, #16
 80015b8:	4699      	mov	r9, r3
 80015ba:	003b      	movs	r3, r7
 80015bc:	4363      	muls	r3, r4
 80015be:	0409      	lsls	r1, r1, #16
 80015c0:	4645      	mov	r5, r8
 80015c2:	4449      	add	r1, r9
 80015c4:	4699      	mov	r9, r3
 80015c6:	4663      	mov	r3, ip
 80015c8:	435c      	muls	r4, r3
 80015ca:	436b      	muls	r3, r5
 80015cc:	469c      	mov	ip, r3
 80015ce:	464b      	mov	r3, r9
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	4698      	mov	r8, r3
 80015d4:	436f      	muls	r7, r5
 80015d6:	193f      	adds	r7, r7, r4
 80015d8:	4447      	add	r7, r8
 80015da:	4450      	add	r0, sl
 80015dc:	42bc      	cmp	r4, r7
 80015de:	d903      	bls.n	80015e8 <__aeabi_dmul+0x28c>
 80015e0:	2380      	movs	r3, #128	; 0x80
 80015e2:	025b      	lsls	r3, r3, #9
 80015e4:	4698      	mov	r8, r3
 80015e6:	44c4      	add	ip, r8
 80015e8:	9b04      	ldr	r3, [sp, #16]
 80015ea:	9d00      	ldr	r5, [sp, #0]
 80015ec:	4698      	mov	r8, r3
 80015ee:	4445      	add	r5, r8
 80015f0:	42b5      	cmp	r5, r6
 80015f2:	41b6      	sbcs	r6, r6
 80015f4:	4273      	negs	r3, r6
 80015f6:	4698      	mov	r8, r3
 80015f8:	464b      	mov	r3, r9
 80015fa:	041e      	lsls	r6, r3, #16
 80015fc:	9b05      	ldr	r3, [sp, #20]
 80015fe:	043c      	lsls	r4, r7, #16
 8001600:	4699      	mov	r9, r3
 8001602:	0c36      	lsrs	r6, r6, #16
 8001604:	19a4      	adds	r4, r4, r6
 8001606:	444c      	add	r4, r9
 8001608:	46a1      	mov	r9, r4
 800160a:	4683      	mov	fp, r0
 800160c:	186e      	adds	r6, r5, r1
 800160e:	44c1      	add	r9, r8
 8001610:	428e      	cmp	r6, r1
 8001612:	4189      	sbcs	r1, r1
 8001614:	44cb      	add	fp, r9
 8001616:	465d      	mov	r5, fp
 8001618:	4249      	negs	r1, r1
 800161a:	186d      	adds	r5, r5, r1
 800161c:	429c      	cmp	r4, r3
 800161e:	41a4      	sbcs	r4, r4
 8001620:	45c1      	cmp	r9, r8
 8001622:	419b      	sbcs	r3, r3
 8001624:	4583      	cmp	fp, r0
 8001626:	4180      	sbcs	r0, r0
 8001628:	428d      	cmp	r5, r1
 800162a:	4189      	sbcs	r1, r1
 800162c:	425b      	negs	r3, r3
 800162e:	4264      	negs	r4, r4
 8001630:	431c      	orrs	r4, r3
 8001632:	4240      	negs	r0, r0
 8001634:	9b03      	ldr	r3, [sp, #12]
 8001636:	4249      	negs	r1, r1
 8001638:	4301      	orrs	r1, r0
 800163a:	0270      	lsls	r0, r6, #9
 800163c:	0c3f      	lsrs	r7, r7, #16
 800163e:	4318      	orrs	r0, r3
 8001640:	19e4      	adds	r4, r4, r7
 8001642:	1e47      	subs	r7, r0, #1
 8001644:	41b8      	sbcs	r0, r7
 8001646:	1864      	adds	r4, r4, r1
 8001648:	4464      	add	r4, ip
 800164a:	0df6      	lsrs	r6, r6, #23
 800164c:	0261      	lsls	r1, r4, #9
 800164e:	4330      	orrs	r0, r6
 8001650:	0dec      	lsrs	r4, r5, #23
 8001652:	026e      	lsls	r6, r5, #9
 8001654:	430c      	orrs	r4, r1
 8001656:	4330      	orrs	r0, r6
 8001658:	01c9      	lsls	r1, r1, #7
 800165a:	d400      	bmi.n	800165e <__aeabi_dmul+0x302>
 800165c:	e0f1      	b.n	8001842 <__aeabi_dmul+0x4e6>
 800165e:	2101      	movs	r1, #1
 8001660:	0843      	lsrs	r3, r0, #1
 8001662:	4001      	ands	r1, r0
 8001664:	430b      	orrs	r3, r1
 8001666:	07e0      	lsls	r0, r4, #31
 8001668:	4318      	orrs	r0, r3
 800166a:	0864      	lsrs	r4, r4, #1
 800166c:	4915      	ldr	r1, [pc, #84]	; (80016c4 <__aeabi_dmul+0x368>)
 800166e:	9b02      	ldr	r3, [sp, #8]
 8001670:	468c      	mov	ip, r1
 8001672:	4463      	add	r3, ip
 8001674:	2b00      	cmp	r3, #0
 8001676:	dc00      	bgt.n	800167a <__aeabi_dmul+0x31e>
 8001678:	e097      	b.n	80017aa <__aeabi_dmul+0x44e>
 800167a:	0741      	lsls	r1, r0, #29
 800167c:	d009      	beq.n	8001692 <__aeabi_dmul+0x336>
 800167e:	210f      	movs	r1, #15
 8001680:	4001      	ands	r1, r0
 8001682:	2904      	cmp	r1, #4
 8001684:	d005      	beq.n	8001692 <__aeabi_dmul+0x336>
 8001686:	1d01      	adds	r1, r0, #4
 8001688:	4281      	cmp	r1, r0
 800168a:	4180      	sbcs	r0, r0
 800168c:	4240      	negs	r0, r0
 800168e:	1824      	adds	r4, r4, r0
 8001690:	0008      	movs	r0, r1
 8001692:	01e1      	lsls	r1, r4, #7
 8001694:	d506      	bpl.n	80016a4 <__aeabi_dmul+0x348>
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	00c9      	lsls	r1, r1, #3
 800169a:	468c      	mov	ip, r1
 800169c:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <__aeabi_dmul+0x36c>)
 800169e:	401c      	ands	r4, r3
 80016a0:	9b02      	ldr	r3, [sp, #8]
 80016a2:	4463      	add	r3, ip
 80016a4:	4909      	ldr	r1, [pc, #36]	; (80016cc <__aeabi_dmul+0x370>)
 80016a6:	428b      	cmp	r3, r1
 80016a8:	dd00      	ble.n	80016ac <__aeabi_dmul+0x350>
 80016aa:	e710      	b.n	80014ce <__aeabi_dmul+0x172>
 80016ac:	0761      	lsls	r1, r4, #29
 80016ae:	08c5      	lsrs	r5, r0, #3
 80016b0:	0264      	lsls	r4, r4, #9
 80016b2:	055b      	lsls	r3, r3, #21
 80016b4:	430d      	orrs	r5, r1
 80016b6:	0b24      	lsrs	r4, r4, #12
 80016b8:	0d5b      	lsrs	r3, r3, #21
 80016ba:	e6c1      	b.n	8001440 <__aeabi_dmul+0xe4>
 80016bc:	000007ff 	.word	0x000007ff
 80016c0:	fffffc01 	.word	0xfffffc01
 80016c4:	000003ff 	.word	0x000003ff
 80016c8:	feffffff 	.word	0xfeffffff
 80016cc:	000007fe 	.word	0x000007fe
 80016d0:	464b      	mov	r3, r9
 80016d2:	4323      	orrs	r3, r4
 80016d4:	d059      	beq.n	800178a <__aeabi_dmul+0x42e>
 80016d6:	2c00      	cmp	r4, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_dmul+0x380>
 80016da:	e0a3      	b.n	8001824 <__aeabi_dmul+0x4c8>
 80016dc:	0020      	movs	r0, r4
 80016de:	f000 fd2b 	bl	8002138 <__clzsi2>
 80016e2:	0001      	movs	r1, r0
 80016e4:	0003      	movs	r3, r0
 80016e6:	390b      	subs	r1, #11
 80016e8:	221d      	movs	r2, #29
 80016ea:	1a52      	subs	r2, r2, r1
 80016ec:	4649      	mov	r1, r9
 80016ee:	0018      	movs	r0, r3
 80016f0:	40d1      	lsrs	r1, r2
 80016f2:	464a      	mov	r2, r9
 80016f4:	3808      	subs	r0, #8
 80016f6:	4082      	lsls	r2, r0
 80016f8:	4084      	lsls	r4, r0
 80016fa:	0010      	movs	r0, r2
 80016fc:	430c      	orrs	r4, r1
 80016fe:	4a74      	ldr	r2, [pc, #464]	; (80018d0 <__aeabi_dmul+0x574>)
 8001700:	1aeb      	subs	r3, r5, r3
 8001702:	4694      	mov	ip, r2
 8001704:	4642      	mov	r2, r8
 8001706:	4463      	add	r3, ip
 8001708:	9301      	str	r3, [sp, #4]
 800170a:	9b01      	ldr	r3, [sp, #4]
 800170c:	407a      	eors	r2, r7
 800170e:	3301      	adds	r3, #1
 8001710:	2100      	movs	r1, #0
 8001712:	b2d2      	uxtb	r2, r2
 8001714:	9302      	str	r3, [sp, #8]
 8001716:	2e0a      	cmp	r6, #10
 8001718:	dd00      	ble.n	800171c <__aeabi_dmul+0x3c0>
 800171a:	e667      	b.n	80013ec <__aeabi_dmul+0x90>
 800171c:	e683      	b.n	8001426 <__aeabi_dmul+0xca>
 800171e:	465b      	mov	r3, fp
 8001720:	4303      	orrs	r3, r0
 8001722:	469a      	mov	sl, r3
 8001724:	d02a      	beq.n	800177c <__aeabi_dmul+0x420>
 8001726:	465b      	mov	r3, fp
 8001728:	2b00      	cmp	r3, #0
 800172a:	d06d      	beq.n	8001808 <__aeabi_dmul+0x4ac>
 800172c:	4658      	mov	r0, fp
 800172e:	f000 fd03 	bl	8002138 <__clzsi2>
 8001732:	0001      	movs	r1, r0
 8001734:	0003      	movs	r3, r0
 8001736:	390b      	subs	r1, #11
 8001738:	221d      	movs	r2, #29
 800173a:	1a52      	subs	r2, r2, r1
 800173c:	0021      	movs	r1, r4
 800173e:	0018      	movs	r0, r3
 8001740:	465d      	mov	r5, fp
 8001742:	40d1      	lsrs	r1, r2
 8001744:	3808      	subs	r0, #8
 8001746:	4085      	lsls	r5, r0
 8001748:	000a      	movs	r2, r1
 800174a:	4084      	lsls	r4, r0
 800174c:	432a      	orrs	r2, r5
 800174e:	4693      	mov	fp, r2
 8001750:	46a2      	mov	sl, r4
 8001752:	4d5f      	ldr	r5, [pc, #380]	; (80018d0 <__aeabi_dmul+0x574>)
 8001754:	2600      	movs	r6, #0
 8001756:	1aed      	subs	r5, r5, r3
 8001758:	2300      	movs	r3, #0
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	e625      	b.n	80013aa <__aeabi_dmul+0x4e>
 800175e:	465b      	mov	r3, fp
 8001760:	4303      	orrs	r3, r0
 8001762:	469a      	mov	sl, r3
 8001764:	d105      	bne.n	8001772 <__aeabi_dmul+0x416>
 8001766:	2300      	movs	r3, #0
 8001768:	469b      	mov	fp, r3
 800176a:	3302      	adds	r3, #2
 800176c:	2608      	movs	r6, #8
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	e61b      	b.n	80013aa <__aeabi_dmul+0x4e>
 8001772:	2303      	movs	r3, #3
 8001774:	4682      	mov	sl, r0
 8001776:	260c      	movs	r6, #12
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	e616      	b.n	80013aa <__aeabi_dmul+0x4e>
 800177c:	2300      	movs	r3, #0
 800177e:	469b      	mov	fp, r3
 8001780:	3301      	adds	r3, #1
 8001782:	2604      	movs	r6, #4
 8001784:	2500      	movs	r5, #0
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	e60f      	b.n	80013aa <__aeabi_dmul+0x4e>
 800178a:	4642      	mov	r2, r8
 800178c:	3301      	adds	r3, #1
 800178e:	9501      	str	r5, [sp, #4]
 8001790:	431e      	orrs	r6, r3
 8001792:	9b01      	ldr	r3, [sp, #4]
 8001794:	407a      	eors	r2, r7
 8001796:	3301      	adds	r3, #1
 8001798:	2400      	movs	r4, #0
 800179a:	2000      	movs	r0, #0
 800179c:	2101      	movs	r1, #1
 800179e:	b2d2      	uxtb	r2, r2
 80017a0:	9302      	str	r3, [sp, #8]
 80017a2:	2e0a      	cmp	r6, #10
 80017a4:	dd00      	ble.n	80017a8 <__aeabi_dmul+0x44c>
 80017a6:	e621      	b.n	80013ec <__aeabi_dmul+0x90>
 80017a8:	e63d      	b.n	8001426 <__aeabi_dmul+0xca>
 80017aa:	2101      	movs	r1, #1
 80017ac:	1ac9      	subs	r1, r1, r3
 80017ae:	2938      	cmp	r1, #56	; 0x38
 80017b0:	dd00      	ble.n	80017b4 <__aeabi_dmul+0x458>
 80017b2:	e642      	b.n	800143a <__aeabi_dmul+0xde>
 80017b4:	291f      	cmp	r1, #31
 80017b6:	dd47      	ble.n	8001848 <__aeabi_dmul+0x4ec>
 80017b8:	261f      	movs	r6, #31
 80017ba:	0025      	movs	r5, r4
 80017bc:	4276      	negs	r6, r6
 80017be:	1af3      	subs	r3, r6, r3
 80017c0:	40dd      	lsrs	r5, r3
 80017c2:	002b      	movs	r3, r5
 80017c4:	2920      	cmp	r1, #32
 80017c6:	d005      	beq.n	80017d4 <__aeabi_dmul+0x478>
 80017c8:	4942      	ldr	r1, [pc, #264]	; (80018d4 <__aeabi_dmul+0x578>)
 80017ca:	9d02      	ldr	r5, [sp, #8]
 80017cc:	468c      	mov	ip, r1
 80017ce:	4465      	add	r5, ip
 80017d0:	40ac      	lsls	r4, r5
 80017d2:	4320      	orrs	r0, r4
 80017d4:	1e41      	subs	r1, r0, #1
 80017d6:	4188      	sbcs	r0, r1
 80017d8:	4318      	orrs	r0, r3
 80017da:	2307      	movs	r3, #7
 80017dc:	001d      	movs	r5, r3
 80017de:	2400      	movs	r4, #0
 80017e0:	4005      	ands	r5, r0
 80017e2:	4203      	tst	r3, r0
 80017e4:	d04a      	beq.n	800187c <__aeabi_dmul+0x520>
 80017e6:	230f      	movs	r3, #15
 80017e8:	2400      	movs	r4, #0
 80017ea:	4003      	ands	r3, r0
 80017ec:	2b04      	cmp	r3, #4
 80017ee:	d042      	beq.n	8001876 <__aeabi_dmul+0x51a>
 80017f0:	1d03      	adds	r3, r0, #4
 80017f2:	4283      	cmp	r3, r0
 80017f4:	4180      	sbcs	r0, r0
 80017f6:	4240      	negs	r0, r0
 80017f8:	1824      	adds	r4, r4, r0
 80017fa:	0018      	movs	r0, r3
 80017fc:	0223      	lsls	r3, r4, #8
 80017fe:	d53a      	bpl.n	8001876 <__aeabi_dmul+0x51a>
 8001800:	2301      	movs	r3, #1
 8001802:	2400      	movs	r4, #0
 8001804:	2500      	movs	r5, #0
 8001806:	e61b      	b.n	8001440 <__aeabi_dmul+0xe4>
 8001808:	f000 fc96 	bl	8002138 <__clzsi2>
 800180c:	0001      	movs	r1, r0
 800180e:	0003      	movs	r3, r0
 8001810:	3115      	adds	r1, #21
 8001812:	3320      	adds	r3, #32
 8001814:	291c      	cmp	r1, #28
 8001816:	dd8f      	ble.n	8001738 <__aeabi_dmul+0x3dc>
 8001818:	3808      	subs	r0, #8
 800181a:	2200      	movs	r2, #0
 800181c:	4084      	lsls	r4, r0
 800181e:	4692      	mov	sl, r2
 8001820:	46a3      	mov	fp, r4
 8001822:	e796      	b.n	8001752 <__aeabi_dmul+0x3f6>
 8001824:	f000 fc88 	bl	8002138 <__clzsi2>
 8001828:	0001      	movs	r1, r0
 800182a:	0003      	movs	r3, r0
 800182c:	3115      	adds	r1, #21
 800182e:	3320      	adds	r3, #32
 8001830:	291c      	cmp	r1, #28
 8001832:	dc00      	bgt.n	8001836 <__aeabi_dmul+0x4da>
 8001834:	e758      	b.n	80016e8 <__aeabi_dmul+0x38c>
 8001836:	0002      	movs	r2, r0
 8001838:	464c      	mov	r4, r9
 800183a:	3a08      	subs	r2, #8
 800183c:	2000      	movs	r0, #0
 800183e:	4094      	lsls	r4, r2
 8001840:	e75d      	b.n	80016fe <__aeabi_dmul+0x3a2>
 8001842:	9b01      	ldr	r3, [sp, #4]
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	e711      	b.n	800166c <__aeabi_dmul+0x310>
 8001848:	4b23      	ldr	r3, [pc, #140]	; (80018d8 <__aeabi_dmul+0x57c>)
 800184a:	0026      	movs	r6, r4
 800184c:	469c      	mov	ip, r3
 800184e:	0003      	movs	r3, r0
 8001850:	9d02      	ldr	r5, [sp, #8]
 8001852:	40cb      	lsrs	r3, r1
 8001854:	4465      	add	r5, ip
 8001856:	40ae      	lsls	r6, r5
 8001858:	431e      	orrs	r6, r3
 800185a:	0003      	movs	r3, r0
 800185c:	40ab      	lsls	r3, r5
 800185e:	1e58      	subs	r0, r3, #1
 8001860:	4183      	sbcs	r3, r0
 8001862:	0030      	movs	r0, r6
 8001864:	4318      	orrs	r0, r3
 8001866:	40cc      	lsrs	r4, r1
 8001868:	0743      	lsls	r3, r0, #29
 800186a:	d0c7      	beq.n	80017fc <__aeabi_dmul+0x4a0>
 800186c:	230f      	movs	r3, #15
 800186e:	4003      	ands	r3, r0
 8001870:	2b04      	cmp	r3, #4
 8001872:	d1bd      	bne.n	80017f0 <__aeabi_dmul+0x494>
 8001874:	e7c2      	b.n	80017fc <__aeabi_dmul+0x4a0>
 8001876:	0765      	lsls	r5, r4, #29
 8001878:	0264      	lsls	r4, r4, #9
 800187a:	0b24      	lsrs	r4, r4, #12
 800187c:	08c0      	lsrs	r0, r0, #3
 800187e:	2300      	movs	r3, #0
 8001880:	4305      	orrs	r5, r0
 8001882:	e5dd      	b.n	8001440 <__aeabi_dmul+0xe4>
 8001884:	2500      	movs	r5, #0
 8001886:	2302      	movs	r3, #2
 8001888:	2e0f      	cmp	r6, #15
 800188a:	d10c      	bne.n	80018a6 <__aeabi_dmul+0x54a>
 800188c:	2480      	movs	r4, #128	; 0x80
 800188e:	465b      	mov	r3, fp
 8001890:	0324      	lsls	r4, r4, #12
 8001892:	4223      	tst	r3, r4
 8001894:	d00e      	beq.n	80018b4 <__aeabi_dmul+0x558>
 8001896:	4221      	tst	r1, r4
 8001898:	d10c      	bne.n	80018b4 <__aeabi_dmul+0x558>
 800189a:	430c      	orrs	r4, r1
 800189c:	0324      	lsls	r4, r4, #12
 800189e:	003a      	movs	r2, r7
 80018a0:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <__aeabi_dmul+0x580>)
 80018a2:	0b24      	lsrs	r4, r4, #12
 80018a4:	e5cc      	b.n	8001440 <__aeabi_dmul+0xe4>
 80018a6:	2e0b      	cmp	r6, #11
 80018a8:	d000      	beq.n	80018ac <__aeabi_dmul+0x550>
 80018aa:	e5a2      	b.n	80013f2 <__aeabi_dmul+0x96>
 80018ac:	468b      	mov	fp, r1
 80018ae:	46aa      	mov	sl, r5
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	e5f7      	b.n	80014a4 <__aeabi_dmul+0x148>
 80018b4:	2480      	movs	r4, #128	; 0x80
 80018b6:	465b      	mov	r3, fp
 80018b8:	0324      	lsls	r4, r4, #12
 80018ba:	431c      	orrs	r4, r3
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	4642      	mov	r2, r8
 80018c0:	4655      	mov	r5, sl
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <__aeabi_dmul+0x580>)
 80018c4:	0b24      	lsrs	r4, r4, #12
 80018c6:	e5bb      	b.n	8001440 <__aeabi_dmul+0xe4>
 80018c8:	464d      	mov	r5, r9
 80018ca:	0021      	movs	r1, r4
 80018cc:	2303      	movs	r3, #3
 80018ce:	e7db      	b.n	8001888 <__aeabi_dmul+0x52c>
 80018d0:	fffffc0d 	.word	0xfffffc0d
 80018d4:	0000043e 	.word	0x0000043e
 80018d8:	0000041e 	.word	0x0000041e
 80018dc:	000007ff 	.word	0x000007ff

080018e0 <__aeabi_dsub>:
 80018e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018e2:	4657      	mov	r7, sl
 80018e4:	464e      	mov	r6, r9
 80018e6:	4645      	mov	r5, r8
 80018e8:	46de      	mov	lr, fp
 80018ea:	b5e0      	push	{r5, r6, r7, lr}
 80018ec:	000d      	movs	r5, r1
 80018ee:	0004      	movs	r4, r0
 80018f0:	0019      	movs	r1, r3
 80018f2:	0010      	movs	r0, r2
 80018f4:	032b      	lsls	r3, r5, #12
 80018f6:	0a5b      	lsrs	r3, r3, #9
 80018f8:	0f62      	lsrs	r2, r4, #29
 80018fa:	431a      	orrs	r2, r3
 80018fc:	00e3      	lsls	r3, r4, #3
 80018fe:	030c      	lsls	r4, r1, #12
 8001900:	0a64      	lsrs	r4, r4, #9
 8001902:	0f47      	lsrs	r7, r0, #29
 8001904:	4327      	orrs	r7, r4
 8001906:	4cd0      	ldr	r4, [pc, #832]	; (8001c48 <__aeabi_dsub+0x368>)
 8001908:	006e      	lsls	r6, r5, #1
 800190a:	4691      	mov	r9, r2
 800190c:	b083      	sub	sp, #12
 800190e:	004a      	lsls	r2, r1, #1
 8001910:	00c0      	lsls	r0, r0, #3
 8001912:	4698      	mov	r8, r3
 8001914:	46a2      	mov	sl, r4
 8001916:	0d76      	lsrs	r6, r6, #21
 8001918:	0fed      	lsrs	r5, r5, #31
 800191a:	0d52      	lsrs	r2, r2, #21
 800191c:	0fc9      	lsrs	r1, r1, #31
 800191e:	9001      	str	r0, [sp, #4]
 8001920:	42a2      	cmp	r2, r4
 8001922:	d100      	bne.n	8001926 <__aeabi_dsub+0x46>
 8001924:	e0b9      	b.n	8001a9a <__aeabi_dsub+0x1ba>
 8001926:	2401      	movs	r4, #1
 8001928:	4061      	eors	r1, r4
 800192a:	468b      	mov	fp, r1
 800192c:	428d      	cmp	r5, r1
 800192e:	d100      	bne.n	8001932 <__aeabi_dsub+0x52>
 8001930:	e08d      	b.n	8001a4e <__aeabi_dsub+0x16e>
 8001932:	1ab4      	subs	r4, r6, r2
 8001934:	46a4      	mov	ip, r4
 8001936:	2c00      	cmp	r4, #0
 8001938:	dc00      	bgt.n	800193c <__aeabi_dsub+0x5c>
 800193a:	e0b7      	b.n	8001aac <__aeabi_dsub+0x1cc>
 800193c:	2a00      	cmp	r2, #0
 800193e:	d100      	bne.n	8001942 <__aeabi_dsub+0x62>
 8001940:	e0cb      	b.n	8001ada <__aeabi_dsub+0x1fa>
 8001942:	4ac1      	ldr	r2, [pc, #772]	; (8001c48 <__aeabi_dsub+0x368>)
 8001944:	4296      	cmp	r6, r2
 8001946:	d100      	bne.n	800194a <__aeabi_dsub+0x6a>
 8001948:	e186      	b.n	8001c58 <__aeabi_dsub+0x378>
 800194a:	2280      	movs	r2, #128	; 0x80
 800194c:	0412      	lsls	r2, r2, #16
 800194e:	4317      	orrs	r7, r2
 8001950:	4662      	mov	r2, ip
 8001952:	2a38      	cmp	r2, #56	; 0x38
 8001954:	dd00      	ble.n	8001958 <__aeabi_dsub+0x78>
 8001956:	e1a4      	b.n	8001ca2 <__aeabi_dsub+0x3c2>
 8001958:	2a1f      	cmp	r2, #31
 800195a:	dd00      	ble.n	800195e <__aeabi_dsub+0x7e>
 800195c:	e21d      	b.n	8001d9a <__aeabi_dsub+0x4ba>
 800195e:	4661      	mov	r1, ip
 8001960:	2220      	movs	r2, #32
 8001962:	003c      	movs	r4, r7
 8001964:	1a52      	subs	r2, r2, r1
 8001966:	0001      	movs	r1, r0
 8001968:	4090      	lsls	r0, r2
 800196a:	4094      	lsls	r4, r2
 800196c:	1e42      	subs	r2, r0, #1
 800196e:	4190      	sbcs	r0, r2
 8001970:	4662      	mov	r2, ip
 8001972:	46a0      	mov	r8, r4
 8001974:	4664      	mov	r4, ip
 8001976:	40d7      	lsrs	r7, r2
 8001978:	464a      	mov	r2, r9
 800197a:	40e1      	lsrs	r1, r4
 800197c:	4644      	mov	r4, r8
 800197e:	1bd2      	subs	r2, r2, r7
 8001980:	4691      	mov	r9, r2
 8001982:	430c      	orrs	r4, r1
 8001984:	4304      	orrs	r4, r0
 8001986:	1b1c      	subs	r4, r3, r4
 8001988:	42a3      	cmp	r3, r4
 800198a:	4192      	sbcs	r2, r2
 800198c:	464b      	mov	r3, r9
 800198e:	4252      	negs	r2, r2
 8001990:	1a9b      	subs	r3, r3, r2
 8001992:	469a      	mov	sl, r3
 8001994:	4653      	mov	r3, sl
 8001996:	021b      	lsls	r3, r3, #8
 8001998:	d400      	bmi.n	800199c <__aeabi_dsub+0xbc>
 800199a:	e12b      	b.n	8001bf4 <__aeabi_dsub+0x314>
 800199c:	4653      	mov	r3, sl
 800199e:	025a      	lsls	r2, r3, #9
 80019a0:	0a53      	lsrs	r3, r2, #9
 80019a2:	469a      	mov	sl, r3
 80019a4:	4653      	mov	r3, sl
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d100      	bne.n	80019ac <__aeabi_dsub+0xcc>
 80019aa:	e166      	b.n	8001c7a <__aeabi_dsub+0x39a>
 80019ac:	4650      	mov	r0, sl
 80019ae:	f000 fbc3 	bl	8002138 <__clzsi2>
 80019b2:	0003      	movs	r3, r0
 80019b4:	3b08      	subs	r3, #8
 80019b6:	2220      	movs	r2, #32
 80019b8:	0020      	movs	r0, r4
 80019ba:	1ad2      	subs	r2, r2, r3
 80019bc:	4651      	mov	r1, sl
 80019be:	40d0      	lsrs	r0, r2
 80019c0:	4099      	lsls	r1, r3
 80019c2:	0002      	movs	r2, r0
 80019c4:	409c      	lsls	r4, r3
 80019c6:	430a      	orrs	r2, r1
 80019c8:	429e      	cmp	r6, r3
 80019ca:	dd00      	ble.n	80019ce <__aeabi_dsub+0xee>
 80019cc:	e164      	b.n	8001c98 <__aeabi_dsub+0x3b8>
 80019ce:	1b9b      	subs	r3, r3, r6
 80019d0:	1c59      	adds	r1, r3, #1
 80019d2:	291f      	cmp	r1, #31
 80019d4:	dd00      	ble.n	80019d8 <__aeabi_dsub+0xf8>
 80019d6:	e0fe      	b.n	8001bd6 <__aeabi_dsub+0x2f6>
 80019d8:	2320      	movs	r3, #32
 80019da:	0010      	movs	r0, r2
 80019dc:	0026      	movs	r6, r4
 80019de:	1a5b      	subs	r3, r3, r1
 80019e0:	409c      	lsls	r4, r3
 80019e2:	4098      	lsls	r0, r3
 80019e4:	40ce      	lsrs	r6, r1
 80019e6:	40ca      	lsrs	r2, r1
 80019e8:	1e63      	subs	r3, r4, #1
 80019ea:	419c      	sbcs	r4, r3
 80019ec:	4330      	orrs	r0, r6
 80019ee:	4692      	mov	sl, r2
 80019f0:	2600      	movs	r6, #0
 80019f2:	4304      	orrs	r4, r0
 80019f4:	0763      	lsls	r3, r4, #29
 80019f6:	d009      	beq.n	8001a0c <__aeabi_dsub+0x12c>
 80019f8:	230f      	movs	r3, #15
 80019fa:	4023      	ands	r3, r4
 80019fc:	2b04      	cmp	r3, #4
 80019fe:	d005      	beq.n	8001a0c <__aeabi_dsub+0x12c>
 8001a00:	1d23      	adds	r3, r4, #4
 8001a02:	42a3      	cmp	r3, r4
 8001a04:	41a4      	sbcs	r4, r4
 8001a06:	4264      	negs	r4, r4
 8001a08:	44a2      	add	sl, r4
 8001a0a:	001c      	movs	r4, r3
 8001a0c:	4653      	mov	r3, sl
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	d400      	bmi.n	8001a14 <__aeabi_dsub+0x134>
 8001a12:	e0f2      	b.n	8001bfa <__aeabi_dsub+0x31a>
 8001a14:	4b8c      	ldr	r3, [pc, #560]	; (8001c48 <__aeabi_dsub+0x368>)
 8001a16:	3601      	adds	r6, #1
 8001a18:	429e      	cmp	r6, r3
 8001a1a:	d100      	bne.n	8001a1e <__aeabi_dsub+0x13e>
 8001a1c:	e10f      	b.n	8001c3e <__aeabi_dsub+0x35e>
 8001a1e:	4653      	mov	r3, sl
 8001a20:	498a      	ldr	r1, [pc, #552]	; (8001c4c <__aeabi_dsub+0x36c>)
 8001a22:	08e4      	lsrs	r4, r4, #3
 8001a24:	400b      	ands	r3, r1
 8001a26:	0019      	movs	r1, r3
 8001a28:	075b      	lsls	r3, r3, #29
 8001a2a:	4323      	orrs	r3, r4
 8001a2c:	0572      	lsls	r2, r6, #21
 8001a2e:	024c      	lsls	r4, r1, #9
 8001a30:	0b24      	lsrs	r4, r4, #12
 8001a32:	0d52      	lsrs	r2, r2, #21
 8001a34:	0512      	lsls	r2, r2, #20
 8001a36:	4322      	orrs	r2, r4
 8001a38:	07ed      	lsls	r5, r5, #31
 8001a3a:	432a      	orrs	r2, r5
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	0011      	movs	r1, r2
 8001a40:	b003      	add	sp, #12
 8001a42:	bcf0      	pop	{r4, r5, r6, r7}
 8001a44:	46bb      	mov	fp, r7
 8001a46:	46b2      	mov	sl, r6
 8001a48:	46a9      	mov	r9, r5
 8001a4a:	46a0      	mov	r8, r4
 8001a4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a4e:	1ab4      	subs	r4, r6, r2
 8001a50:	46a4      	mov	ip, r4
 8001a52:	2c00      	cmp	r4, #0
 8001a54:	dd59      	ble.n	8001b0a <__aeabi_dsub+0x22a>
 8001a56:	2a00      	cmp	r2, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0x17c>
 8001a5a:	e0b0      	b.n	8001bbe <__aeabi_dsub+0x2de>
 8001a5c:	4556      	cmp	r6, sl
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dsub+0x182>
 8001a60:	e0fa      	b.n	8001c58 <__aeabi_dsub+0x378>
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	0412      	lsls	r2, r2, #16
 8001a66:	4317      	orrs	r7, r2
 8001a68:	4662      	mov	r2, ip
 8001a6a:	2a38      	cmp	r2, #56	; 0x38
 8001a6c:	dd00      	ble.n	8001a70 <__aeabi_dsub+0x190>
 8001a6e:	e0d4      	b.n	8001c1a <__aeabi_dsub+0x33a>
 8001a70:	2a1f      	cmp	r2, #31
 8001a72:	dc00      	bgt.n	8001a76 <__aeabi_dsub+0x196>
 8001a74:	e1c0      	b.n	8001df8 <__aeabi_dsub+0x518>
 8001a76:	0039      	movs	r1, r7
 8001a78:	3a20      	subs	r2, #32
 8001a7a:	40d1      	lsrs	r1, r2
 8001a7c:	4662      	mov	r2, ip
 8001a7e:	2a20      	cmp	r2, #32
 8001a80:	d006      	beq.n	8001a90 <__aeabi_dsub+0x1b0>
 8001a82:	4664      	mov	r4, ip
 8001a84:	2240      	movs	r2, #64	; 0x40
 8001a86:	1b12      	subs	r2, r2, r4
 8001a88:	003c      	movs	r4, r7
 8001a8a:	4094      	lsls	r4, r2
 8001a8c:	4304      	orrs	r4, r0
 8001a8e:	9401      	str	r4, [sp, #4]
 8001a90:	9c01      	ldr	r4, [sp, #4]
 8001a92:	1e62      	subs	r2, r4, #1
 8001a94:	4194      	sbcs	r4, r2
 8001a96:	430c      	orrs	r4, r1
 8001a98:	e0c3      	b.n	8001c22 <__aeabi_dsub+0x342>
 8001a9a:	003c      	movs	r4, r7
 8001a9c:	4304      	orrs	r4, r0
 8001a9e:	d02b      	beq.n	8001af8 <__aeabi_dsub+0x218>
 8001aa0:	468b      	mov	fp, r1
 8001aa2:	428d      	cmp	r5, r1
 8001aa4:	d02e      	beq.n	8001b04 <__aeabi_dsub+0x224>
 8001aa6:	4c6a      	ldr	r4, [pc, #424]	; (8001c50 <__aeabi_dsub+0x370>)
 8001aa8:	46a4      	mov	ip, r4
 8001aaa:	44b4      	add	ip, r6
 8001aac:	4664      	mov	r4, ip
 8001aae:	2c00      	cmp	r4, #0
 8001ab0:	d05f      	beq.n	8001b72 <__aeabi_dsub+0x292>
 8001ab2:	1b94      	subs	r4, r2, r6
 8001ab4:	46a4      	mov	ip, r4
 8001ab6:	2e00      	cmp	r6, #0
 8001ab8:	d000      	beq.n	8001abc <__aeabi_dsub+0x1dc>
 8001aba:	e120      	b.n	8001cfe <__aeabi_dsub+0x41e>
 8001abc:	464c      	mov	r4, r9
 8001abe:	431c      	orrs	r4, r3
 8001ac0:	d100      	bne.n	8001ac4 <__aeabi_dsub+0x1e4>
 8001ac2:	e1c7      	b.n	8001e54 <__aeabi_dsub+0x574>
 8001ac4:	4661      	mov	r1, ip
 8001ac6:	1e4c      	subs	r4, r1, #1
 8001ac8:	2901      	cmp	r1, #1
 8001aca:	d100      	bne.n	8001ace <__aeabi_dsub+0x1ee>
 8001acc:	e223      	b.n	8001f16 <__aeabi_dsub+0x636>
 8001ace:	4d5e      	ldr	r5, [pc, #376]	; (8001c48 <__aeabi_dsub+0x368>)
 8001ad0:	45ac      	cmp	ip, r5
 8001ad2:	d100      	bne.n	8001ad6 <__aeabi_dsub+0x1f6>
 8001ad4:	e1d8      	b.n	8001e88 <__aeabi_dsub+0x5a8>
 8001ad6:	46a4      	mov	ip, r4
 8001ad8:	e11a      	b.n	8001d10 <__aeabi_dsub+0x430>
 8001ada:	003a      	movs	r2, r7
 8001adc:	4302      	orrs	r2, r0
 8001ade:	d100      	bne.n	8001ae2 <__aeabi_dsub+0x202>
 8001ae0:	e0e4      	b.n	8001cac <__aeabi_dsub+0x3cc>
 8001ae2:	0022      	movs	r2, r4
 8001ae4:	3a01      	subs	r2, #1
 8001ae6:	2c01      	cmp	r4, #1
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dsub+0x20c>
 8001aea:	e1c3      	b.n	8001e74 <__aeabi_dsub+0x594>
 8001aec:	4956      	ldr	r1, [pc, #344]	; (8001c48 <__aeabi_dsub+0x368>)
 8001aee:	428c      	cmp	r4, r1
 8001af0:	d100      	bne.n	8001af4 <__aeabi_dsub+0x214>
 8001af2:	e0b1      	b.n	8001c58 <__aeabi_dsub+0x378>
 8001af4:	4694      	mov	ip, r2
 8001af6:	e72b      	b.n	8001950 <__aeabi_dsub+0x70>
 8001af8:	2401      	movs	r4, #1
 8001afa:	4061      	eors	r1, r4
 8001afc:	468b      	mov	fp, r1
 8001afe:	428d      	cmp	r5, r1
 8001b00:	d000      	beq.n	8001b04 <__aeabi_dsub+0x224>
 8001b02:	e716      	b.n	8001932 <__aeabi_dsub+0x52>
 8001b04:	4952      	ldr	r1, [pc, #328]	; (8001c50 <__aeabi_dsub+0x370>)
 8001b06:	468c      	mov	ip, r1
 8001b08:	44b4      	add	ip, r6
 8001b0a:	4664      	mov	r4, ip
 8001b0c:	2c00      	cmp	r4, #0
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x232>
 8001b10:	e0d3      	b.n	8001cba <__aeabi_dsub+0x3da>
 8001b12:	1b91      	subs	r1, r2, r6
 8001b14:	468c      	mov	ip, r1
 8001b16:	2e00      	cmp	r6, #0
 8001b18:	d100      	bne.n	8001b1c <__aeabi_dsub+0x23c>
 8001b1a:	e15e      	b.n	8001dda <__aeabi_dsub+0x4fa>
 8001b1c:	494a      	ldr	r1, [pc, #296]	; (8001c48 <__aeabi_dsub+0x368>)
 8001b1e:	428a      	cmp	r2, r1
 8001b20:	d100      	bne.n	8001b24 <__aeabi_dsub+0x244>
 8001b22:	e1be      	b.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001b24:	2180      	movs	r1, #128	; 0x80
 8001b26:	464c      	mov	r4, r9
 8001b28:	0409      	lsls	r1, r1, #16
 8001b2a:	430c      	orrs	r4, r1
 8001b2c:	46a1      	mov	r9, r4
 8001b2e:	4661      	mov	r1, ip
 8001b30:	2938      	cmp	r1, #56	; 0x38
 8001b32:	dd00      	ble.n	8001b36 <__aeabi_dsub+0x256>
 8001b34:	e1ba      	b.n	8001eac <__aeabi_dsub+0x5cc>
 8001b36:	291f      	cmp	r1, #31
 8001b38:	dd00      	ble.n	8001b3c <__aeabi_dsub+0x25c>
 8001b3a:	e227      	b.n	8001f8c <__aeabi_dsub+0x6ac>
 8001b3c:	2420      	movs	r4, #32
 8001b3e:	1a64      	subs	r4, r4, r1
 8001b40:	4649      	mov	r1, r9
 8001b42:	40a1      	lsls	r1, r4
 8001b44:	001e      	movs	r6, r3
 8001b46:	4688      	mov	r8, r1
 8001b48:	4661      	mov	r1, ip
 8001b4a:	40a3      	lsls	r3, r4
 8001b4c:	40ce      	lsrs	r6, r1
 8001b4e:	4641      	mov	r1, r8
 8001b50:	1e5c      	subs	r4, r3, #1
 8001b52:	41a3      	sbcs	r3, r4
 8001b54:	4331      	orrs	r1, r6
 8001b56:	4319      	orrs	r1, r3
 8001b58:	000c      	movs	r4, r1
 8001b5a:	4663      	mov	r3, ip
 8001b5c:	4649      	mov	r1, r9
 8001b5e:	40d9      	lsrs	r1, r3
 8001b60:	187f      	adds	r7, r7, r1
 8001b62:	1824      	adds	r4, r4, r0
 8001b64:	4284      	cmp	r4, r0
 8001b66:	419b      	sbcs	r3, r3
 8001b68:	425b      	negs	r3, r3
 8001b6a:	469a      	mov	sl, r3
 8001b6c:	0016      	movs	r6, r2
 8001b6e:	44ba      	add	sl, r7
 8001b70:	e05d      	b.n	8001c2e <__aeabi_dsub+0x34e>
 8001b72:	4c38      	ldr	r4, [pc, #224]	; (8001c54 <__aeabi_dsub+0x374>)
 8001b74:	1c72      	adds	r2, r6, #1
 8001b76:	4222      	tst	r2, r4
 8001b78:	d000      	beq.n	8001b7c <__aeabi_dsub+0x29c>
 8001b7a:	e0df      	b.n	8001d3c <__aeabi_dsub+0x45c>
 8001b7c:	464a      	mov	r2, r9
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	2e00      	cmp	r6, #0
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x2a6>
 8001b84:	e15c      	b.n	8001e40 <__aeabi_dsub+0x560>
 8001b86:	2a00      	cmp	r2, #0
 8001b88:	d100      	bne.n	8001b8c <__aeabi_dsub+0x2ac>
 8001b8a:	e1cf      	b.n	8001f2c <__aeabi_dsub+0x64c>
 8001b8c:	003a      	movs	r2, r7
 8001b8e:	4302      	orrs	r2, r0
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dsub+0x2b4>
 8001b92:	e17f      	b.n	8001e94 <__aeabi_dsub+0x5b4>
 8001b94:	1a1c      	subs	r4, r3, r0
 8001b96:	464a      	mov	r2, r9
 8001b98:	42a3      	cmp	r3, r4
 8001b9a:	4189      	sbcs	r1, r1
 8001b9c:	1bd2      	subs	r2, r2, r7
 8001b9e:	4249      	negs	r1, r1
 8001ba0:	1a52      	subs	r2, r2, r1
 8001ba2:	4692      	mov	sl, r2
 8001ba4:	0212      	lsls	r2, r2, #8
 8001ba6:	d400      	bmi.n	8001baa <__aeabi_dsub+0x2ca>
 8001ba8:	e20a      	b.n	8001fc0 <__aeabi_dsub+0x6e0>
 8001baa:	1ac4      	subs	r4, r0, r3
 8001bac:	42a0      	cmp	r0, r4
 8001bae:	4180      	sbcs	r0, r0
 8001bb0:	464b      	mov	r3, r9
 8001bb2:	4240      	negs	r0, r0
 8001bb4:	1aff      	subs	r7, r7, r3
 8001bb6:	1a3b      	subs	r3, r7, r0
 8001bb8:	469a      	mov	sl, r3
 8001bba:	465d      	mov	r5, fp
 8001bbc:	e71a      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001bbe:	003a      	movs	r2, r7
 8001bc0:	4302      	orrs	r2, r0
 8001bc2:	d073      	beq.n	8001cac <__aeabi_dsub+0x3cc>
 8001bc4:	0022      	movs	r2, r4
 8001bc6:	3a01      	subs	r2, #1
 8001bc8:	2c01      	cmp	r4, #1
 8001bca:	d100      	bne.n	8001bce <__aeabi_dsub+0x2ee>
 8001bcc:	e0cb      	b.n	8001d66 <__aeabi_dsub+0x486>
 8001bce:	4554      	cmp	r4, sl
 8001bd0:	d042      	beq.n	8001c58 <__aeabi_dsub+0x378>
 8001bd2:	4694      	mov	ip, r2
 8001bd4:	e748      	b.n	8001a68 <__aeabi_dsub+0x188>
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	3b1f      	subs	r3, #31
 8001bda:	40d8      	lsrs	r0, r3
 8001bdc:	2920      	cmp	r1, #32
 8001bde:	d003      	beq.n	8001be8 <__aeabi_dsub+0x308>
 8001be0:	2340      	movs	r3, #64	; 0x40
 8001be2:	1a5b      	subs	r3, r3, r1
 8001be4:	409a      	lsls	r2, r3
 8001be6:	4314      	orrs	r4, r2
 8001be8:	1e63      	subs	r3, r4, #1
 8001bea:	419c      	sbcs	r4, r3
 8001bec:	2300      	movs	r3, #0
 8001bee:	2600      	movs	r6, #0
 8001bf0:	469a      	mov	sl, r3
 8001bf2:	4304      	orrs	r4, r0
 8001bf4:	0763      	lsls	r3, r4, #29
 8001bf6:	d000      	beq.n	8001bfa <__aeabi_dsub+0x31a>
 8001bf8:	e6fe      	b.n	80019f8 <__aeabi_dsub+0x118>
 8001bfa:	4652      	mov	r2, sl
 8001bfc:	08e3      	lsrs	r3, r4, #3
 8001bfe:	0752      	lsls	r2, r2, #29
 8001c00:	4313      	orrs	r3, r2
 8001c02:	4652      	mov	r2, sl
 8001c04:	46b4      	mov	ip, r6
 8001c06:	08d2      	lsrs	r2, r2, #3
 8001c08:	490f      	ldr	r1, [pc, #60]	; (8001c48 <__aeabi_dsub+0x368>)
 8001c0a:	458c      	cmp	ip, r1
 8001c0c:	d02a      	beq.n	8001c64 <__aeabi_dsub+0x384>
 8001c0e:	0312      	lsls	r2, r2, #12
 8001c10:	0b14      	lsrs	r4, r2, #12
 8001c12:	4662      	mov	r2, ip
 8001c14:	0552      	lsls	r2, r2, #21
 8001c16:	0d52      	lsrs	r2, r2, #21
 8001c18:	e70c      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c1a:	003c      	movs	r4, r7
 8001c1c:	4304      	orrs	r4, r0
 8001c1e:	1e62      	subs	r2, r4, #1
 8001c20:	4194      	sbcs	r4, r2
 8001c22:	18e4      	adds	r4, r4, r3
 8001c24:	429c      	cmp	r4, r3
 8001c26:	4192      	sbcs	r2, r2
 8001c28:	4252      	negs	r2, r2
 8001c2a:	444a      	add	r2, r9
 8001c2c:	4692      	mov	sl, r2
 8001c2e:	4653      	mov	r3, sl
 8001c30:	021b      	lsls	r3, r3, #8
 8001c32:	d5df      	bpl.n	8001bf4 <__aeabi_dsub+0x314>
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <__aeabi_dsub+0x368>)
 8001c36:	3601      	adds	r6, #1
 8001c38:	429e      	cmp	r6, r3
 8001c3a:	d000      	beq.n	8001c3e <__aeabi_dsub+0x35e>
 8001c3c:	e0a0      	b.n	8001d80 <__aeabi_dsub+0x4a0>
 8001c3e:	0032      	movs	r2, r6
 8001c40:	2400      	movs	r4, #0
 8001c42:	2300      	movs	r3, #0
 8001c44:	e6f6      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	000007ff 	.word	0x000007ff
 8001c4c:	ff7fffff 	.word	0xff7fffff
 8001c50:	fffff801 	.word	0xfffff801
 8001c54:	000007fe 	.word	0x000007fe
 8001c58:	08db      	lsrs	r3, r3, #3
 8001c5a:	464a      	mov	r2, r9
 8001c5c:	0752      	lsls	r2, r2, #29
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	464a      	mov	r2, r9
 8001c62:	08d2      	lsrs	r2, r2, #3
 8001c64:	0019      	movs	r1, r3
 8001c66:	4311      	orrs	r1, r2
 8001c68:	d100      	bne.n	8001c6c <__aeabi_dsub+0x38c>
 8001c6a:	e1b5      	b.n	8001fd8 <__aeabi_dsub+0x6f8>
 8001c6c:	2480      	movs	r4, #128	; 0x80
 8001c6e:	0324      	lsls	r4, r4, #12
 8001c70:	4314      	orrs	r4, r2
 8001c72:	0324      	lsls	r4, r4, #12
 8001c74:	4ad5      	ldr	r2, [pc, #852]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001c76:	0b24      	lsrs	r4, r4, #12
 8001c78:	e6dc      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001c7a:	0020      	movs	r0, r4
 8001c7c:	f000 fa5c 	bl	8002138 <__clzsi2>
 8001c80:	0003      	movs	r3, r0
 8001c82:	3318      	adds	r3, #24
 8001c84:	2b1f      	cmp	r3, #31
 8001c86:	dc00      	bgt.n	8001c8a <__aeabi_dsub+0x3aa>
 8001c88:	e695      	b.n	80019b6 <__aeabi_dsub+0xd6>
 8001c8a:	0022      	movs	r2, r4
 8001c8c:	3808      	subs	r0, #8
 8001c8e:	4082      	lsls	r2, r0
 8001c90:	2400      	movs	r4, #0
 8001c92:	429e      	cmp	r6, r3
 8001c94:	dc00      	bgt.n	8001c98 <__aeabi_dsub+0x3b8>
 8001c96:	e69a      	b.n	80019ce <__aeabi_dsub+0xee>
 8001c98:	1af6      	subs	r6, r6, r3
 8001c9a:	4bcd      	ldr	r3, [pc, #820]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	4692      	mov	sl, r2
 8001ca0:	e6a8      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001ca2:	003c      	movs	r4, r7
 8001ca4:	4304      	orrs	r4, r0
 8001ca6:	1e62      	subs	r2, r4, #1
 8001ca8:	4194      	sbcs	r4, r2
 8001caa:	e66c      	b.n	8001986 <__aeabi_dsub+0xa6>
 8001cac:	464a      	mov	r2, r9
 8001cae:	08db      	lsrs	r3, r3, #3
 8001cb0:	0752      	lsls	r2, r2, #29
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	464a      	mov	r2, r9
 8001cb6:	08d2      	lsrs	r2, r2, #3
 8001cb8:	e7a6      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001cba:	4cc6      	ldr	r4, [pc, #792]	; (8001fd4 <__aeabi_dsub+0x6f4>)
 8001cbc:	1c72      	adds	r2, r6, #1
 8001cbe:	4222      	tst	r2, r4
 8001cc0:	d000      	beq.n	8001cc4 <__aeabi_dsub+0x3e4>
 8001cc2:	e0ac      	b.n	8001e1e <__aeabi_dsub+0x53e>
 8001cc4:	464a      	mov	r2, r9
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	2e00      	cmp	r6, #0
 8001cca:	d000      	beq.n	8001cce <__aeabi_dsub+0x3ee>
 8001ccc:	e105      	b.n	8001eda <__aeabi_dsub+0x5fa>
 8001cce:	2a00      	cmp	r2, #0
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0x3f4>
 8001cd2:	e156      	b.n	8001f82 <__aeabi_dsub+0x6a2>
 8001cd4:	003a      	movs	r2, r7
 8001cd6:	4302      	orrs	r2, r0
 8001cd8:	d100      	bne.n	8001cdc <__aeabi_dsub+0x3fc>
 8001cda:	e0db      	b.n	8001e94 <__aeabi_dsub+0x5b4>
 8001cdc:	181c      	adds	r4, r3, r0
 8001cde:	429c      	cmp	r4, r3
 8001ce0:	419b      	sbcs	r3, r3
 8001ce2:	444f      	add	r7, r9
 8001ce4:	46ba      	mov	sl, r7
 8001ce6:	425b      	negs	r3, r3
 8001ce8:	449a      	add	sl, r3
 8001cea:	4653      	mov	r3, sl
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	d400      	bmi.n	8001cf2 <__aeabi_dsub+0x412>
 8001cf0:	e780      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001cf2:	4652      	mov	r2, sl
 8001cf4:	4bb6      	ldr	r3, [pc, #728]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001cf6:	2601      	movs	r6, #1
 8001cf8:	401a      	ands	r2, r3
 8001cfa:	4692      	mov	sl, r2
 8001cfc:	e77a      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001cfe:	4cb3      	ldr	r4, [pc, #716]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001d00:	42a2      	cmp	r2, r4
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x426>
 8001d04:	e0c0      	b.n	8001e88 <__aeabi_dsub+0x5a8>
 8001d06:	2480      	movs	r4, #128	; 0x80
 8001d08:	464d      	mov	r5, r9
 8001d0a:	0424      	lsls	r4, r4, #16
 8001d0c:	4325      	orrs	r5, r4
 8001d0e:	46a9      	mov	r9, r5
 8001d10:	4664      	mov	r4, ip
 8001d12:	2c38      	cmp	r4, #56	; 0x38
 8001d14:	dc53      	bgt.n	8001dbe <__aeabi_dsub+0x4de>
 8001d16:	4661      	mov	r1, ip
 8001d18:	2c1f      	cmp	r4, #31
 8001d1a:	dd00      	ble.n	8001d1e <__aeabi_dsub+0x43e>
 8001d1c:	e0cd      	b.n	8001eba <__aeabi_dsub+0x5da>
 8001d1e:	2520      	movs	r5, #32
 8001d20:	001e      	movs	r6, r3
 8001d22:	1b2d      	subs	r5, r5, r4
 8001d24:	464c      	mov	r4, r9
 8001d26:	40ab      	lsls	r3, r5
 8001d28:	40ac      	lsls	r4, r5
 8001d2a:	40ce      	lsrs	r6, r1
 8001d2c:	1e5d      	subs	r5, r3, #1
 8001d2e:	41ab      	sbcs	r3, r5
 8001d30:	4334      	orrs	r4, r6
 8001d32:	4323      	orrs	r3, r4
 8001d34:	464c      	mov	r4, r9
 8001d36:	40cc      	lsrs	r4, r1
 8001d38:	1b3f      	subs	r7, r7, r4
 8001d3a:	e045      	b.n	8001dc8 <__aeabi_dsub+0x4e8>
 8001d3c:	464a      	mov	r2, r9
 8001d3e:	1a1c      	subs	r4, r3, r0
 8001d40:	1bd1      	subs	r1, r2, r7
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	4192      	sbcs	r2, r2
 8001d46:	4252      	negs	r2, r2
 8001d48:	4692      	mov	sl, r2
 8001d4a:	000a      	movs	r2, r1
 8001d4c:	4651      	mov	r1, sl
 8001d4e:	1a52      	subs	r2, r2, r1
 8001d50:	4692      	mov	sl, r2
 8001d52:	0212      	lsls	r2, r2, #8
 8001d54:	d500      	bpl.n	8001d58 <__aeabi_dsub+0x478>
 8001d56:	e083      	b.n	8001e60 <__aeabi_dsub+0x580>
 8001d58:	4653      	mov	r3, sl
 8001d5a:	4323      	orrs	r3, r4
 8001d5c:	d000      	beq.n	8001d60 <__aeabi_dsub+0x480>
 8001d5e:	e621      	b.n	80019a4 <__aeabi_dsub+0xc4>
 8001d60:	2200      	movs	r2, #0
 8001d62:	2500      	movs	r5, #0
 8001d64:	e753      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001d66:	181c      	adds	r4, r3, r0
 8001d68:	429c      	cmp	r4, r3
 8001d6a:	419b      	sbcs	r3, r3
 8001d6c:	444f      	add	r7, r9
 8001d6e:	46ba      	mov	sl, r7
 8001d70:	425b      	negs	r3, r3
 8001d72:	449a      	add	sl, r3
 8001d74:	4653      	mov	r3, sl
 8001d76:	2601      	movs	r6, #1
 8001d78:	021b      	lsls	r3, r3, #8
 8001d7a:	d400      	bmi.n	8001d7e <__aeabi_dsub+0x49e>
 8001d7c:	e73a      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001d7e:	2602      	movs	r6, #2
 8001d80:	4652      	mov	r2, sl
 8001d82:	4b93      	ldr	r3, [pc, #588]	; (8001fd0 <__aeabi_dsub+0x6f0>)
 8001d84:	2101      	movs	r1, #1
 8001d86:	401a      	ands	r2, r3
 8001d88:	0013      	movs	r3, r2
 8001d8a:	4021      	ands	r1, r4
 8001d8c:	0862      	lsrs	r2, r4, #1
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	07dc      	lsls	r4, r3, #31
 8001d92:	085b      	lsrs	r3, r3, #1
 8001d94:	469a      	mov	sl, r3
 8001d96:	4314      	orrs	r4, r2
 8001d98:	e62c      	b.n	80019f4 <__aeabi_dsub+0x114>
 8001d9a:	0039      	movs	r1, r7
 8001d9c:	3a20      	subs	r2, #32
 8001d9e:	40d1      	lsrs	r1, r2
 8001da0:	4662      	mov	r2, ip
 8001da2:	2a20      	cmp	r2, #32
 8001da4:	d006      	beq.n	8001db4 <__aeabi_dsub+0x4d4>
 8001da6:	4664      	mov	r4, ip
 8001da8:	2240      	movs	r2, #64	; 0x40
 8001daa:	1b12      	subs	r2, r2, r4
 8001dac:	003c      	movs	r4, r7
 8001dae:	4094      	lsls	r4, r2
 8001db0:	4304      	orrs	r4, r0
 8001db2:	9401      	str	r4, [sp, #4]
 8001db4:	9c01      	ldr	r4, [sp, #4]
 8001db6:	1e62      	subs	r2, r4, #1
 8001db8:	4194      	sbcs	r4, r2
 8001dba:	430c      	orrs	r4, r1
 8001dbc:	e5e3      	b.n	8001986 <__aeabi_dsub+0xa6>
 8001dbe:	4649      	mov	r1, r9
 8001dc0:	4319      	orrs	r1, r3
 8001dc2:	000b      	movs	r3, r1
 8001dc4:	1e5c      	subs	r4, r3, #1
 8001dc6:	41a3      	sbcs	r3, r4
 8001dc8:	1ac4      	subs	r4, r0, r3
 8001dca:	42a0      	cmp	r0, r4
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	425b      	negs	r3, r3
 8001dd0:	1afb      	subs	r3, r7, r3
 8001dd2:	469a      	mov	sl, r3
 8001dd4:	465d      	mov	r5, fp
 8001dd6:	0016      	movs	r6, r2
 8001dd8:	e5dc      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001dda:	4649      	mov	r1, r9
 8001ddc:	4319      	orrs	r1, r3
 8001dde:	d100      	bne.n	8001de2 <__aeabi_dsub+0x502>
 8001de0:	e0ae      	b.n	8001f40 <__aeabi_dsub+0x660>
 8001de2:	4661      	mov	r1, ip
 8001de4:	4664      	mov	r4, ip
 8001de6:	3901      	subs	r1, #1
 8001de8:	2c01      	cmp	r4, #1
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0x50e>
 8001dec:	e0e0      	b.n	8001fb0 <__aeabi_dsub+0x6d0>
 8001dee:	4c77      	ldr	r4, [pc, #476]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001df0:	45a4      	cmp	ip, r4
 8001df2:	d056      	beq.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001df4:	468c      	mov	ip, r1
 8001df6:	e69a      	b.n	8001b2e <__aeabi_dsub+0x24e>
 8001df8:	4661      	mov	r1, ip
 8001dfa:	2220      	movs	r2, #32
 8001dfc:	003c      	movs	r4, r7
 8001dfe:	1a52      	subs	r2, r2, r1
 8001e00:	4094      	lsls	r4, r2
 8001e02:	0001      	movs	r1, r0
 8001e04:	4090      	lsls	r0, r2
 8001e06:	46a0      	mov	r8, r4
 8001e08:	4664      	mov	r4, ip
 8001e0a:	1e42      	subs	r2, r0, #1
 8001e0c:	4190      	sbcs	r0, r2
 8001e0e:	4662      	mov	r2, ip
 8001e10:	40e1      	lsrs	r1, r4
 8001e12:	4644      	mov	r4, r8
 8001e14:	40d7      	lsrs	r7, r2
 8001e16:	430c      	orrs	r4, r1
 8001e18:	4304      	orrs	r4, r0
 8001e1a:	44b9      	add	r9, r7
 8001e1c:	e701      	b.n	8001c22 <__aeabi_dsub+0x342>
 8001e1e:	496b      	ldr	r1, [pc, #428]	; (8001fcc <__aeabi_dsub+0x6ec>)
 8001e20:	428a      	cmp	r2, r1
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x546>
 8001e24:	e70c      	b.n	8001c40 <__aeabi_dsub+0x360>
 8001e26:	1818      	adds	r0, r3, r0
 8001e28:	4298      	cmp	r0, r3
 8001e2a:	419b      	sbcs	r3, r3
 8001e2c:	444f      	add	r7, r9
 8001e2e:	425b      	negs	r3, r3
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	07dc      	lsls	r4, r3, #31
 8001e34:	0840      	lsrs	r0, r0, #1
 8001e36:	085b      	lsrs	r3, r3, #1
 8001e38:	469a      	mov	sl, r3
 8001e3a:	0016      	movs	r6, r2
 8001e3c:	4304      	orrs	r4, r0
 8001e3e:	e6d9      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001e40:	2a00      	cmp	r2, #0
 8001e42:	d000      	beq.n	8001e46 <__aeabi_dsub+0x566>
 8001e44:	e081      	b.n	8001f4a <__aeabi_dsub+0x66a>
 8001e46:	003b      	movs	r3, r7
 8001e48:	4303      	orrs	r3, r0
 8001e4a:	d11d      	bne.n	8001e88 <__aeabi_dsub+0x5a8>
 8001e4c:	2280      	movs	r2, #128	; 0x80
 8001e4e:	2500      	movs	r5, #0
 8001e50:	0312      	lsls	r2, r2, #12
 8001e52:	e70b      	b.n	8001c6c <__aeabi_dsub+0x38c>
 8001e54:	08c0      	lsrs	r0, r0, #3
 8001e56:	077b      	lsls	r3, r7, #29
 8001e58:	465d      	mov	r5, fp
 8001e5a:	4303      	orrs	r3, r0
 8001e5c:	08fa      	lsrs	r2, r7, #3
 8001e5e:	e6d3      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001e60:	1ac4      	subs	r4, r0, r3
 8001e62:	42a0      	cmp	r0, r4
 8001e64:	4180      	sbcs	r0, r0
 8001e66:	464b      	mov	r3, r9
 8001e68:	4240      	negs	r0, r0
 8001e6a:	1aff      	subs	r7, r7, r3
 8001e6c:	1a3b      	subs	r3, r7, r0
 8001e6e:	469a      	mov	sl, r3
 8001e70:	465d      	mov	r5, fp
 8001e72:	e597      	b.n	80019a4 <__aeabi_dsub+0xc4>
 8001e74:	1a1c      	subs	r4, r3, r0
 8001e76:	464a      	mov	r2, r9
 8001e78:	42a3      	cmp	r3, r4
 8001e7a:	419b      	sbcs	r3, r3
 8001e7c:	1bd7      	subs	r7, r2, r7
 8001e7e:	425b      	negs	r3, r3
 8001e80:	1afb      	subs	r3, r7, r3
 8001e82:	469a      	mov	sl, r3
 8001e84:	2601      	movs	r6, #1
 8001e86:	e585      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001e88:	08c0      	lsrs	r0, r0, #3
 8001e8a:	077b      	lsls	r3, r7, #29
 8001e8c:	465d      	mov	r5, fp
 8001e8e:	4303      	orrs	r3, r0
 8001e90:	08fa      	lsrs	r2, r7, #3
 8001e92:	e6e7      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001e94:	464a      	mov	r2, r9
 8001e96:	08db      	lsrs	r3, r3, #3
 8001e98:	0752      	lsls	r2, r2, #29
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	464a      	mov	r2, r9
 8001e9e:	08d2      	lsrs	r2, r2, #3
 8001ea0:	e6b5      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001ea2:	08c0      	lsrs	r0, r0, #3
 8001ea4:	077b      	lsls	r3, r7, #29
 8001ea6:	4303      	orrs	r3, r0
 8001ea8:	08fa      	lsrs	r2, r7, #3
 8001eaa:	e6db      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001eac:	4649      	mov	r1, r9
 8001eae:	4319      	orrs	r1, r3
 8001eb0:	000b      	movs	r3, r1
 8001eb2:	1e59      	subs	r1, r3, #1
 8001eb4:	418b      	sbcs	r3, r1
 8001eb6:	001c      	movs	r4, r3
 8001eb8:	e653      	b.n	8001b62 <__aeabi_dsub+0x282>
 8001eba:	464d      	mov	r5, r9
 8001ebc:	3c20      	subs	r4, #32
 8001ebe:	40e5      	lsrs	r5, r4
 8001ec0:	2920      	cmp	r1, #32
 8001ec2:	d005      	beq.n	8001ed0 <__aeabi_dsub+0x5f0>
 8001ec4:	2440      	movs	r4, #64	; 0x40
 8001ec6:	1a64      	subs	r4, r4, r1
 8001ec8:	4649      	mov	r1, r9
 8001eca:	40a1      	lsls	r1, r4
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	4698      	mov	r8, r3
 8001ed0:	4643      	mov	r3, r8
 8001ed2:	1e5c      	subs	r4, r3, #1
 8001ed4:	41a3      	sbcs	r3, r4
 8001ed6:	432b      	orrs	r3, r5
 8001ed8:	e776      	b.n	8001dc8 <__aeabi_dsub+0x4e8>
 8001eda:	2a00      	cmp	r2, #0
 8001edc:	d0e1      	beq.n	8001ea2 <__aeabi_dsub+0x5c2>
 8001ede:	003a      	movs	r2, r7
 8001ee0:	08db      	lsrs	r3, r3, #3
 8001ee2:	4302      	orrs	r2, r0
 8001ee4:	d100      	bne.n	8001ee8 <__aeabi_dsub+0x608>
 8001ee6:	e6b8      	b.n	8001c5a <__aeabi_dsub+0x37a>
 8001ee8:	464a      	mov	r2, r9
 8001eea:	0752      	lsls	r2, r2, #29
 8001eec:	2480      	movs	r4, #128	; 0x80
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	464a      	mov	r2, r9
 8001ef2:	0324      	lsls	r4, r4, #12
 8001ef4:	08d2      	lsrs	r2, r2, #3
 8001ef6:	4222      	tst	r2, r4
 8001ef8:	d007      	beq.n	8001f0a <__aeabi_dsub+0x62a>
 8001efa:	08fe      	lsrs	r6, r7, #3
 8001efc:	4226      	tst	r6, r4
 8001efe:	d104      	bne.n	8001f0a <__aeabi_dsub+0x62a>
 8001f00:	465d      	mov	r5, fp
 8001f02:	0032      	movs	r2, r6
 8001f04:	08c3      	lsrs	r3, r0, #3
 8001f06:	077f      	lsls	r7, r7, #29
 8001f08:	433b      	orrs	r3, r7
 8001f0a:	0f59      	lsrs	r1, r3, #29
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	0749      	lsls	r1, r1, #29
 8001f10:	08db      	lsrs	r3, r3, #3
 8001f12:	430b      	orrs	r3, r1
 8001f14:	e6a6      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001f16:	1ac4      	subs	r4, r0, r3
 8001f18:	42a0      	cmp	r0, r4
 8001f1a:	4180      	sbcs	r0, r0
 8001f1c:	464b      	mov	r3, r9
 8001f1e:	4240      	negs	r0, r0
 8001f20:	1aff      	subs	r7, r7, r3
 8001f22:	1a3b      	subs	r3, r7, r0
 8001f24:	469a      	mov	sl, r3
 8001f26:	465d      	mov	r5, fp
 8001f28:	2601      	movs	r6, #1
 8001f2a:	e533      	b.n	8001994 <__aeabi_dsub+0xb4>
 8001f2c:	003b      	movs	r3, r7
 8001f2e:	4303      	orrs	r3, r0
 8001f30:	d100      	bne.n	8001f34 <__aeabi_dsub+0x654>
 8001f32:	e715      	b.n	8001d60 <__aeabi_dsub+0x480>
 8001f34:	08c0      	lsrs	r0, r0, #3
 8001f36:	077b      	lsls	r3, r7, #29
 8001f38:	465d      	mov	r5, fp
 8001f3a:	4303      	orrs	r3, r0
 8001f3c:	08fa      	lsrs	r2, r7, #3
 8001f3e:	e666      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001f40:	08c0      	lsrs	r0, r0, #3
 8001f42:	077b      	lsls	r3, r7, #29
 8001f44:	4303      	orrs	r3, r0
 8001f46:	08fa      	lsrs	r2, r7, #3
 8001f48:	e65e      	b.n	8001c08 <__aeabi_dsub+0x328>
 8001f4a:	003a      	movs	r2, r7
 8001f4c:	08db      	lsrs	r3, r3, #3
 8001f4e:	4302      	orrs	r2, r0
 8001f50:	d100      	bne.n	8001f54 <__aeabi_dsub+0x674>
 8001f52:	e682      	b.n	8001c5a <__aeabi_dsub+0x37a>
 8001f54:	464a      	mov	r2, r9
 8001f56:	0752      	lsls	r2, r2, #29
 8001f58:	2480      	movs	r4, #128	; 0x80
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	464a      	mov	r2, r9
 8001f5e:	0324      	lsls	r4, r4, #12
 8001f60:	08d2      	lsrs	r2, r2, #3
 8001f62:	4222      	tst	r2, r4
 8001f64:	d007      	beq.n	8001f76 <__aeabi_dsub+0x696>
 8001f66:	08fe      	lsrs	r6, r7, #3
 8001f68:	4226      	tst	r6, r4
 8001f6a:	d104      	bne.n	8001f76 <__aeabi_dsub+0x696>
 8001f6c:	465d      	mov	r5, fp
 8001f6e:	0032      	movs	r2, r6
 8001f70:	08c3      	lsrs	r3, r0, #3
 8001f72:	077f      	lsls	r7, r7, #29
 8001f74:	433b      	orrs	r3, r7
 8001f76:	0f59      	lsrs	r1, r3, #29
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	0749      	lsls	r1, r1, #29
 8001f7e:	430b      	orrs	r3, r1
 8001f80:	e670      	b.n	8001c64 <__aeabi_dsub+0x384>
 8001f82:	08c0      	lsrs	r0, r0, #3
 8001f84:	077b      	lsls	r3, r7, #29
 8001f86:	4303      	orrs	r3, r0
 8001f88:	08fa      	lsrs	r2, r7, #3
 8001f8a:	e640      	b.n	8001c0e <__aeabi_dsub+0x32e>
 8001f8c:	464c      	mov	r4, r9
 8001f8e:	3920      	subs	r1, #32
 8001f90:	40cc      	lsrs	r4, r1
 8001f92:	4661      	mov	r1, ip
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d006      	beq.n	8001fa6 <__aeabi_dsub+0x6c6>
 8001f98:	4666      	mov	r6, ip
 8001f9a:	2140      	movs	r1, #64	; 0x40
 8001f9c:	1b89      	subs	r1, r1, r6
 8001f9e:	464e      	mov	r6, r9
 8001fa0:	408e      	lsls	r6, r1
 8001fa2:	4333      	orrs	r3, r6
 8001fa4:	4698      	mov	r8, r3
 8001fa6:	4643      	mov	r3, r8
 8001fa8:	1e59      	subs	r1, r3, #1
 8001faa:	418b      	sbcs	r3, r1
 8001fac:	431c      	orrs	r4, r3
 8001fae:	e5d8      	b.n	8001b62 <__aeabi_dsub+0x282>
 8001fb0:	181c      	adds	r4, r3, r0
 8001fb2:	4284      	cmp	r4, r0
 8001fb4:	4180      	sbcs	r0, r0
 8001fb6:	444f      	add	r7, r9
 8001fb8:	46ba      	mov	sl, r7
 8001fba:	4240      	negs	r0, r0
 8001fbc:	4482      	add	sl, r0
 8001fbe:	e6d9      	b.n	8001d74 <__aeabi_dsub+0x494>
 8001fc0:	4653      	mov	r3, sl
 8001fc2:	4323      	orrs	r3, r4
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x6e8>
 8001fc6:	e6cb      	b.n	8001d60 <__aeabi_dsub+0x480>
 8001fc8:	e614      	b.n	8001bf4 <__aeabi_dsub+0x314>
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	000007ff 	.word	0x000007ff
 8001fd0:	ff7fffff 	.word	0xff7fffff
 8001fd4:	000007fe 	.word	0x000007fe
 8001fd8:	2300      	movs	r3, #0
 8001fda:	4a01      	ldr	r2, [pc, #4]	; (8001fe0 <__aeabi_dsub+0x700>)
 8001fdc:	001c      	movs	r4, r3
 8001fde:	e529      	b.n	8001a34 <__aeabi_dsub+0x154>
 8001fe0:	000007ff 	.word	0x000007ff

08001fe4 <__aeabi_dcmpun>:
 8001fe4:	b570      	push	{r4, r5, r6, lr}
 8001fe6:	0005      	movs	r5, r0
 8001fe8:	480c      	ldr	r0, [pc, #48]	; (800201c <__aeabi_dcmpun+0x38>)
 8001fea:	031c      	lsls	r4, r3, #12
 8001fec:	0016      	movs	r6, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	030a      	lsls	r2, r1, #12
 8001ff2:	0049      	lsls	r1, r1, #1
 8001ff4:	0b12      	lsrs	r2, r2, #12
 8001ff6:	0d49      	lsrs	r1, r1, #21
 8001ff8:	0b24      	lsrs	r4, r4, #12
 8001ffa:	0d5b      	lsrs	r3, r3, #21
 8001ffc:	4281      	cmp	r1, r0
 8001ffe:	d008      	beq.n	8002012 <__aeabi_dcmpun+0x2e>
 8002000:	4a06      	ldr	r2, [pc, #24]	; (800201c <__aeabi_dcmpun+0x38>)
 8002002:	2000      	movs	r0, #0
 8002004:	4293      	cmp	r3, r2
 8002006:	d103      	bne.n	8002010 <__aeabi_dcmpun+0x2c>
 8002008:	0020      	movs	r0, r4
 800200a:	4330      	orrs	r0, r6
 800200c:	1e43      	subs	r3, r0, #1
 800200e:	4198      	sbcs	r0, r3
 8002010:	bd70      	pop	{r4, r5, r6, pc}
 8002012:	2001      	movs	r0, #1
 8002014:	432a      	orrs	r2, r5
 8002016:	d1fb      	bne.n	8002010 <__aeabi_dcmpun+0x2c>
 8002018:	e7f2      	b.n	8002000 <__aeabi_dcmpun+0x1c>
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	000007ff 	.word	0x000007ff

08002020 <__aeabi_d2iz>:
 8002020:	000a      	movs	r2, r1
 8002022:	b530      	push	{r4, r5, lr}
 8002024:	4c13      	ldr	r4, [pc, #76]	; (8002074 <__aeabi_d2iz+0x54>)
 8002026:	0053      	lsls	r3, r2, #1
 8002028:	0309      	lsls	r1, r1, #12
 800202a:	0005      	movs	r5, r0
 800202c:	0b09      	lsrs	r1, r1, #12
 800202e:	2000      	movs	r0, #0
 8002030:	0d5b      	lsrs	r3, r3, #21
 8002032:	0fd2      	lsrs	r2, r2, #31
 8002034:	42a3      	cmp	r3, r4
 8002036:	dd04      	ble.n	8002042 <__aeabi_d2iz+0x22>
 8002038:	480f      	ldr	r0, [pc, #60]	; (8002078 <__aeabi_d2iz+0x58>)
 800203a:	4283      	cmp	r3, r0
 800203c:	dd02      	ble.n	8002044 <__aeabi_d2iz+0x24>
 800203e:	4b0f      	ldr	r3, [pc, #60]	; (800207c <__aeabi_d2iz+0x5c>)
 8002040:	18d0      	adds	r0, r2, r3
 8002042:	bd30      	pop	{r4, r5, pc}
 8002044:	2080      	movs	r0, #128	; 0x80
 8002046:	0340      	lsls	r0, r0, #13
 8002048:	4301      	orrs	r1, r0
 800204a:	480d      	ldr	r0, [pc, #52]	; (8002080 <__aeabi_d2iz+0x60>)
 800204c:	1ac0      	subs	r0, r0, r3
 800204e:	281f      	cmp	r0, #31
 8002050:	dd08      	ble.n	8002064 <__aeabi_d2iz+0x44>
 8002052:	480c      	ldr	r0, [pc, #48]	; (8002084 <__aeabi_d2iz+0x64>)
 8002054:	1ac3      	subs	r3, r0, r3
 8002056:	40d9      	lsrs	r1, r3
 8002058:	000b      	movs	r3, r1
 800205a:	4258      	negs	r0, r3
 800205c:	2a00      	cmp	r2, #0
 800205e:	d1f0      	bne.n	8002042 <__aeabi_d2iz+0x22>
 8002060:	0018      	movs	r0, r3
 8002062:	e7ee      	b.n	8002042 <__aeabi_d2iz+0x22>
 8002064:	4c08      	ldr	r4, [pc, #32]	; (8002088 <__aeabi_d2iz+0x68>)
 8002066:	40c5      	lsrs	r5, r0
 8002068:	46a4      	mov	ip, r4
 800206a:	4463      	add	r3, ip
 800206c:	4099      	lsls	r1, r3
 800206e:	000b      	movs	r3, r1
 8002070:	432b      	orrs	r3, r5
 8002072:	e7f2      	b.n	800205a <__aeabi_d2iz+0x3a>
 8002074:	000003fe 	.word	0x000003fe
 8002078:	0000041d 	.word	0x0000041d
 800207c:	7fffffff 	.word	0x7fffffff
 8002080:	00000433 	.word	0x00000433
 8002084:	00000413 	.word	0x00000413
 8002088:	fffffbed 	.word	0xfffffbed

0800208c <__aeabi_i2d>:
 800208c:	b570      	push	{r4, r5, r6, lr}
 800208e:	2800      	cmp	r0, #0
 8002090:	d016      	beq.n	80020c0 <__aeabi_i2d+0x34>
 8002092:	17c3      	asrs	r3, r0, #31
 8002094:	18c5      	adds	r5, r0, r3
 8002096:	405d      	eors	r5, r3
 8002098:	0fc4      	lsrs	r4, r0, #31
 800209a:	0028      	movs	r0, r5
 800209c:	f000 f84c 	bl	8002138 <__clzsi2>
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <__aeabi_i2d+0x5c>)
 80020a2:	1a1b      	subs	r3, r3, r0
 80020a4:	280a      	cmp	r0, #10
 80020a6:	dc16      	bgt.n	80020d6 <__aeabi_i2d+0x4a>
 80020a8:	0002      	movs	r2, r0
 80020aa:	002e      	movs	r6, r5
 80020ac:	3215      	adds	r2, #21
 80020ae:	4096      	lsls	r6, r2
 80020b0:	220b      	movs	r2, #11
 80020b2:	1a12      	subs	r2, r2, r0
 80020b4:	40d5      	lsrs	r5, r2
 80020b6:	055b      	lsls	r3, r3, #21
 80020b8:	032d      	lsls	r5, r5, #12
 80020ba:	0b2d      	lsrs	r5, r5, #12
 80020bc:	0d5b      	lsrs	r3, r3, #21
 80020be:	e003      	b.n	80020c8 <__aeabi_i2d+0x3c>
 80020c0:	2400      	movs	r4, #0
 80020c2:	2300      	movs	r3, #0
 80020c4:	2500      	movs	r5, #0
 80020c6:	2600      	movs	r6, #0
 80020c8:	051b      	lsls	r3, r3, #20
 80020ca:	432b      	orrs	r3, r5
 80020cc:	07e4      	lsls	r4, r4, #31
 80020ce:	4323      	orrs	r3, r4
 80020d0:	0030      	movs	r0, r6
 80020d2:	0019      	movs	r1, r3
 80020d4:	bd70      	pop	{r4, r5, r6, pc}
 80020d6:	380b      	subs	r0, #11
 80020d8:	4085      	lsls	r5, r0
 80020da:	055b      	lsls	r3, r3, #21
 80020dc:	032d      	lsls	r5, r5, #12
 80020de:	2600      	movs	r6, #0
 80020e0:	0b2d      	lsrs	r5, r5, #12
 80020e2:	0d5b      	lsrs	r3, r3, #21
 80020e4:	e7f0      	b.n	80020c8 <__aeabi_i2d+0x3c>
 80020e6:	46c0      	nop			; (mov r8, r8)
 80020e8:	0000041e 	.word	0x0000041e

080020ec <__aeabi_ui2d>:
 80020ec:	b510      	push	{r4, lr}
 80020ee:	1e04      	subs	r4, r0, #0
 80020f0:	d010      	beq.n	8002114 <__aeabi_ui2d+0x28>
 80020f2:	f000 f821 	bl	8002138 <__clzsi2>
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <__aeabi_ui2d+0x48>)
 80020f8:	1a1b      	subs	r3, r3, r0
 80020fa:	280a      	cmp	r0, #10
 80020fc:	dc11      	bgt.n	8002122 <__aeabi_ui2d+0x36>
 80020fe:	220b      	movs	r2, #11
 8002100:	0021      	movs	r1, r4
 8002102:	1a12      	subs	r2, r2, r0
 8002104:	40d1      	lsrs	r1, r2
 8002106:	3015      	adds	r0, #21
 8002108:	030a      	lsls	r2, r1, #12
 800210a:	055b      	lsls	r3, r3, #21
 800210c:	4084      	lsls	r4, r0
 800210e:	0b12      	lsrs	r2, r2, #12
 8002110:	0d5b      	lsrs	r3, r3, #21
 8002112:	e001      	b.n	8002118 <__aeabi_ui2d+0x2c>
 8002114:	2300      	movs	r3, #0
 8002116:	2200      	movs	r2, #0
 8002118:	051b      	lsls	r3, r3, #20
 800211a:	4313      	orrs	r3, r2
 800211c:	0020      	movs	r0, r4
 800211e:	0019      	movs	r1, r3
 8002120:	bd10      	pop	{r4, pc}
 8002122:	0022      	movs	r2, r4
 8002124:	380b      	subs	r0, #11
 8002126:	4082      	lsls	r2, r0
 8002128:	055b      	lsls	r3, r3, #21
 800212a:	0312      	lsls	r2, r2, #12
 800212c:	2400      	movs	r4, #0
 800212e:	0b12      	lsrs	r2, r2, #12
 8002130:	0d5b      	lsrs	r3, r3, #21
 8002132:	e7f1      	b.n	8002118 <__aeabi_ui2d+0x2c>
 8002134:	0000041e 	.word	0x0000041e

08002138 <__clzsi2>:
 8002138:	211c      	movs	r1, #28
 800213a:	2301      	movs	r3, #1
 800213c:	041b      	lsls	r3, r3, #16
 800213e:	4298      	cmp	r0, r3
 8002140:	d301      	bcc.n	8002146 <__clzsi2+0xe>
 8002142:	0c00      	lsrs	r0, r0, #16
 8002144:	3910      	subs	r1, #16
 8002146:	0a1b      	lsrs	r3, r3, #8
 8002148:	4298      	cmp	r0, r3
 800214a:	d301      	bcc.n	8002150 <__clzsi2+0x18>
 800214c:	0a00      	lsrs	r0, r0, #8
 800214e:	3908      	subs	r1, #8
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	4298      	cmp	r0, r3
 8002154:	d301      	bcc.n	800215a <__clzsi2+0x22>
 8002156:	0900      	lsrs	r0, r0, #4
 8002158:	3904      	subs	r1, #4
 800215a:	a202      	add	r2, pc, #8	; (adr r2, 8002164 <__clzsi2+0x2c>)
 800215c:	5c10      	ldrb	r0, [r2, r0]
 800215e:	1840      	adds	r0, r0, r1
 8002160:	4770      	bx	lr
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	02020304 	.word	0x02020304
 8002168:	01010101 	.word	0x01010101
	...

08002174 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800217c:	2301      	movs	r3, #1
 800217e:	425b      	negs	r3, r3
 8002180:	1d39      	adds	r1, r7, #4
 8002182:	4804      	ldr	r0, [pc, #16]	; (8002194 <__io_putchar+0x20>)
 8002184:	2201      	movs	r2, #1
 8002186:	f001 fc59 	bl	8003a3c <HAL_UART_Transmit>
  return ch;
 800218a:	687b      	ldr	r3, [r7, #4]
}
 800218c:	0018      	movs	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	b002      	add	sp, #8
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000254 	.word	0x20000254

08002198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800219e:	f000 fb31 	bl	8002804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021a2:	f000 f821 	bl	80021e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021a6:	f000 f8e5 	bl	8002374 <MX_GPIO_Init>
  MX_SPI1_Init();
 80021aa:	f000 f875 	bl	8002298 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80021ae:	f000 f8b1 	bl	8002314 <MX_USART1_UART_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  static int i =0;
	  i++;
 80021b2:	4b0b      	ldr	r3, [pc, #44]	; (80021e0 <main+0x48>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	4b09      	ldr	r3, [pc, #36]	; (80021e0 <main+0x48>)
 80021ba:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80021bc:	2390      	movs	r3, #144	; 0x90
 80021be:	05db      	lsls	r3, r3, #23
 80021c0:	2120      	movs	r1, #32
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 fde7 	bl	8002d96 <HAL_GPIO_TogglePin>
	  printf("index = %d\n",i);
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <main+0x48>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <main+0x4c>)
 80021ce:	0011      	movs	r1, r2
 80021d0:	0018      	movs	r0, r3
 80021d2:	f002 fd7f 	bl	8004cd4 <iprintf>
	  HAL_Delay(100);
 80021d6:	2064      	movs	r0, #100	; 0x64
 80021d8:	f000 fb78 	bl	80028cc <HAL_Delay>
  {
 80021dc:	e7e9      	b.n	80021b2 <main+0x1a>
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	200002dc 	.word	0x200002dc
 80021e4:	08006d70 	.word	0x08006d70

080021e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021e8:	b590      	push	{r4, r7, lr}
 80021ea:	b095      	sub	sp, #84	; 0x54
 80021ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ee:	2420      	movs	r4, #32
 80021f0:	193b      	adds	r3, r7, r4
 80021f2:	0018      	movs	r0, r3
 80021f4:	2330      	movs	r3, #48	; 0x30
 80021f6:	001a      	movs	r2, r3
 80021f8:	2100      	movs	r1, #0
 80021fa:	f002 fdc7 	bl	8004d8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021fe:	2310      	movs	r3, #16
 8002200:	18fb      	adds	r3, r7, r3
 8002202:	0018      	movs	r0, r3
 8002204:	2310      	movs	r3, #16
 8002206:	001a      	movs	r2, r3
 8002208:	2100      	movs	r1, #0
 800220a:	f002 fdbf 	bl	8004d8c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800220e:	003b      	movs	r3, r7
 8002210:	0018      	movs	r0, r3
 8002212:	2310      	movs	r3, #16
 8002214:	001a      	movs	r2, r3
 8002216:	2100      	movs	r1, #0
 8002218:	f002 fdb8 	bl	8004d8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800221c:	0021      	movs	r1, r4
 800221e:	187b      	adds	r3, r7, r1
 8002220:	2202      	movs	r2, #2
 8002222:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002224:	187b      	adds	r3, r7, r1
 8002226:	2201      	movs	r2, #1
 8002228:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800222a:	187b      	adds	r3, r7, r1
 800222c:	2210      	movs	r2, #16
 800222e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002230:	187b      	adds	r3, r7, r1
 8002232:	2200      	movs	r2, #0
 8002234:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002236:	187b      	adds	r3, r7, r1
 8002238:	0018      	movs	r0, r3
 800223a:	f000 fdc7 	bl	8002dcc <HAL_RCC_OscConfig>
 800223e:	1e03      	subs	r3, r0, #0
 8002240:	d001      	beq.n	8002246 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002242:	f000 f8f1 	bl	8002428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002246:	2110      	movs	r1, #16
 8002248:	187b      	adds	r3, r7, r1
 800224a:	2207      	movs	r2, #7
 800224c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800224e:	187b      	adds	r3, r7, r1
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002254:	187b      	adds	r3, r7, r1
 8002256:	2200      	movs	r2, #0
 8002258:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800225a:	187b      	adds	r3, r7, r1
 800225c:	2200      	movs	r2, #0
 800225e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002260:	187b      	adds	r3, r7, r1
 8002262:	2100      	movs	r1, #0
 8002264:	0018      	movs	r0, r3
 8002266:	f001 f8cb 	bl	8003400 <HAL_RCC_ClockConfig>
 800226a:	1e03      	subs	r3, r0, #0
 800226c:	d001      	beq.n	8002272 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800226e:	f000 f8db 	bl	8002428 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002272:	003b      	movs	r3, r7
 8002274:	2201      	movs	r2, #1
 8002276:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002278:	003b      	movs	r3, r7
 800227a:	2200      	movs	r2, #0
 800227c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800227e:	003b      	movs	r3, r7
 8002280:	0018      	movs	r0, r3
 8002282:	f001 fa01 	bl	8003688 <HAL_RCCEx_PeriphCLKConfig>
 8002286:	1e03      	subs	r3, r0, #0
 8002288:	d001      	beq.n	800228e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800228a:	f000 f8cd 	bl	8002428 <Error_Handler>
  }
}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	46bd      	mov	sp, r7
 8002292:	b015      	add	sp, #84	; 0x54
 8002294:	bd90      	pop	{r4, r7, pc}
	...

08002298 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800229c:	4b1b      	ldr	r3, [pc, #108]	; (800230c <MX_SPI1_Init+0x74>)
 800229e:	4a1c      	ldr	r2, [pc, #112]	; (8002310 <MX_SPI1_Init+0x78>)
 80022a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80022a2:	4b1a      	ldr	r3, [pc, #104]	; (800230c <MX_SPI1_Init+0x74>)
 80022a4:	2282      	movs	r2, #130	; 0x82
 80022a6:	0052      	lsls	r2, r2, #1
 80022a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80022aa:	4b18      	ldr	r3, [pc, #96]	; (800230c <MX_SPI1_Init+0x74>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80022b0:	4b16      	ldr	r3, [pc, #88]	; (800230c <MX_SPI1_Init+0x74>)
 80022b2:	22c0      	movs	r2, #192	; 0xc0
 80022b4:	0092      	lsls	r2, r2, #2
 80022b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022b8:	4b14      	ldr	r3, [pc, #80]	; (800230c <MX_SPI1_Init+0x74>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022be:	4b13      	ldr	r3, [pc, #76]	; (800230c <MX_SPI1_Init+0x74>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022c4:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_SPI1_Init+0x74>)
 80022c6:	2280      	movs	r2, #128	; 0x80
 80022c8:	0092      	lsls	r2, r2, #2
 80022ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <MX_SPI1_Init+0x74>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022d2:	4b0e      	ldr	r3, [pc, #56]	; (800230c <MX_SPI1_Init+0x74>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <MX_SPI1_Init+0x74>)
 80022da:	2200      	movs	r2, #0
 80022dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022de:	4b0b      	ldr	r3, [pc, #44]	; (800230c <MX_SPI1_Init+0x74>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80022e4:	4b09      	ldr	r3, [pc, #36]	; (800230c <MX_SPI1_Init+0x74>)
 80022e6:	2207      	movs	r2, #7
 80022e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <MX_SPI1_Init+0x74>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80022f0:	4b06      	ldr	r3, [pc, #24]	; (800230c <MX_SPI1_Init+0x74>)
 80022f2:	2208      	movs	r2, #8
 80022f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022f6:	4b05      	ldr	r3, [pc, #20]	; (800230c <MX_SPI1_Init+0x74>)
 80022f8:	0018      	movs	r0, r3
 80022fa:	f001 fa93 	bl	8003824 <HAL_SPI_Init>
 80022fe:	1e03      	subs	r3, r0, #0
 8002300:	d001      	beq.n	8002306 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002302:	f000 f891 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002306:	46c0      	nop			; (mov r8, r8)
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	200001f0 	.word	0x200001f0
 8002310:	40013000 	.word	0x40013000

08002314 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002318:	4b14      	ldr	r3, [pc, #80]	; (800236c <MX_USART1_UART_Init+0x58>)
 800231a:	4a15      	ldr	r2, [pc, #84]	; (8002370 <MX_USART1_UART_Init+0x5c>)
 800231c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800231e:	4b13      	ldr	r3, [pc, #76]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002320:	22e1      	movs	r2, #225	; 0xe1
 8002322:	0252      	lsls	r2, r2, #9
 8002324:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002326:	4b11      	ldr	r3, [pc, #68]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002328:	2200      	movs	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800232c:	4b0f      	ldr	r3, [pc, #60]	; (800236c <MX_USART1_UART_Init+0x58>)
 800232e:	2200      	movs	r2, #0
 8002330:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002332:	4b0e      	ldr	r3, [pc, #56]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002334:	2200      	movs	r2, #0
 8002336:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <MX_USART1_UART_Init+0x58>)
 800233a:	220c      	movs	r2, #12
 800233c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800233e:	4b0b      	ldr	r3, [pc, #44]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002340:	2200      	movs	r2, #0
 8002342:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002346:	2200      	movs	r2, #0
 8002348:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800234a:	4b08      	ldr	r3, [pc, #32]	; (800236c <MX_USART1_UART_Init+0x58>)
 800234c:	2200      	movs	r2, #0
 800234e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002350:	4b06      	ldr	r3, [pc, #24]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002352:	2200      	movs	r2, #0
 8002354:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <MX_USART1_UART_Init+0x58>)
 8002358:	0018      	movs	r0, r3
 800235a:	f001 fb1b 	bl	8003994 <HAL_UART_Init>
 800235e:	1e03      	subs	r3, r0, #0
 8002360:	d001      	beq.n	8002366 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002362:	f000 f861 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000254 	.word	0x20000254
 8002370:	40013800 	.word	0x40013800

08002374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002374:	b590      	push	{r4, r7, lr}
 8002376:	b089      	sub	sp, #36	; 0x24
 8002378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237a:	240c      	movs	r4, #12
 800237c:	193b      	adds	r3, r7, r4
 800237e:	0018      	movs	r0, r3
 8002380:	2314      	movs	r3, #20
 8002382:	001a      	movs	r2, r3
 8002384:	2100      	movs	r1, #0
 8002386:	f002 fd01 	bl	8004d8c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800238a:	4b26      	ldr	r3, [pc, #152]	; (8002424 <MX_GPIO_Init+0xb0>)
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	4b25      	ldr	r3, [pc, #148]	; (8002424 <MX_GPIO_Init+0xb0>)
 8002390:	2180      	movs	r1, #128	; 0x80
 8002392:	0289      	lsls	r1, r1, #10
 8002394:	430a      	orrs	r2, r1
 8002396:	615a      	str	r2, [r3, #20]
 8002398:	4b22      	ldr	r3, [pc, #136]	; (8002424 <MX_GPIO_Init+0xb0>)
 800239a:	695a      	ldr	r2, [r3, #20]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	029b      	lsls	r3, r3, #10
 80023a0:	4013      	ands	r3, r2
 80023a2:	60bb      	str	r3, [r7, #8]
 80023a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	4b1f      	ldr	r3, [pc, #124]	; (8002424 <MX_GPIO_Init+0xb0>)
 80023a8:	695a      	ldr	r2, [r3, #20]
 80023aa:	4b1e      	ldr	r3, [pc, #120]	; (8002424 <MX_GPIO_Init+0xb0>)
 80023ac:	2180      	movs	r1, #128	; 0x80
 80023ae:	02c9      	lsls	r1, r1, #11
 80023b0:	430a      	orrs	r2, r1
 80023b2:	615a      	str	r2, [r3, #20]
 80023b4:	4b1b      	ldr	r3, [pc, #108]	; (8002424 <MX_GPIO_Init+0xb0>)
 80023b6:	695a      	ldr	r2, [r3, #20]
 80023b8:	2380      	movs	r3, #128	; 0x80
 80023ba:	02db      	lsls	r3, r3, #11
 80023bc:	4013      	ands	r3, r2
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, W_led_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 80023c2:	2390      	movs	r3, #144	; 0x90
 80023c4:	05db      	lsls	r3, r3, #23
 80023c6:	2200      	movs	r2, #0
 80023c8:	2124      	movs	r1, #36	; 0x24
 80023ca:	0018      	movs	r0, r3
 80023cc:	f000 fcc6 	bl	8002d5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : limit_max_Pin limit_min_Pin int_Pin */
  GPIO_InitStruct.Pin = limit_max_Pin|limit_min_Pin|int_Pin;
 80023d0:	193b      	adds	r3, r7, r4
 80023d2:	2204      	movs	r2, #4
 80023d4:	32ff      	adds	r2, #255	; 0xff
 80023d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d8:	193b      	adds	r3, r7, r4
 80023da:	2200      	movs	r2, #0
 80023dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023de:	193b      	adds	r3, r7, r4
 80023e0:	2200      	movs	r2, #0
 80023e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	193a      	adds	r2, r7, r4
 80023e6:	2390      	movs	r3, #144	; 0x90
 80023e8:	05db      	lsls	r3, r3, #23
 80023ea:	0011      	movs	r1, r2
 80023ec:	0018      	movs	r0, r3
 80023ee:	f000 fb45 	bl	8002a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : W_led_Pin PA5 */
  GPIO_InitStruct.Pin = W_led_Pin|GPIO_PIN_5;
 80023f2:	0021      	movs	r1, r4
 80023f4:	187b      	adds	r3, r7, r1
 80023f6:	2224      	movs	r2, #36	; 0x24
 80023f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fa:	187b      	adds	r3, r7, r1
 80023fc:	2201      	movs	r2, #1
 80023fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	187b      	adds	r3, r7, r1
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	187b      	adds	r3, r7, r1
 8002408:	2200      	movs	r2, #0
 800240a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240c:	187a      	adds	r2, r7, r1
 800240e:	2390      	movs	r3, #144	; 0x90
 8002410:	05db      	lsls	r3, r3, #23
 8002412:	0011      	movs	r1, r2
 8002414:	0018      	movs	r0, r3
 8002416:	f000 fb31 	bl	8002a7c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	46bd      	mov	sp, r7
 800241e:	b009      	add	sp, #36	; 0x24
 8002420:	bd90      	pop	{r4, r7, pc}
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	40021000 	.word	0x40021000

08002428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800242c:	b672      	cpsid	i
}
 800242e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002430:	e7fe      	b.n	8002430 <Error_Handler+0x8>
	...

08002434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <HAL_MspInit+0x44>)
 800243c:	699a      	ldr	r2, [r3, #24]
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <HAL_MspInit+0x44>)
 8002440:	2101      	movs	r1, #1
 8002442:	430a      	orrs	r2, r1
 8002444:	619a      	str	r2, [r3, #24]
 8002446:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <HAL_MspInit+0x44>)
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	2201      	movs	r2, #1
 800244c:	4013      	ands	r3, r2
 800244e:	607b      	str	r3, [r7, #4]
 8002450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <HAL_MspInit+0x44>)
 8002454:	69da      	ldr	r2, [r3, #28]
 8002456:	4b08      	ldr	r3, [pc, #32]	; (8002478 <HAL_MspInit+0x44>)
 8002458:	2180      	movs	r1, #128	; 0x80
 800245a:	0549      	lsls	r1, r1, #21
 800245c:	430a      	orrs	r2, r1
 800245e:	61da      	str	r2, [r3, #28]
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <HAL_MspInit+0x44>)
 8002462:	69da      	ldr	r2, [r3, #28]
 8002464:	2380      	movs	r3, #128	; 0x80
 8002466:	055b      	lsls	r3, r3, #21
 8002468:	4013      	ands	r3, r2
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	46bd      	mov	sp, r7
 8002472:	b002      	add	sp, #8
 8002474:	bd80      	pop	{r7, pc}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	40021000 	.word	0x40021000

0800247c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b08b      	sub	sp, #44	; 0x2c
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002484:	2414      	movs	r4, #20
 8002486:	193b      	adds	r3, r7, r4
 8002488:	0018      	movs	r0, r3
 800248a:	2314      	movs	r3, #20
 800248c:	001a      	movs	r2, r3
 800248e:	2100      	movs	r1, #0
 8002490:	f002 fc7c 	bl	8004d8c <memset>
  if(hspi->Instance==SPI1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a2e      	ldr	r2, [pc, #184]	; (8002554 <HAL_SPI_MspInit+0xd8>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d155      	bne.n	800254a <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800249e:	4b2e      	ldr	r3, [pc, #184]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024a0:	699a      	ldr	r2, [r3, #24]
 80024a2:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024a4:	2180      	movs	r1, #128	; 0x80
 80024a6:	0149      	lsls	r1, r1, #5
 80024a8:	430a      	orrs	r2, r1
 80024aa:	619a      	str	r2, [r3, #24]
 80024ac:	4b2a      	ldr	r3, [pc, #168]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024ae:	699a      	ldr	r2, [r3, #24]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	015b      	lsls	r3, r3, #5
 80024b4:	4013      	ands	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ba:	4b27      	ldr	r3, [pc, #156]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	4b26      	ldr	r3, [pc, #152]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024c0:	2180      	movs	r1, #128	; 0x80
 80024c2:	0289      	lsls	r1, r1, #10
 80024c4:	430a      	orrs	r2, r1
 80024c6:	615a      	str	r2, [r3, #20]
 80024c8:	4b23      	ldr	r3, [pc, #140]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	029b      	lsls	r3, r3, #10
 80024d0:	4013      	ands	r3, r2
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d6:	4b20      	ldr	r3, [pc, #128]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	4b1f      	ldr	r3, [pc, #124]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024dc:	2180      	movs	r1, #128	; 0x80
 80024de:	02c9      	lsls	r1, r1, #11
 80024e0:	430a      	orrs	r2, r1
 80024e2:	615a      	str	r2, [r3, #20]
 80024e4:	4b1c      	ldr	r3, [pc, #112]	; (8002558 <HAL_SPI_MspInit+0xdc>)
 80024e6:	695a      	ldr	r2, [r3, #20]
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	02db      	lsls	r3, r3, #11
 80024ec:	4013      	ands	r3, r2
 80024ee:	60bb      	str	r3, [r7, #8]
 80024f0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024f2:	193b      	adds	r3, r7, r4
 80024f4:	22c0      	movs	r2, #192	; 0xc0
 80024f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	193b      	adds	r3, r7, r4
 80024fa:	2202      	movs	r2, #2
 80024fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	193b      	adds	r3, r7, r4
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002504:	193b      	adds	r3, r7, r4
 8002506:	2203      	movs	r2, #3
 8002508:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800250a:	193b      	adds	r3, r7, r4
 800250c:	2200      	movs	r2, #0
 800250e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	193a      	adds	r2, r7, r4
 8002512:	2390      	movs	r3, #144	; 0x90
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	0011      	movs	r1, r2
 8002518:	0018      	movs	r0, r3
 800251a:	f000 faaf 	bl	8002a7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800251e:	0021      	movs	r1, r4
 8002520:	187b      	adds	r3, r7, r1
 8002522:	2208      	movs	r2, #8
 8002524:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	187b      	adds	r3, r7, r1
 8002528:	2202      	movs	r2, #2
 800252a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	187b      	adds	r3, r7, r1
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002532:	187b      	adds	r3, r7, r1
 8002534:	2203      	movs	r2, #3
 8002536:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002538:	187b      	adds	r3, r7, r1
 800253a:	2200      	movs	r2, #0
 800253c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253e:	187b      	adds	r3, r7, r1
 8002540:	4a06      	ldr	r2, [pc, #24]	; (800255c <HAL_SPI_MspInit+0xe0>)
 8002542:	0019      	movs	r1, r3
 8002544:	0010      	movs	r0, r2
 8002546:	f000 fa99 	bl	8002a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	46bd      	mov	sp, r7
 800254e:	b00b      	add	sp, #44	; 0x2c
 8002550:	bd90      	pop	{r4, r7, pc}
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	40013000 	.word	0x40013000
 8002558:	40021000 	.word	0x40021000
 800255c:	48000400 	.word	0x48000400

08002560 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002560:	b590      	push	{r4, r7, lr}
 8002562:	b08b      	sub	sp, #44	; 0x2c
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002568:	2414      	movs	r4, #20
 800256a:	193b      	adds	r3, r7, r4
 800256c:	0018      	movs	r0, r3
 800256e:	2314      	movs	r3, #20
 8002570:	001a      	movs	r2, r3
 8002572:	2100      	movs	r1, #0
 8002574:	f002 fc0a 	bl	8004d8c <memset>
  if(huart->Instance==USART1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <HAL_UART_MspInit+0x94>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d133      	bne.n	80025ea <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <HAL_UART_MspInit+0x98>)
 8002584:	699a      	ldr	r2, [r3, #24]
 8002586:	4b1c      	ldr	r3, [pc, #112]	; (80025f8 <HAL_UART_MspInit+0x98>)
 8002588:	2180      	movs	r1, #128	; 0x80
 800258a:	01c9      	lsls	r1, r1, #7
 800258c:	430a      	orrs	r2, r1
 800258e:	619a      	str	r2, [r3, #24]
 8002590:	4b19      	ldr	r3, [pc, #100]	; (80025f8 <HAL_UART_MspInit+0x98>)
 8002592:	699a      	ldr	r2, [r3, #24]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	01db      	lsls	r3, r3, #7
 8002598:	4013      	ands	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
 800259c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800259e:	4b16      	ldr	r3, [pc, #88]	; (80025f8 <HAL_UART_MspInit+0x98>)
 80025a0:	695a      	ldr	r2, [r3, #20]
 80025a2:	4b15      	ldr	r3, [pc, #84]	; (80025f8 <HAL_UART_MspInit+0x98>)
 80025a4:	2180      	movs	r1, #128	; 0x80
 80025a6:	0289      	lsls	r1, r1, #10
 80025a8:	430a      	orrs	r2, r1
 80025aa:	615a      	str	r2, [r3, #20]
 80025ac:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_UART_MspInit+0x98>)
 80025ae:	695a      	ldr	r2, [r3, #20]
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	029b      	lsls	r3, r3, #10
 80025b4:	4013      	ands	r3, r2
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80025ba:	193b      	adds	r3, r7, r4
 80025bc:	22c0      	movs	r2, #192	; 0xc0
 80025be:	00d2      	lsls	r2, r2, #3
 80025c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c2:	0021      	movs	r1, r4
 80025c4:	187b      	adds	r3, r7, r1
 80025c6:	2202      	movs	r2, #2
 80025c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ca:	187b      	adds	r3, r7, r1
 80025cc:	2200      	movs	r2, #0
 80025ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025d0:	187b      	adds	r3, r7, r1
 80025d2:	2203      	movs	r2, #3
 80025d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80025d6:	187b      	adds	r3, r7, r1
 80025d8:	2201      	movs	r2, #1
 80025da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025dc:	187a      	adds	r2, r7, r1
 80025de:	2390      	movs	r3, #144	; 0x90
 80025e0:	05db      	lsls	r3, r3, #23
 80025e2:	0011      	movs	r1, r2
 80025e4:	0018      	movs	r0, r3
 80025e6:	f000 fa49 	bl	8002a7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b00b      	add	sp, #44	; 0x2c
 80025f0:	bd90      	pop	{r4, r7, pc}
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	40013800 	.word	0x40013800
 80025f8:	40021000 	.word	0x40021000

080025fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002600:	e7fe      	b.n	8002600 <NMI_Handler+0x4>

08002602 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002606:	e7fe      	b.n	8002606 <HardFault_Handler+0x4>

08002608 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800260c:	46c0      	nop			; (mov r8, r8)
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002616:	46c0      	nop			; (mov r8, r8)
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}

0800261c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002620:	f000 f938 	bl	8002894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	af00      	add	r7, sp, #0
  return 1;
 800262e:	2301      	movs	r3, #1
}
 8002630:	0018      	movs	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <_kill>:

int _kill(int pid, int sig)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002640:	f002 fbfe 	bl	8004e40 <__errno>
 8002644:	0003      	movs	r3, r0
 8002646:	2216      	movs	r2, #22
 8002648:	601a      	str	r2, [r3, #0]
  return -1;
 800264a:	2301      	movs	r3, #1
 800264c:	425b      	negs	r3, r3
}
 800264e:	0018      	movs	r0, r3
 8002650:	46bd      	mov	sp, r7
 8002652:	b002      	add	sp, #8
 8002654:	bd80      	pop	{r7, pc}

08002656 <_exit>:

void _exit (int status)
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b082      	sub	sp, #8
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800265e:	2301      	movs	r3, #1
 8002660:	425a      	negs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	0011      	movs	r1, r2
 8002666:	0018      	movs	r0, r3
 8002668:	f7ff ffe5 	bl	8002636 <_kill>
  while (1) {}    /* Make sure we hang here */
 800266c:	e7fe      	b.n	800266c <_exit+0x16>

0800266e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	60f8      	str	r0, [r7, #12]
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
 800267e:	e00a      	b.n	8002696 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002680:	e000      	b.n	8002684 <_read+0x16>
 8002682:	bf00      	nop
 8002684:	0001      	movs	r1, r0
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	60ba      	str	r2, [r7, #8]
 800268c:	b2ca      	uxtb	r2, r1
 800268e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	3301      	adds	r3, #1
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	429a      	cmp	r2, r3
 800269c:	dbf0      	blt.n	8002680 <_read+0x12>
  }

  return len;
 800269e:	687b      	ldr	r3, [r7, #4]
}
 80026a0:	0018      	movs	r0, r3
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b006      	add	sp, #24
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]
 80026b8:	e009      	b.n	80026ce <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	1c5a      	adds	r2, r3, #1
 80026be:	60ba      	str	r2, [r7, #8]
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	0018      	movs	r0, r3
 80026c4:	f7ff fd56 	bl	8002174 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	3301      	adds	r3, #1
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	dbf1      	blt.n	80026ba <_write+0x12>
  }
  return len;
 80026d6:	687b      	ldr	r3, [r7, #4]
}
 80026d8:	0018      	movs	r0, r3
 80026da:	46bd      	mov	sp, r7
 80026dc:	b006      	add	sp, #24
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_close>:

int _close(int file)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026e8:	2301      	movs	r3, #1
 80026ea:	425b      	negs	r3, r3
}
 80026ec:	0018      	movs	r0, r3
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2280      	movs	r2, #128	; 0x80
 8002702:	0192      	lsls	r2, r2, #6
 8002704:	605a      	str	r2, [r3, #4]
  return 0;
 8002706:	2300      	movs	r3, #0
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}

08002710 <_isatty>:

int _isatty(int file)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002718:	2301      	movs	r3, #1
}
 800271a:	0018      	movs	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	b002      	add	sp, #8
 8002720:	bd80      	pop	{r7, pc}

08002722 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b084      	sub	sp, #16
 8002726:	af00      	add	r7, sp, #0
 8002728:	60f8      	str	r0, [r7, #12]
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800272e:	2300      	movs	r3, #0
}
 8002730:	0018      	movs	r0, r3
 8002732:	46bd      	mov	sp, r7
 8002734:	b004      	add	sp, #16
 8002736:	bd80      	pop	{r7, pc}

08002738 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002740:	4a14      	ldr	r2, [pc, #80]	; (8002794 <_sbrk+0x5c>)
 8002742:	4b15      	ldr	r3, [pc, #84]	; (8002798 <_sbrk+0x60>)
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800274c:	4b13      	ldr	r3, [pc, #76]	; (800279c <_sbrk+0x64>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d102      	bne.n	800275a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002754:	4b11      	ldr	r3, [pc, #68]	; (800279c <_sbrk+0x64>)
 8002756:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <_sbrk+0x68>)
 8002758:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275a:	4b10      	ldr	r3, [pc, #64]	; (800279c <_sbrk+0x64>)
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	18d3      	adds	r3, r2, r3
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	429a      	cmp	r2, r3
 8002766:	d207      	bcs.n	8002778 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002768:	f002 fb6a 	bl	8004e40 <__errno>
 800276c:	0003      	movs	r3, r0
 800276e:	220c      	movs	r2, #12
 8002770:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002772:	2301      	movs	r3, #1
 8002774:	425b      	negs	r3, r3
 8002776:	e009      	b.n	800278c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002778:	4b08      	ldr	r3, [pc, #32]	; (800279c <_sbrk+0x64>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800277e:	4b07      	ldr	r3, [pc, #28]	; (800279c <_sbrk+0x64>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	18d2      	adds	r2, r2, r3
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <_sbrk+0x64>)
 8002788:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800278a:	68fb      	ldr	r3, [r7, #12]
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b006      	add	sp, #24
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20002000 	.word	0x20002000
 8002798:	00000400 	.word	0x00000400
 800279c:	200002e0 	.word	0x200002e0
 80027a0:	20000438 	.word	0x20000438

080027a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80027a8:	46c0      	nop			; (mov r8, r8)
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
	...

080027b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80027b0:	480d      	ldr	r0, [pc, #52]	; (80027e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80027b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027b4:	f7ff fff6 	bl	80027a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027b8:	480c      	ldr	r0, [pc, #48]	; (80027ec <LoopForever+0x6>)
  ldr r1, =_edata
 80027ba:	490d      	ldr	r1, [pc, #52]	; (80027f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80027bc:	4a0d      	ldr	r2, [pc, #52]	; (80027f4 <LoopForever+0xe>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027c0:	e002      	b.n	80027c8 <LoopCopyDataInit>

080027c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027c6:	3304      	adds	r3, #4

080027c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027cc:	d3f9      	bcc.n	80027c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ce:	4a0a      	ldr	r2, [pc, #40]	; (80027f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027d0:	4c0a      	ldr	r4, [pc, #40]	; (80027fc <LoopForever+0x16>)
  movs r3, #0
 80027d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027d4:	e001      	b.n	80027da <LoopFillZerobss>

080027d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027d8:	3204      	adds	r2, #4

080027da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027dc:	d3fb      	bcc.n	80027d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80027de:	f002 fb35 	bl	8004e4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027e2:	f7ff fcd9 	bl	8002198 <main>

080027e6 <LoopForever>:

LoopForever:
    b LoopForever
 80027e6:	e7fe      	b.n	80027e6 <LoopForever>
  ldr   r0, =_estack
 80027e8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80027ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027f0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80027f4:	0800716c 	.word	0x0800716c
  ldr r2, =_sbss
 80027f8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80027fc:	20000434 	.word	0x20000434

08002800 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002800:	e7fe      	b.n	8002800 <ADC1_IRQHandler>
	...

08002804 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002808:	4b07      	ldr	r3, [pc, #28]	; (8002828 <HAL_Init+0x24>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_Init+0x24>)
 800280e:	2110      	movs	r1, #16
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002814:	2003      	movs	r0, #3
 8002816:	f000 f809 	bl	800282c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800281a:	f7ff fe0b 	bl	8002434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	0018      	movs	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	40022000 	.word	0x40022000

0800282c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002834:	4b14      	ldr	r3, [pc, #80]	; (8002888 <HAL_InitTick+0x5c>)
 8002836:	681c      	ldr	r4, [r3, #0]
 8002838:	4b14      	ldr	r3, [pc, #80]	; (800288c <HAL_InitTick+0x60>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	0019      	movs	r1, r3
 800283e:	23fa      	movs	r3, #250	; 0xfa
 8002840:	0098      	lsls	r0, r3, #2
 8002842:	f7fd fc7d 	bl	8000140 <__udivsi3>
 8002846:	0003      	movs	r3, r0
 8002848:	0019      	movs	r1, r3
 800284a:	0020      	movs	r0, r4
 800284c:	f7fd fc78 	bl	8000140 <__udivsi3>
 8002850:	0003      	movs	r3, r0
 8002852:	0018      	movs	r0, r3
 8002854:	f000 f905 	bl	8002a62 <HAL_SYSTICK_Config>
 8002858:	1e03      	subs	r3, r0, #0
 800285a:	d001      	beq.n	8002860 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e00f      	b.n	8002880 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b03      	cmp	r3, #3
 8002864:	d80b      	bhi.n	800287e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002866:	6879      	ldr	r1, [r7, #4]
 8002868:	2301      	movs	r3, #1
 800286a:	425b      	negs	r3, r3
 800286c:	2200      	movs	r2, #0
 800286e:	0018      	movs	r0, r3
 8002870:	f000 f8e2 	bl	8002a38 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_InitTick+0x64>)
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
 800287c:	e000      	b.n	8002880 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
}
 8002880:	0018      	movs	r0, r3
 8002882:	46bd      	mov	sp, r7
 8002884:	b003      	add	sp, #12
 8002886:	bd90      	pop	{r4, r7, pc}
 8002888:	20000000 	.word	0x20000000
 800288c:	20000008 	.word	0x20000008
 8002890:	20000004 	.word	0x20000004

08002894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <HAL_IncTick+0x1c>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	001a      	movs	r2, r3
 800289e:	4b05      	ldr	r3, [pc, #20]	; (80028b4 <HAL_IncTick+0x20>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	18d2      	adds	r2, r2, r3
 80028a4:	4b03      	ldr	r3, [pc, #12]	; (80028b4 <HAL_IncTick+0x20>)
 80028a6:	601a      	str	r2, [r3, #0]
}
 80028a8:	46c0      	nop			; (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	46c0      	nop			; (mov r8, r8)
 80028b0:	20000008 	.word	0x20000008
 80028b4:	200002e4 	.word	0x200002e4

080028b8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  return uwTick;
 80028bc:	4b02      	ldr	r3, [pc, #8]	; (80028c8 <HAL_GetTick+0x10>)
 80028be:	681b      	ldr	r3, [r3, #0]
}
 80028c0:	0018      	movs	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	200002e4 	.word	0x200002e4

080028cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028d4:	f7ff fff0 	bl	80028b8 <HAL_GetTick>
 80028d8:	0003      	movs	r3, r0
 80028da:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3301      	adds	r3, #1
 80028e4:	d005      	beq.n	80028f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <HAL_Delay+0x44>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	001a      	movs	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	189b      	adds	r3, r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80028f2:	46c0      	nop			; (mov r8, r8)
 80028f4:	f7ff ffe0 	bl	80028b8 <HAL_GetTick>
 80028f8:	0002      	movs	r2, r0
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	429a      	cmp	r2, r3
 8002902:	d8f7      	bhi.n	80028f4 <HAL_Delay+0x28>
  {
  }
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	46bd      	mov	sp, r7
 800290a:	b004      	add	sp, #16
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	20000008 	.word	0x20000008

08002914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	0002      	movs	r2, r0
 800291c:	6039      	str	r1, [r7, #0]
 800291e:	1dfb      	adds	r3, r7, #7
 8002920:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002922:	1dfb      	adds	r3, r7, #7
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b7f      	cmp	r3, #127	; 0x7f
 8002928:	d828      	bhi.n	800297c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800292a:	4a2f      	ldr	r2, [pc, #188]	; (80029e8 <__NVIC_SetPriority+0xd4>)
 800292c:	1dfb      	adds	r3, r7, #7
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b25b      	sxtb	r3, r3
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	33c0      	adds	r3, #192	; 0xc0
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	589b      	ldr	r3, [r3, r2]
 800293a:	1dfa      	adds	r2, r7, #7
 800293c:	7812      	ldrb	r2, [r2, #0]
 800293e:	0011      	movs	r1, r2
 8002940:	2203      	movs	r2, #3
 8002942:	400a      	ands	r2, r1
 8002944:	00d2      	lsls	r2, r2, #3
 8002946:	21ff      	movs	r1, #255	; 0xff
 8002948:	4091      	lsls	r1, r2
 800294a:	000a      	movs	r2, r1
 800294c:	43d2      	mvns	r2, r2
 800294e:	401a      	ands	r2, r3
 8002950:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	019b      	lsls	r3, r3, #6
 8002956:	22ff      	movs	r2, #255	; 0xff
 8002958:	401a      	ands	r2, r3
 800295a:	1dfb      	adds	r3, r7, #7
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	0018      	movs	r0, r3
 8002960:	2303      	movs	r3, #3
 8002962:	4003      	ands	r3, r0
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002968:	481f      	ldr	r0, [pc, #124]	; (80029e8 <__NVIC_SetPriority+0xd4>)
 800296a:	1dfb      	adds	r3, r7, #7
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	b25b      	sxtb	r3, r3
 8002970:	089b      	lsrs	r3, r3, #2
 8002972:	430a      	orrs	r2, r1
 8002974:	33c0      	adds	r3, #192	; 0xc0
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800297a:	e031      	b.n	80029e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800297c:	4a1b      	ldr	r2, [pc, #108]	; (80029ec <__NVIC_SetPriority+0xd8>)
 800297e:	1dfb      	adds	r3, r7, #7
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	0019      	movs	r1, r3
 8002984:	230f      	movs	r3, #15
 8002986:	400b      	ands	r3, r1
 8002988:	3b08      	subs	r3, #8
 800298a:	089b      	lsrs	r3, r3, #2
 800298c:	3306      	adds	r3, #6
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	18d3      	adds	r3, r2, r3
 8002992:	3304      	adds	r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	1dfa      	adds	r2, r7, #7
 8002998:	7812      	ldrb	r2, [r2, #0]
 800299a:	0011      	movs	r1, r2
 800299c:	2203      	movs	r2, #3
 800299e:	400a      	ands	r2, r1
 80029a0:	00d2      	lsls	r2, r2, #3
 80029a2:	21ff      	movs	r1, #255	; 0xff
 80029a4:	4091      	lsls	r1, r2
 80029a6:	000a      	movs	r2, r1
 80029a8:	43d2      	mvns	r2, r2
 80029aa:	401a      	ands	r2, r3
 80029ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	019b      	lsls	r3, r3, #6
 80029b2:	22ff      	movs	r2, #255	; 0xff
 80029b4:	401a      	ands	r2, r3
 80029b6:	1dfb      	adds	r3, r7, #7
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	0018      	movs	r0, r3
 80029bc:	2303      	movs	r3, #3
 80029be:	4003      	ands	r3, r0
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80029c4:	4809      	ldr	r0, [pc, #36]	; (80029ec <__NVIC_SetPriority+0xd8>)
 80029c6:	1dfb      	adds	r3, r7, #7
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	001c      	movs	r4, r3
 80029cc:	230f      	movs	r3, #15
 80029ce:	4023      	ands	r3, r4
 80029d0:	3b08      	subs	r3, #8
 80029d2:	089b      	lsrs	r3, r3, #2
 80029d4:	430a      	orrs	r2, r1
 80029d6:	3306      	adds	r3, #6
 80029d8:	009b      	lsls	r3, r3, #2
 80029da:	18c3      	adds	r3, r0, r3
 80029dc:	3304      	adds	r3, #4
 80029de:	601a      	str	r2, [r3, #0]
}
 80029e0:	46c0      	nop			; (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b003      	add	sp, #12
 80029e6:	bd90      	pop	{r4, r7, pc}
 80029e8:	e000e100 	.word	0xe000e100
 80029ec:	e000ed00 	.word	0xe000ed00

080029f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	1e5a      	subs	r2, r3, #1
 80029fc:	2380      	movs	r3, #128	; 0x80
 80029fe:	045b      	lsls	r3, r3, #17
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d301      	bcc.n	8002a08 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a04:	2301      	movs	r3, #1
 8002a06:	e010      	b.n	8002a2a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a08:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <SysTick_Config+0x44>)
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	3a01      	subs	r2, #1
 8002a0e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a10:	2301      	movs	r3, #1
 8002a12:	425b      	negs	r3, r3
 8002a14:	2103      	movs	r1, #3
 8002a16:	0018      	movs	r0, r3
 8002a18:	f7ff ff7c 	bl	8002914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a1c:	4b05      	ldr	r3, [pc, #20]	; (8002a34 <SysTick_Config+0x44>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a22:	4b04      	ldr	r3, [pc, #16]	; (8002a34 <SysTick_Config+0x44>)
 8002a24:	2207      	movs	r2, #7
 8002a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b002      	add	sp, #8
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	e000e010 	.word	0xe000e010

08002a38 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	607a      	str	r2, [r7, #4]
 8002a42:	210f      	movs	r1, #15
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	1c02      	adds	r2, r0, #0
 8002a48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	187b      	adds	r3, r7, r1
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	b25b      	sxtb	r3, r3
 8002a52:	0011      	movs	r1, r2
 8002a54:	0018      	movs	r0, r3
 8002a56:	f7ff ff5d 	bl	8002914 <__NVIC_SetPriority>
}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b004      	add	sp, #16
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f7ff ffbf 	bl	80029f0 <SysTick_Config>
 8002a72:	0003      	movs	r3, r0
}
 8002a74:	0018      	movs	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	b002      	add	sp, #8
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a86:	2300      	movs	r3, #0
 8002a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a8a:	e14f      	b.n	8002d2c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2101      	movs	r1, #1
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4091      	lsls	r1, r2
 8002a96:	000a      	movs	r2, r1
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d100      	bne.n	8002aa4 <HAL_GPIO_Init+0x28>
 8002aa2:	e140      	b.n	8002d26 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	4013      	ands	r3, r2
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d005      	beq.n	8002abc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d130      	bne.n	8002b1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	005b      	lsls	r3, r3, #1
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	43da      	mvns	r2, r3
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68da      	ldr	r2, [r3, #12]
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	409a      	lsls	r2, r3
 8002ade:	0013      	movs	r3, r2
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002af2:	2201      	movs	r2, #1
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	409a      	lsls	r2, r3
 8002af8:	0013      	movs	r3, r2
 8002afa:	43da      	mvns	r2, r3
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4013      	ands	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	091b      	lsrs	r3, r3, #4
 8002b08:	2201      	movs	r2, #1
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	0013      	movs	r3, r2
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2203      	movs	r2, #3
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b03      	cmp	r3, #3
 8002b28:	d017      	beq.n	8002b5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	2203      	movs	r2, #3
 8002b36:	409a      	lsls	r2, r3
 8002b38:	0013      	movs	r3, r2
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	0013      	movs	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2203      	movs	r2, #3
 8002b60:	4013      	ands	r3, r2
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d123      	bne.n	8002bae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	08da      	lsrs	r2, r3, #3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3208      	adds	r2, #8
 8002b6e:	0092      	lsls	r2, r2, #2
 8002b70:	58d3      	ldr	r3, [r2, r3]
 8002b72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	2207      	movs	r2, #7
 8002b78:	4013      	ands	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	0013      	movs	r3, r2
 8002b82:	43da      	mvns	r2, r3
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	4013      	ands	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	691a      	ldr	r2, [r3, #16]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	2107      	movs	r1, #7
 8002b92:	400b      	ands	r3, r1
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	409a      	lsls	r2, r3
 8002b98:	0013      	movs	r3, r2
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	08da      	lsrs	r2, r3, #3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3208      	adds	r2, #8
 8002ba8:	0092      	lsls	r2, r2, #2
 8002baa:	6939      	ldr	r1, [r7, #16]
 8002bac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	2203      	movs	r2, #3
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	0013      	movs	r3, r2
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2203      	movs	r2, #3
 8002bcc:	401a      	ands	r2, r3
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	0013      	movs	r3, r2
 8002bd6:	693a      	ldr	r2, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	23c0      	movs	r3, #192	; 0xc0
 8002be8:	029b      	lsls	r3, r3, #10
 8002bea:	4013      	ands	r3, r2
 8002bec:	d100      	bne.n	8002bf0 <HAL_GPIO_Init+0x174>
 8002bee:	e09a      	b.n	8002d26 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bf0:	4b54      	ldr	r3, [pc, #336]	; (8002d44 <HAL_GPIO_Init+0x2c8>)
 8002bf2:	699a      	ldr	r2, [r3, #24]
 8002bf4:	4b53      	ldr	r3, [pc, #332]	; (8002d44 <HAL_GPIO_Init+0x2c8>)
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	619a      	str	r2, [r3, #24]
 8002bfc:	4b51      	ldr	r3, [pc, #324]	; (8002d44 <HAL_GPIO_Init+0x2c8>)
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	2201      	movs	r2, #1
 8002c02:	4013      	ands	r3, r2
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c08:	4a4f      	ldr	r2, [pc, #316]	; (8002d48 <HAL_GPIO_Init+0x2cc>)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	089b      	lsrs	r3, r3, #2
 8002c0e:	3302      	adds	r3, #2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	589b      	ldr	r3, [r3, r2]
 8002c14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	2203      	movs	r2, #3
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	220f      	movs	r2, #15
 8002c20:	409a      	lsls	r2, r3
 8002c22:	0013      	movs	r3, r2
 8002c24:	43da      	mvns	r2, r3
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	2390      	movs	r3, #144	; 0x90
 8002c30:	05db      	lsls	r3, r3, #23
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d013      	beq.n	8002c5e <HAL_GPIO_Init+0x1e2>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a44      	ldr	r2, [pc, #272]	; (8002d4c <HAL_GPIO_Init+0x2d0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d00d      	beq.n	8002c5a <HAL_GPIO_Init+0x1de>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a43      	ldr	r2, [pc, #268]	; (8002d50 <HAL_GPIO_Init+0x2d4>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d007      	beq.n	8002c56 <HAL_GPIO_Init+0x1da>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a42      	ldr	r2, [pc, #264]	; (8002d54 <HAL_GPIO_Init+0x2d8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <HAL_GPIO_Init+0x1d6>
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e006      	b.n	8002c60 <HAL_GPIO_Init+0x1e4>
 8002c52:	2305      	movs	r3, #5
 8002c54:	e004      	b.n	8002c60 <HAL_GPIO_Init+0x1e4>
 8002c56:	2302      	movs	r3, #2
 8002c58:	e002      	b.n	8002c60 <HAL_GPIO_Init+0x1e4>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_GPIO_Init+0x1e4>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	697a      	ldr	r2, [r7, #20]
 8002c62:	2103      	movs	r1, #3
 8002c64:	400a      	ands	r2, r1
 8002c66:	0092      	lsls	r2, r2, #2
 8002c68:	4093      	lsls	r3, r2
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c70:	4935      	ldr	r1, [pc, #212]	; (8002d48 <HAL_GPIO_Init+0x2cc>)
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	089b      	lsrs	r3, r3, #2
 8002c76:	3302      	adds	r3, #2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	693a      	ldr	r2, [r7, #16]
 8002c7c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c7e:	4b36      	ldr	r3, [pc, #216]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	43da      	mvns	r2, r3
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	035b      	lsls	r3, r3, #13
 8002c96:	4013      	ands	r3, r2
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ca2:	4b2d      	ldr	r3, [pc, #180]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002ca8:	4b2b      	ldr	r3, [pc, #172]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	43da      	mvns	r2, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	2380      	movs	r3, #128	; 0x80
 8002cbe:	039b      	lsls	r3, r3, #14
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002ccc:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002cd2:	4b21      	ldr	r3, [pc, #132]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	43da      	mvns	r2, r3
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	2380      	movs	r3, #128	; 0x80
 8002ce8:	029b      	lsls	r3, r3, #10
 8002cea:	4013      	ands	r3, r2
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002cf6:	4b18      	ldr	r3, [pc, #96]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	43da      	mvns	r2, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685a      	ldr	r2, [r3, #4]
 8002d10:	2380      	movs	r3, #128	; 0x80
 8002d12:	025b      	lsls	r3, r3, #9
 8002d14:	4013      	ands	r3, r2
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d20:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <HAL_GPIO_Init+0x2dc>)
 8002d22:	693a      	ldr	r2, [r7, #16]
 8002d24:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	40da      	lsrs	r2, r3
 8002d34:	1e13      	subs	r3, r2, #0
 8002d36:	d000      	beq.n	8002d3a <HAL_GPIO_Init+0x2be>
 8002d38:	e6a8      	b.n	8002a8c <HAL_GPIO_Init+0x10>
  } 
}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	b006      	add	sp, #24
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40021000 	.word	0x40021000
 8002d48:	40010000 	.word	0x40010000
 8002d4c:	48000400 	.word	0x48000400
 8002d50:	48000800 	.word	0x48000800
 8002d54:	48000c00 	.word	0x48000c00
 8002d58:	40010400 	.word	0x40010400

08002d5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	0008      	movs	r0, r1
 8002d66:	0011      	movs	r1, r2
 8002d68:	1cbb      	adds	r3, r7, #2
 8002d6a:	1c02      	adds	r2, r0, #0
 8002d6c:	801a      	strh	r2, [r3, #0]
 8002d6e:	1c7b      	adds	r3, r7, #1
 8002d70:	1c0a      	adds	r2, r1, #0
 8002d72:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d74:	1c7b      	adds	r3, r7, #1
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d004      	beq.n	8002d86 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d7c:	1cbb      	adds	r3, r7, #2
 8002d7e:	881a      	ldrh	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d84:	e003      	b.n	8002d8e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d86:	1cbb      	adds	r3, r7, #2
 8002d88:	881a      	ldrh	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	46bd      	mov	sp, r7
 8002d92:	b002      	add	sp, #8
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
 8002d9e:	000a      	movs	r2, r1
 8002da0:	1cbb      	adds	r3, r7, #2
 8002da2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	695b      	ldr	r3, [r3, #20]
 8002da8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002daa:	1cbb      	adds	r3, r7, #2
 8002dac:	881b      	ldrh	r3, [r3, #0]
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	4013      	ands	r3, r2
 8002db2:	041a      	lsls	r2, r3, #16
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	43db      	mvns	r3, r3
 8002db8:	1cb9      	adds	r1, r7, #2
 8002dba:	8809      	ldrh	r1, [r1, #0]
 8002dbc:	400b      	ands	r3, r1
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	619a      	str	r2, [r3, #24]
}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b004      	add	sp, #16
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e301      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2201      	movs	r2, #1
 8002de4:	4013      	ands	r3, r2
 8002de6:	d100      	bne.n	8002dea <HAL_RCC_OscConfig+0x1e>
 8002de8:	e08d      	b.n	8002f06 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002dea:	4bc3      	ldr	r3, [pc, #780]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	220c      	movs	r2, #12
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d00e      	beq.n	8002e14 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002df6:	4bc0      	ldr	r3, [pc, #768]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	220c      	movs	r2, #12
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	2b08      	cmp	r3, #8
 8002e00:	d116      	bne.n	8002e30 <HAL_RCC_OscConfig+0x64>
 8002e02:	4bbd      	ldr	r3, [pc, #756]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	025b      	lsls	r3, r3, #9
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	2380      	movs	r3, #128	; 0x80
 8002e0e:	025b      	lsls	r3, r3, #9
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d10d      	bne.n	8002e30 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e14:	4bb8      	ldr	r3, [pc, #736]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	029b      	lsls	r3, r3, #10
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d100      	bne.n	8002e22 <HAL_RCC_OscConfig+0x56>
 8002e20:	e070      	b.n	8002f04 <HAL_RCC_OscConfig+0x138>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d000      	beq.n	8002e2c <HAL_RCC_OscConfig+0x60>
 8002e2a:	e06b      	b.n	8002f04 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e2d8      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d107      	bne.n	8002e48 <HAL_RCC_OscConfig+0x7c>
 8002e38:	4baf      	ldr	r3, [pc, #700]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	4bae      	ldr	r3, [pc, #696]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e3e:	2180      	movs	r1, #128	; 0x80
 8002e40:	0249      	lsls	r1, r1, #9
 8002e42:	430a      	orrs	r2, r1
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	e02f      	b.n	8002ea8 <HAL_RCC_OscConfig+0xdc>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10c      	bne.n	8002e6a <HAL_RCC_OscConfig+0x9e>
 8002e50:	4ba9      	ldr	r3, [pc, #676]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	4ba8      	ldr	r3, [pc, #672]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e56:	49a9      	ldr	r1, [pc, #676]	; (80030fc <HAL_RCC_OscConfig+0x330>)
 8002e58:	400a      	ands	r2, r1
 8002e5a:	601a      	str	r2, [r3, #0]
 8002e5c:	4ba6      	ldr	r3, [pc, #664]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4ba5      	ldr	r3, [pc, #660]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e62:	49a7      	ldr	r1, [pc, #668]	; (8003100 <HAL_RCC_OscConfig+0x334>)
 8002e64:	400a      	ands	r2, r1
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	e01e      	b.n	8002ea8 <HAL_RCC_OscConfig+0xdc>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b05      	cmp	r3, #5
 8002e70:	d10e      	bne.n	8002e90 <HAL_RCC_OscConfig+0xc4>
 8002e72:	4ba1      	ldr	r3, [pc, #644]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	4ba0      	ldr	r3, [pc, #640]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e78:	2180      	movs	r1, #128	; 0x80
 8002e7a:	02c9      	lsls	r1, r1, #11
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	4b9d      	ldr	r3, [pc, #628]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b9c      	ldr	r3, [pc, #624]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e86:	2180      	movs	r1, #128	; 0x80
 8002e88:	0249      	lsls	r1, r1, #9
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	601a      	str	r2, [r3, #0]
 8002e8e:	e00b      	b.n	8002ea8 <HAL_RCC_OscConfig+0xdc>
 8002e90:	4b99      	ldr	r3, [pc, #612]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	4b98      	ldr	r3, [pc, #608]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e96:	4999      	ldr	r1, [pc, #612]	; (80030fc <HAL_RCC_OscConfig+0x330>)
 8002e98:	400a      	ands	r2, r1
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	4b96      	ldr	r3, [pc, #600]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4b95      	ldr	r3, [pc, #596]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002ea2:	4997      	ldr	r1, [pc, #604]	; (8003100 <HAL_RCC_OscConfig+0x334>)
 8002ea4:	400a      	ands	r2, r1
 8002ea6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d014      	beq.n	8002eda <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb0:	f7ff fd02 	bl	80028b8 <HAL_GetTick>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002eba:	f7ff fcfd 	bl	80028b8 <HAL_GetTick>
 8002ebe:	0002      	movs	r2, r0
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b64      	cmp	r3, #100	; 0x64
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e28a      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ecc:	4b8a      	ldr	r3, [pc, #552]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2380      	movs	r3, #128	; 0x80
 8002ed2:	029b      	lsls	r3, r3, #10
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0xee>
 8002ed8:	e015      	b.n	8002f06 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eda:	f7ff fced 	bl	80028b8 <HAL_GetTick>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ee4:	f7ff fce8 	bl	80028b8 <HAL_GetTick>
 8002ee8:	0002      	movs	r2, r0
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b64      	cmp	r3, #100	; 0x64
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e275      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef6:	4b80      	ldr	r3, [pc, #512]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	2380      	movs	r3, #128	; 0x80
 8002efc:	029b      	lsls	r3, r3, #10
 8002efe:	4013      	ands	r3, r2
 8002f00:	d1f0      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x118>
 8002f02:	e000      	b.n	8002f06 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	d100      	bne.n	8002f12 <HAL_RCC_OscConfig+0x146>
 8002f10:	e069      	b.n	8002fe6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f12:	4b79      	ldr	r3, [pc, #484]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	220c      	movs	r2, #12
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d00b      	beq.n	8002f34 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f1c:	4b76      	ldr	r3, [pc, #472]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	220c      	movs	r2, #12
 8002f22:	4013      	ands	r3, r2
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d11c      	bne.n	8002f62 <HAL_RCC_OscConfig+0x196>
 8002f28:	4b73      	ldr	r3, [pc, #460]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	025b      	lsls	r3, r3, #9
 8002f30:	4013      	ands	r3, r2
 8002f32:	d116      	bne.n	8002f62 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f34:	4b70      	ldr	r3, [pc, #448]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2202      	movs	r2, #2
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	d005      	beq.n	8002f4a <HAL_RCC_OscConfig+0x17e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d001      	beq.n	8002f4a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e24b      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4a:	4b6b      	ldr	r3, [pc, #428]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	22f8      	movs	r2, #248	; 0xf8
 8002f50:	4393      	bics	r3, r2
 8002f52:	0019      	movs	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	00da      	lsls	r2, r3, #3
 8002f5a:	4b67      	ldr	r3, [pc, #412]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f60:	e041      	b.n	8002fe6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	68db      	ldr	r3, [r3, #12]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d024      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f6a:	4b63      	ldr	r3, [pc, #396]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	4b62      	ldr	r3, [pc, #392]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f70:	2101      	movs	r1, #1
 8002f72:	430a      	orrs	r2, r1
 8002f74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f76:	f7ff fc9f 	bl	80028b8 <HAL_GetTick>
 8002f7a:	0003      	movs	r3, r0
 8002f7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f80:	f7ff fc9a 	bl	80028b8 <HAL_GetTick>
 8002f84:	0002      	movs	r2, r0
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e227      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f92:	4b59      	ldr	r3, [pc, #356]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2202      	movs	r2, #2
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d0f1      	beq.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9c:	4b56      	ldr	r3, [pc, #344]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	22f8      	movs	r2, #248	; 0xf8
 8002fa2:	4393      	bics	r3, r2
 8002fa4:	0019      	movs	r1, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	00da      	lsls	r2, r3, #3
 8002fac:	4b52      	ldr	r3, [pc, #328]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e018      	b.n	8002fe6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fb4:	4b50      	ldr	r3, [pc, #320]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b4f      	ldr	r3, [pc, #316]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002fba:	2101      	movs	r1, #1
 8002fbc:	438a      	bics	r2, r1
 8002fbe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc0:	f7ff fc7a 	bl	80028b8 <HAL_GetTick>
 8002fc4:	0003      	movs	r3, r0
 8002fc6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc8:	e008      	b.n	8002fdc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fca:	f7ff fc75 	bl	80028b8 <HAL_GetTick>
 8002fce:	0002      	movs	r2, r0
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b02      	cmp	r3, #2
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e202      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fdc:	4b46      	ldr	r3, [pc, #280]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	d1f1      	bne.n	8002fca <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2208      	movs	r2, #8
 8002fec:	4013      	ands	r3, r2
 8002fee:	d036      	beq.n	800305e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d019      	beq.n	800302c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ff8:	4b3f      	ldr	r3, [pc, #252]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ffc:	4b3e      	ldr	r3, [pc, #248]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8002ffe:	2101      	movs	r1, #1
 8003000:	430a      	orrs	r2, r1
 8003002:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003004:	f7ff fc58 	bl	80028b8 <HAL_GetTick>
 8003008:	0003      	movs	r3, r0
 800300a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800300e:	f7ff fc53 	bl	80028b8 <HAL_GetTick>
 8003012:	0002      	movs	r2, r0
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e1e0      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003020:	4b35      	ldr	r3, [pc, #212]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003024:	2202      	movs	r2, #2
 8003026:	4013      	ands	r3, r2
 8003028:	d0f1      	beq.n	800300e <HAL_RCC_OscConfig+0x242>
 800302a:	e018      	b.n	800305e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800302c:	4b32      	ldr	r3, [pc, #200]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 800302e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003030:	4b31      	ldr	r3, [pc, #196]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003032:	2101      	movs	r1, #1
 8003034:	438a      	bics	r2, r1
 8003036:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003038:	f7ff fc3e 	bl	80028b8 <HAL_GetTick>
 800303c:	0003      	movs	r3, r0
 800303e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003042:	f7ff fc39 	bl	80028b8 <HAL_GetTick>
 8003046:	0002      	movs	r2, r0
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e1c6      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003054:	4b28      	ldr	r3, [pc, #160]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	2202      	movs	r2, #2
 800305a:	4013      	ands	r3, r2
 800305c:	d1f1      	bne.n	8003042 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2204      	movs	r2, #4
 8003064:	4013      	ands	r3, r2
 8003066:	d100      	bne.n	800306a <HAL_RCC_OscConfig+0x29e>
 8003068:	e0b4      	b.n	80031d4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800306a:	201f      	movs	r0, #31
 800306c:	183b      	adds	r3, r7, r0
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003072:	4b21      	ldr	r3, [pc, #132]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003074:	69da      	ldr	r2, [r3, #28]
 8003076:	2380      	movs	r3, #128	; 0x80
 8003078:	055b      	lsls	r3, r3, #21
 800307a:	4013      	ands	r3, r2
 800307c:	d110      	bne.n	80030a0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800307e:	4b1e      	ldr	r3, [pc, #120]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003080:	69da      	ldr	r2, [r3, #28]
 8003082:	4b1d      	ldr	r3, [pc, #116]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 8003084:	2180      	movs	r1, #128	; 0x80
 8003086:	0549      	lsls	r1, r1, #21
 8003088:	430a      	orrs	r2, r1
 800308a:	61da      	str	r2, [r3, #28]
 800308c:	4b1a      	ldr	r3, [pc, #104]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 800308e:	69da      	ldr	r2, [r3, #28]
 8003090:	2380      	movs	r3, #128	; 0x80
 8003092:	055b      	lsls	r3, r3, #21
 8003094:	4013      	ands	r3, r2
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800309a:	183b      	adds	r3, r7, r0
 800309c:	2201      	movs	r2, #1
 800309e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a0:	4b18      	ldr	r3, [pc, #96]	; (8003104 <HAL_RCC_OscConfig+0x338>)
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	2380      	movs	r3, #128	; 0x80
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4013      	ands	r3, r2
 80030aa:	d11a      	bne.n	80030e2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80030ac:	4b15      	ldr	r3, [pc, #84]	; (8003104 <HAL_RCC_OscConfig+0x338>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4b14      	ldr	r3, [pc, #80]	; (8003104 <HAL_RCC_OscConfig+0x338>)
 80030b2:	2180      	movs	r1, #128	; 0x80
 80030b4:	0049      	lsls	r1, r1, #1
 80030b6:	430a      	orrs	r2, r1
 80030b8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030ba:	f7ff fbfd 	bl	80028b8 <HAL_GetTick>
 80030be:	0003      	movs	r3, r0
 80030c0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030c4:	f7ff fbf8 	bl	80028b8 <HAL_GetTick>
 80030c8:	0002      	movs	r2, r0
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	; 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e185      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030d6:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_RCC_OscConfig+0x338>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	4013      	ands	r3, r2
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d10e      	bne.n	8003108 <HAL_RCC_OscConfig+0x33c>
 80030ea:	4b03      	ldr	r3, [pc, #12]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 80030ec:	6a1a      	ldr	r2, [r3, #32]
 80030ee:	4b02      	ldr	r3, [pc, #8]	; (80030f8 <HAL_RCC_OscConfig+0x32c>)
 80030f0:	2101      	movs	r1, #1
 80030f2:	430a      	orrs	r2, r1
 80030f4:	621a      	str	r2, [r3, #32]
 80030f6:	e035      	b.n	8003164 <HAL_RCC_OscConfig+0x398>
 80030f8:	40021000 	.word	0x40021000
 80030fc:	fffeffff 	.word	0xfffeffff
 8003100:	fffbffff 	.word	0xfffbffff
 8003104:	40007000 	.word	0x40007000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10c      	bne.n	800312a <HAL_RCC_OscConfig+0x35e>
 8003110:	4bb6      	ldr	r3, [pc, #728]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003112:	6a1a      	ldr	r2, [r3, #32]
 8003114:	4bb5      	ldr	r3, [pc, #724]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003116:	2101      	movs	r1, #1
 8003118:	438a      	bics	r2, r1
 800311a:	621a      	str	r2, [r3, #32]
 800311c:	4bb3      	ldr	r3, [pc, #716]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800311e:	6a1a      	ldr	r2, [r3, #32]
 8003120:	4bb2      	ldr	r3, [pc, #712]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003122:	2104      	movs	r1, #4
 8003124:	438a      	bics	r2, r1
 8003126:	621a      	str	r2, [r3, #32]
 8003128:	e01c      	b.n	8003164 <HAL_RCC_OscConfig+0x398>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	2b05      	cmp	r3, #5
 8003130:	d10c      	bne.n	800314c <HAL_RCC_OscConfig+0x380>
 8003132:	4bae      	ldr	r3, [pc, #696]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003134:	6a1a      	ldr	r2, [r3, #32]
 8003136:	4bad      	ldr	r3, [pc, #692]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003138:	2104      	movs	r1, #4
 800313a:	430a      	orrs	r2, r1
 800313c:	621a      	str	r2, [r3, #32]
 800313e:	4bab      	ldr	r3, [pc, #684]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003140:	6a1a      	ldr	r2, [r3, #32]
 8003142:	4baa      	ldr	r3, [pc, #680]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003144:	2101      	movs	r1, #1
 8003146:	430a      	orrs	r2, r1
 8003148:	621a      	str	r2, [r3, #32]
 800314a:	e00b      	b.n	8003164 <HAL_RCC_OscConfig+0x398>
 800314c:	4ba7      	ldr	r3, [pc, #668]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800314e:	6a1a      	ldr	r2, [r3, #32]
 8003150:	4ba6      	ldr	r3, [pc, #664]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003152:	2101      	movs	r1, #1
 8003154:	438a      	bics	r2, r1
 8003156:	621a      	str	r2, [r3, #32]
 8003158:	4ba4      	ldr	r3, [pc, #656]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800315a:	6a1a      	ldr	r2, [r3, #32]
 800315c:	4ba3      	ldr	r3, [pc, #652]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800315e:	2104      	movs	r1, #4
 8003160:	438a      	bics	r2, r1
 8003162:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d014      	beq.n	8003196 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316c:	f7ff fba4 	bl	80028b8 <HAL_GetTick>
 8003170:	0003      	movs	r3, r0
 8003172:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003174:	e009      	b.n	800318a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003176:	f7ff fb9f 	bl	80028b8 <HAL_GetTick>
 800317a:	0002      	movs	r2, r0
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	4a9b      	ldr	r2, [pc, #620]	; (80033f0 <HAL_RCC_OscConfig+0x624>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e12b      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800318a:	4b98      	ldr	r3, [pc, #608]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	2202      	movs	r2, #2
 8003190:	4013      	ands	r3, r2
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0x3aa>
 8003194:	e013      	b.n	80031be <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003196:	f7ff fb8f 	bl	80028b8 <HAL_GetTick>
 800319a:	0003      	movs	r3, r0
 800319c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800319e:	e009      	b.n	80031b4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031a0:	f7ff fb8a 	bl	80028b8 <HAL_GetTick>
 80031a4:	0002      	movs	r2, r0
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	4a91      	ldr	r2, [pc, #580]	; (80033f0 <HAL_RCC_OscConfig+0x624>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d901      	bls.n	80031b4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e116      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031b4:	4b8d      	ldr	r3, [pc, #564]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031b6:	6a1b      	ldr	r3, [r3, #32]
 80031b8:	2202      	movs	r2, #2
 80031ba:	4013      	ands	r3, r2
 80031bc:	d1f0      	bne.n	80031a0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031be:	231f      	movs	r3, #31
 80031c0:	18fb      	adds	r3, r7, r3
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d105      	bne.n	80031d4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031c8:	4b88      	ldr	r3, [pc, #544]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031ca:	69da      	ldr	r2, [r3, #28]
 80031cc:	4b87      	ldr	r3, [pc, #540]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031ce:	4989      	ldr	r1, [pc, #548]	; (80033f4 <HAL_RCC_OscConfig+0x628>)
 80031d0:	400a      	ands	r2, r1
 80031d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2210      	movs	r2, #16
 80031da:	4013      	ands	r3, r2
 80031dc:	d063      	beq.n	80032a6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d12a      	bne.n	800323c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80031e6:	4b81      	ldr	r3, [pc, #516]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031ea:	4b80      	ldr	r3, [pc, #512]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031ec:	2104      	movs	r1, #4
 80031ee:	430a      	orrs	r2, r1
 80031f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80031f2:	4b7e      	ldr	r3, [pc, #504]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031f6:	4b7d      	ldr	r3, [pc, #500]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80031f8:	2101      	movs	r1, #1
 80031fa:	430a      	orrs	r2, r1
 80031fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fe:	f7ff fb5b 	bl	80028b8 <HAL_GetTick>
 8003202:	0003      	movs	r3, r0
 8003204:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003208:	f7ff fb56 	bl	80028b8 <HAL_GetTick>
 800320c:	0002      	movs	r2, r0
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e0e3      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800321a:	4b74      	ldr	r3, [pc, #464]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800321c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321e:	2202      	movs	r2, #2
 8003220:	4013      	ands	r3, r2
 8003222:	d0f1      	beq.n	8003208 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003224:	4b71      	ldr	r3, [pc, #452]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003228:	22f8      	movs	r2, #248	; 0xf8
 800322a:	4393      	bics	r3, r2
 800322c:	0019      	movs	r1, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	00da      	lsls	r2, r3, #3
 8003234:	4b6d      	ldr	r3, [pc, #436]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003236:	430a      	orrs	r2, r1
 8003238:	635a      	str	r2, [r3, #52]	; 0x34
 800323a:	e034      	b.n	80032a6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	3305      	adds	r3, #5
 8003242:	d111      	bne.n	8003268 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003244:	4b69      	ldr	r3, [pc, #420]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003246:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003248:	4b68      	ldr	r3, [pc, #416]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800324a:	2104      	movs	r1, #4
 800324c:	438a      	bics	r2, r1
 800324e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003250:	4b66      	ldr	r3, [pc, #408]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003254:	22f8      	movs	r2, #248	; 0xf8
 8003256:	4393      	bics	r3, r2
 8003258:	0019      	movs	r1, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	00da      	lsls	r2, r3, #3
 8003260:	4b62      	ldr	r3, [pc, #392]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003262:	430a      	orrs	r2, r1
 8003264:	635a      	str	r2, [r3, #52]	; 0x34
 8003266:	e01e      	b.n	80032a6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003268:	4b60      	ldr	r3, [pc, #384]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800326a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800326c:	4b5f      	ldr	r3, [pc, #380]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800326e:	2104      	movs	r1, #4
 8003270:	430a      	orrs	r2, r1
 8003272:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003274:	4b5d      	ldr	r3, [pc, #372]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003278:	4b5c      	ldr	r3, [pc, #368]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800327a:	2101      	movs	r1, #1
 800327c:	438a      	bics	r2, r1
 800327e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003280:	f7ff fb1a 	bl	80028b8 <HAL_GetTick>
 8003284:	0003      	movs	r3, r0
 8003286:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800328a:	f7ff fb15 	bl	80028b8 <HAL_GetTick>
 800328e:	0002      	movs	r2, r0
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e0a2      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800329c:	4b53      	ldr	r3, [pc, #332]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800329e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a0:	2202      	movs	r2, #2
 80032a2:	4013      	ands	r3, r2
 80032a4:	d1f1      	bne.n	800328a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d100      	bne.n	80032b0 <HAL_RCC_OscConfig+0x4e4>
 80032ae:	e097      	b.n	80033e0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032b0:	4b4e      	ldr	r3, [pc, #312]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	220c      	movs	r2, #12
 80032b6:	4013      	ands	r3, r2
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d100      	bne.n	80032be <HAL_RCC_OscConfig+0x4f2>
 80032bc:	e06b      	b.n	8003396 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d14c      	bne.n	8003360 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4b49      	ldr	r3, [pc, #292]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4b48      	ldr	r3, [pc, #288]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80032cc:	494a      	ldr	r1, [pc, #296]	; (80033f8 <HAL_RCC_OscConfig+0x62c>)
 80032ce:	400a      	ands	r2, r1
 80032d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d2:	f7ff faf1 	bl	80028b8 <HAL_GetTick>
 80032d6:	0003      	movs	r3, r0
 80032d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032da:	e008      	b.n	80032ee <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032dc:	f7ff faec 	bl	80028b8 <HAL_GetTick>
 80032e0:	0002      	movs	r2, r0
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d901      	bls.n	80032ee <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e079      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ee:	4b3f      	ldr	r3, [pc, #252]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	2380      	movs	r3, #128	; 0x80
 80032f4:	049b      	lsls	r3, r3, #18
 80032f6:	4013      	ands	r3, r2
 80032f8:	d1f0      	bne.n	80032dc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032fa:	4b3c      	ldr	r3, [pc, #240]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80032fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032fe:	220f      	movs	r2, #15
 8003300:	4393      	bics	r3, r2
 8003302:	0019      	movs	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003308:	4b38      	ldr	r3, [pc, #224]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800330a:	430a      	orrs	r2, r1
 800330c:	62da      	str	r2, [r3, #44]	; 0x2c
 800330e:	4b37      	ldr	r3, [pc, #220]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	4a3a      	ldr	r2, [pc, #232]	; (80033fc <HAL_RCC_OscConfig+0x630>)
 8003314:	4013      	ands	r3, r2
 8003316:	0019      	movs	r1, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003320:	431a      	orrs	r2, r3
 8003322:	4b32      	ldr	r3, [pc, #200]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003324:	430a      	orrs	r2, r1
 8003326:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003328:	4b30      	ldr	r3, [pc, #192]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	4b2f      	ldr	r3, [pc, #188]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800332e:	2180      	movs	r1, #128	; 0x80
 8003330:	0449      	lsls	r1, r1, #17
 8003332:	430a      	orrs	r2, r1
 8003334:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003336:	f7ff fabf 	bl	80028b8 <HAL_GetTick>
 800333a:	0003      	movs	r3, r0
 800333c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800333e:	e008      	b.n	8003352 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003340:	f7ff faba 	bl	80028b8 <HAL_GetTick>
 8003344:	0002      	movs	r2, r0
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e047      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003352:	4b26      	ldr	r3, [pc, #152]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	2380      	movs	r3, #128	; 0x80
 8003358:	049b      	lsls	r3, r3, #18
 800335a:	4013      	ands	r3, r2
 800335c:	d0f0      	beq.n	8003340 <HAL_RCC_OscConfig+0x574>
 800335e:	e03f      	b.n	80033e0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003360:	4b22      	ldr	r3, [pc, #136]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b21      	ldr	r3, [pc, #132]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 8003366:	4924      	ldr	r1, [pc, #144]	; (80033f8 <HAL_RCC_OscConfig+0x62c>)
 8003368:	400a      	ands	r2, r1
 800336a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336c:	f7ff faa4 	bl	80028b8 <HAL_GetTick>
 8003370:	0003      	movs	r3, r0
 8003372:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003376:	f7ff fa9f 	bl	80028b8 <HAL_GetTick>
 800337a:	0002      	movs	r2, r0
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e02c      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003388:	4b18      	ldr	r3, [pc, #96]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2380      	movs	r3, #128	; 0x80
 800338e:	049b      	lsls	r3, r3, #18
 8003390:	4013      	ands	r3, r2
 8003392:	d1f0      	bne.n	8003376 <HAL_RCC_OscConfig+0x5aa>
 8003394:	e024      	b.n	80033e0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e01f      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80033a2:	4b12      	ldr	r3, [pc, #72]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80033a8:	4b10      	ldr	r3, [pc, #64]	; (80033ec <HAL_RCC_OscConfig+0x620>)
 80033aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ac:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	2380      	movs	r3, #128	; 0x80
 80033b2:	025b      	lsls	r3, r3, #9
 80033b4:	401a      	ands	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d10e      	bne.n	80033dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	220f      	movs	r2, #15
 80033c2:	401a      	ands	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d107      	bne.n	80033dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	23f0      	movs	r3, #240	; 0xf0
 80033d0:	039b      	lsls	r3, r3, #14
 80033d2:	401a      	ands	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	0018      	movs	r0, r3
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b008      	add	sp, #32
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	40021000 	.word	0x40021000
 80033f0:	00001388 	.word	0x00001388
 80033f4:	efffffff 	.word	0xefffffff
 80033f8:	feffffff 	.word	0xfeffffff
 80033fc:	ffc2ffff 	.word	0xffc2ffff

08003400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0b3      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003414:	4b5b      	ldr	r3, [pc, #364]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2201      	movs	r2, #1
 800341a:	4013      	ands	r3, r2
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d911      	bls.n	8003446 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b58      	ldr	r3, [pc, #352]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2201      	movs	r2, #1
 8003428:	4393      	bics	r3, r2
 800342a:	0019      	movs	r1, r3
 800342c:	4b55      	ldr	r3, [pc, #340]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003434:	4b53      	ldr	r3, [pc, #332]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2201      	movs	r2, #1
 800343a:	4013      	ands	r3, r2
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	429a      	cmp	r2, r3
 8003440:	d001      	beq.n	8003446 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e09a      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2202      	movs	r2, #2
 800344c:	4013      	ands	r3, r2
 800344e:	d015      	beq.n	800347c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2204      	movs	r2, #4
 8003456:	4013      	ands	r3, r2
 8003458:	d006      	beq.n	8003468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800345a:	4b4b      	ldr	r3, [pc, #300]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	4b4a      	ldr	r3, [pc, #296]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003460:	21e0      	movs	r1, #224	; 0xe0
 8003462:	00c9      	lsls	r1, r1, #3
 8003464:	430a      	orrs	r2, r1
 8003466:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003468:	4b47      	ldr	r3, [pc, #284]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	22f0      	movs	r2, #240	; 0xf0
 800346e:	4393      	bics	r3, r2
 8003470:	0019      	movs	r1, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689a      	ldr	r2, [r3, #8]
 8003476:	4b44      	ldr	r3, [pc, #272]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003478:	430a      	orrs	r2, r1
 800347a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2201      	movs	r2, #1
 8003482:	4013      	ands	r3, r2
 8003484:	d040      	beq.n	8003508 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	4b3e      	ldr	r3, [pc, #248]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	029b      	lsls	r3, r3, #10
 8003496:	4013      	ands	r3, r2
 8003498:	d114      	bne.n	80034c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e06e      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034a6:	4b38      	ldr	r3, [pc, #224]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	049b      	lsls	r3, r3, #18
 80034ae:	4013      	ands	r3, r2
 80034b0:	d108      	bne.n	80034c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e062      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b6:	4b34      	ldr	r3, [pc, #208]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2202      	movs	r2, #2
 80034bc:	4013      	ands	r3, r2
 80034be:	d101      	bne.n	80034c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e05b      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034c4:	4b30      	ldr	r3, [pc, #192]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2203      	movs	r2, #3
 80034ca:	4393      	bics	r3, r2
 80034cc:	0019      	movs	r1, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	4b2d      	ldr	r3, [pc, #180]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 80034d4:	430a      	orrs	r2, r1
 80034d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034d8:	f7ff f9ee 	bl	80028b8 <HAL_GetTick>
 80034dc:	0003      	movs	r3, r0
 80034de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e0:	e009      	b.n	80034f6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e2:	f7ff f9e9 	bl	80028b8 <HAL_GetTick>
 80034e6:	0002      	movs	r2, r0
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	4a27      	ldr	r2, [pc, #156]	; (800358c <HAL_RCC_ClockConfig+0x18c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e042      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	4b24      	ldr	r3, [pc, #144]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	220c      	movs	r2, #12
 80034fc:	401a      	ands	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	429a      	cmp	r2, r3
 8003506:	d1ec      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003508:	4b1e      	ldr	r3, [pc, #120]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2201      	movs	r2, #1
 800350e:	4013      	ands	r3, r2
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d211      	bcs.n	800353a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b1b      	ldr	r3, [pc, #108]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2201      	movs	r2, #1
 800351c:	4393      	bics	r3, r2
 800351e:	0019      	movs	r1, r3
 8003520:	4b18      	ldr	r3, [pc, #96]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003528:	4b16      	ldr	r3, [pc, #88]	; (8003584 <HAL_RCC_ClockConfig+0x184>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2201      	movs	r2, #1
 800352e:	4013      	ands	r3, r2
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d001      	beq.n	800353a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e020      	b.n	800357c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2204      	movs	r2, #4
 8003540:	4013      	ands	r3, r2
 8003542:	d009      	beq.n	8003558 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003544:	4b10      	ldr	r3, [pc, #64]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a11      	ldr	r2, [pc, #68]	; (8003590 <HAL_RCC_ClockConfig+0x190>)
 800354a:	4013      	ands	r3, r2
 800354c:	0019      	movs	r1, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	4b0d      	ldr	r3, [pc, #52]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003554:	430a      	orrs	r2, r1
 8003556:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003558:	f000 f820 	bl	800359c <HAL_RCC_GetSysClockFreq>
 800355c:	0001      	movs	r1, r0
 800355e:	4b0a      	ldr	r3, [pc, #40]	; (8003588 <HAL_RCC_ClockConfig+0x188>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	091b      	lsrs	r3, r3, #4
 8003564:	220f      	movs	r2, #15
 8003566:	4013      	ands	r3, r2
 8003568:	4a0a      	ldr	r2, [pc, #40]	; (8003594 <HAL_RCC_ClockConfig+0x194>)
 800356a:	5cd3      	ldrb	r3, [r2, r3]
 800356c:	000a      	movs	r2, r1
 800356e:	40da      	lsrs	r2, r3
 8003570:	4b09      	ldr	r3, [pc, #36]	; (8003598 <HAL_RCC_ClockConfig+0x198>)
 8003572:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003574:	2003      	movs	r0, #3
 8003576:	f7ff f959 	bl	800282c <HAL_InitTick>
  
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	0018      	movs	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	b004      	add	sp, #16
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40022000 	.word	0x40022000
 8003588:	40021000 	.word	0x40021000
 800358c:	00001388 	.word	0x00001388
 8003590:	fffff8ff 	.word	0xfffff8ff
 8003594:	08006dbc 	.word	0x08006dbc
 8003598:	20000000 	.word	0x20000000

0800359c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	2300      	movs	r3, #0
 80035a8:	60bb      	str	r3, [r7, #8]
 80035aa:	2300      	movs	r3, #0
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	2300      	movs	r3, #0
 80035b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80035b6:	4b20      	ldr	r3, [pc, #128]	; (8003638 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	220c      	movs	r2, #12
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b04      	cmp	r3, #4
 80035c4:	d002      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0x30>
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d003      	beq.n	80035d2 <HAL_RCC_GetSysClockFreq+0x36>
 80035ca:	e02c      	b.n	8003626 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035cc:	4b1b      	ldr	r3, [pc, #108]	; (800363c <HAL_RCC_GetSysClockFreq+0xa0>)
 80035ce:	613b      	str	r3, [r7, #16]
      break;
 80035d0:	e02c      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	0c9b      	lsrs	r3, r3, #18
 80035d6:	220f      	movs	r2, #15
 80035d8:	4013      	ands	r3, r2
 80035da:	4a19      	ldr	r2, [pc, #100]	; (8003640 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035dc:	5cd3      	ldrb	r3, [r2, r3]
 80035de:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80035e0:	4b15      	ldr	r3, [pc, #84]	; (8003638 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e4:	220f      	movs	r2, #15
 80035e6:	4013      	ands	r3, r2
 80035e8:	4a16      	ldr	r2, [pc, #88]	; (8003644 <HAL_RCC_GetSysClockFreq+0xa8>)
 80035ea:	5cd3      	ldrb	r3, [r2, r3]
 80035ec:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	025b      	lsls	r3, r3, #9
 80035f4:	4013      	ands	r3, r2
 80035f6:	d009      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035f8:	68b9      	ldr	r1, [r7, #8]
 80035fa:	4810      	ldr	r0, [pc, #64]	; (800363c <HAL_RCC_GetSysClockFreq+0xa0>)
 80035fc:	f7fc fda0 	bl	8000140 <__udivsi3>
 8003600:	0003      	movs	r3, r0
 8003602:	001a      	movs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4353      	muls	r3, r2
 8003608:	617b      	str	r3, [r7, #20]
 800360a:	e009      	b.n	8003620 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800360c:	6879      	ldr	r1, [r7, #4]
 800360e:	000a      	movs	r2, r1
 8003610:	0152      	lsls	r2, r2, #5
 8003612:	1a52      	subs	r2, r2, r1
 8003614:	0193      	lsls	r3, r2, #6
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	185b      	adds	r3, r3, r1
 800361c:	021b      	lsls	r3, r3, #8
 800361e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	613b      	str	r3, [r7, #16]
      break;
 8003624:	e002      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003626:	4b05      	ldr	r3, [pc, #20]	; (800363c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003628:	613b      	str	r3, [r7, #16]
      break;
 800362a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800362c:	693b      	ldr	r3, [r7, #16]
}
 800362e:	0018      	movs	r0, r3
 8003630:	46bd      	mov	sp, r7
 8003632:	b006      	add	sp, #24
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	40021000 	.word	0x40021000
 800363c:	007a1200 	.word	0x007a1200
 8003640:	08006dd4 	.word	0x08006dd4
 8003644:	08006de4 	.word	0x08006de4

08003648 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800364c:	4b02      	ldr	r3, [pc, #8]	; (8003658 <HAL_RCC_GetHCLKFreq+0x10>)
 800364e:	681b      	ldr	r3, [r3, #0]
}
 8003650:	0018      	movs	r0, r3
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	20000000 	.word	0x20000000

0800365c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003660:	f7ff fff2 	bl	8003648 <HAL_RCC_GetHCLKFreq>
 8003664:	0001      	movs	r1, r0
 8003666:	4b06      	ldr	r3, [pc, #24]	; (8003680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	0a1b      	lsrs	r3, r3, #8
 800366c:	2207      	movs	r2, #7
 800366e:	4013      	ands	r3, r2
 8003670:	4a04      	ldr	r2, [pc, #16]	; (8003684 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003672:	5cd3      	ldrb	r3, [r2, r3]
 8003674:	40d9      	lsrs	r1, r3
 8003676:	000b      	movs	r3, r1
}    
 8003678:	0018      	movs	r0, r3
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	46c0      	nop			; (mov r8, r8)
 8003680:	40021000 	.word	0x40021000
 8003684:	08006dcc 	.word	0x08006dcc

08003688 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	2380      	movs	r3, #128	; 0x80
 800369e:	025b      	lsls	r3, r3, #9
 80036a0:	4013      	ands	r3, r2
 80036a2:	d100      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80036a4:	e08e      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80036a6:	2017      	movs	r0, #23
 80036a8:	183b      	adds	r3, r7, r0
 80036aa:	2200      	movs	r2, #0
 80036ac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ae:	4b57      	ldr	r3, [pc, #348]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036b0:	69da      	ldr	r2, [r3, #28]
 80036b2:	2380      	movs	r3, #128	; 0x80
 80036b4:	055b      	lsls	r3, r3, #21
 80036b6:	4013      	ands	r3, r2
 80036b8:	d110      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	4b54      	ldr	r3, [pc, #336]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036bc:	69da      	ldr	r2, [r3, #28]
 80036be:	4b53      	ldr	r3, [pc, #332]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036c0:	2180      	movs	r1, #128	; 0x80
 80036c2:	0549      	lsls	r1, r1, #21
 80036c4:	430a      	orrs	r2, r1
 80036c6:	61da      	str	r2, [r3, #28]
 80036c8:	4b50      	ldr	r3, [pc, #320]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	2380      	movs	r3, #128	; 0x80
 80036ce:	055b      	lsls	r3, r3, #21
 80036d0:	4013      	ands	r3, r2
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036d6:	183b      	adds	r3, r7, r0
 80036d8:	2201      	movs	r2, #1
 80036da:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036dc:	4b4c      	ldr	r3, [pc, #304]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	4013      	ands	r3, r2
 80036e6:	d11a      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036e8:	4b49      	ldr	r3, [pc, #292]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	4b48      	ldr	r3, [pc, #288]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80036ee:	2180      	movs	r1, #128	; 0x80
 80036f0:	0049      	lsls	r1, r1, #1
 80036f2:	430a      	orrs	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036f6:	f7ff f8df 	bl	80028b8 <HAL_GetTick>
 80036fa:	0003      	movs	r3, r0
 80036fc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036fe:	e008      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003700:	f7ff f8da 	bl	80028b8 <HAL_GetTick>
 8003704:	0002      	movs	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b64      	cmp	r3, #100	; 0x64
 800370c:	d901      	bls.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e077      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003712:	4b3f      	ldr	r3, [pc, #252]	; (8003810 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4013      	ands	r3, r2
 800371c:	d0f0      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800371e:	4b3b      	ldr	r3, [pc, #236]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003720:	6a1a      	ldr	r2, [r3, #32]
 8003722:	23c0      	movs	r3, #192	; 0xc0
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4013      	ands	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d034      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	23c0      	movs	r3, #192	; 0xc0
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4013      	ands	r3, r2
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	429a      	cmp	r2, r3
 800373e:	d02c      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003740:	4b32      	ldr	r3, [pc, #200]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	4a33      	ldr	r2, [pc, #204]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003746:	4013      	ands	r3, r2
 8003748:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800374a:	4b30      	ldr	r3, [pc, #192]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800374c:	6a1a      	ldr	r2, [r3, #32]
 800374e:	4b2f      	ldr	r3, [pc, #188]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003750:	2180      	movs	r1, #128	; 0x80
 8003752:	0249      	lsls	r1, r1, #9
 8003754:	430a      	orrs	r2, r1
 8003756:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003758:	4b2c      	ldr	r3, [pc, #176]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800375a:	6a1a      	ldr	r2, [r3, #32]
 800375c:	4b2b      	ldr	r3, [pc, #172]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800375e:	492e      	ldr	r1, [pc, #184]	; (8003818 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003760:	400a      	ands	r2, r1
 8003762:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003764:	4b29      	ldr	r3, [pc, #164]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2201      	movs	r2, #1
 800376e:	4013      	ands	r3, r2
 8003770:	d013      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003772:	f7ff f8a1 	bl	80028b8 <HAL_GetTick>
 8003776:	0003      	movs	r3, r0
 8003778:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800377a:	e009      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800377c:	f7ff f89c 	bl	80028b8 <HAL_GetTick>
 8003780:	0002      	movs	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	4a25      	ldr	r2, [pc, #148]	; (800381c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d901      	bls.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e038      	b.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003790:	4b1e      	ldr	r3, [pc, #120]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	2202      	movs	r2, #2
 8003796:	4013      	ands	r3, r2
 8003798:	d0f0      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800379a:	4b1c      	ldr	r3, [pc, #112]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	0019      	movs	r1, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	4b18      	ldr	r3, [pc, #96]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037aa:	430a      	orrs	r2, r1
 80037ac:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037ae:	2317      	movs	r3, #23
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d105      	bne.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b8:	4b14      	ldr	r3, [pc, #80]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	4b13      	ldr	r3, [pc, #76]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037be:	4918      	ldr	r1, [pc, #96]	; (8003820 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80037c0:	400a      	ands	r2, r1
 80037c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2201      	movs	r2, #1
 80037ca:	4013      	ands	r3, r2
 80037cc:	d009      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037ce:	4b0f      	ldr	r3, [pc, #60]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d2:	2203      	movs	r2, #3
 80037d4:	4393      	bics	r3, r2
 80037d6:	0019      	movs	r1, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689a      	ldr	r2, [r3, #8]
 80037dc:	4b0b      	ldr	r3, [pc, #44]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037de:	430a      	orrs	r2, r1
 80037e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2220      	movs	r2, #32
 80037e8:	4013      	ands	r3, r2
 80037ea:	d009      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037ec:	4b07      	ldr	r3, [pc, #28]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f0:	2210      	movs	r2, #16
 80037f2:	4393      	bics	r3, r2
 80037f4:	0019      	movs	r1, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	4b04      	ldr	r3, [pc, #16]	; (800380c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80037fc:	430a      	orrs	r2, r1
 80037fe:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	0018      	movs	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	b006      	add	sp, #24
 8003808:	bd80      	pop	{r7, pc}
 800380a:	46c0      	nop			; (mov r8, r8)
 800380c:	40021000 	.word	0x40021000
 8003810:	40007000 	.word	0x40007000
 8003814:	fffffcff 	.word	0xfffffcff
 8003818:	fffeffff 	.word	0xfffeffff
 800381c:	00001388 	.word	0x00001388
 8003820:	efffffff 	.word	0xefffffff

08003824 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e0a8      	b.n	8003988 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	2b00      	cmp	r3, #0
 800383c:	d109      	bne.n	8003852 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	2382      	movs	r3, #130	; 0x82
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	429a      	cmp	r2, r3
 8003848:	d009      	beq.n	800385e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	61da      	str	r2, [r3, #28]
 8003850:	e005      	b.n	800385e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	225d      	movs	r2, #93	; 0x5d
 8003868:	5c9b      	ldrb	r3, [r3, r2]
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d107      	bne.n	8003880 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	225c      	movs	r2, #92	; 0x5c
 8003874:	2100      	movs	r1, #0
 8003876:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	0018      	movs	r0, r3
 800387c:	f7fe fdfe 	bl	800247c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	225d      	movs	r2, #93	; 0x5d
 8003884:	2102      	movs	r1, #2
 8003886:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2140      	movs	r1, #64	; 0x40
 8003894:	438a      	bics	r2, r1
 8003896:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	23e0      	movs	r3, #224	; 0xe0
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d902      	bls.n	80038aa <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80038a4:	2300      	movs	r3, #0
 80038a6:	60fb      	str	r3, [r7, #12]
 80038a8:	e002      	b.n	80038b0 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80038aa:	2380      	movs	r3, #128	; 0x80
 80038ac:	015b      	lsls	r3, r3, #5
 80038ae:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	23f0      	movs	r3, #240	; 0xf0
 80038b6:	011b      	lsls	r3, r3, #4
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d008      	beq.n	80038ce <HAL_SPI_Init+0xaa>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	23e0      	movs	r3, #224	; 0xe0
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d002      	beq.n	80038ce <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	2382      	movs	r3, #130	; 0x82
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	401a      	ands	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6899      	ldr	r1, [r3, #8]
 80038dc:	2384      	movs	r3, #132	; 0x84
 80038de:	021b      	lsls	r3, r3, #8
 80038e0:	400b      	ands	r3, r1
 80038e2:	431a      	orrs	r2, r3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	2102      	movs	r1, #2
 80038ea:	400b      	ands	r3, r1
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	2101      	movs	r1, #1
 80038f4:	400b      	ands	r3, r1
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6999      	ldr	r1, [r3, #24]
 80038fc:	2380      	movs	r3, #128	; 0x80
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	400b      	ands	r3, r1
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	2138      	movs	r1, #56	; 0x38
 800390a:	400b      	ands	r3, r1
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	2180      	movs	r1, #128	; 0x80
 8003914:	400b      	ands	r3, r1
 8003916:	431a      	orrs	r2, r3
 8003918:	0011      	movs	r1, r2
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800391e:	2380      	movs	r3, #128	; 0x80
 8003920:	019b      	lsls	r3, r3, #6
 8003922:	401a      	ands	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	0c1b      	lsrs	r3, r3, #16
 8003932:	2204      	movs	r2, #4
 8003934:	401a      	ands	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	2110      	movs	r1, #16
 800393c:	400b      	ands	r3, r1
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003944:	2108      	movs	r1, #8
 8003946:	400b      	ands	r3, r1
 8003948:	431a      	orrs	r2, r3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	68d9      	ldr	r1, [r3, #12]
 800394e:	23f0      	movs	r3, #240	; 0xf0
 8003950:	011b      	lsls	r3, r3, #4
 8003952:	400b      	ands	r3, r1
 8003954:	431a      	orrs	r2, r3
 8003956:	0011      	movs	r1, r2
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	2380      	movs	r3, #128	; 0x80
 800395c:	015b      	lsls	r3, r3, #5
 800395e:	401a      	ands	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69da      	ldr	r2, [r3, #28]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4907      	ldr	r1, [pc, #28]	; (8003990 <HAL_SPI_Init+0x16c>)
 8003974:	400a      	ands	r2, r1
 8003976:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	225d      	movs	r2, #93	; 0x5d
 8003982:	2101      	movs	r1, #1
 8003984:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b004      	add	sp, #16
 800398e:	bd80      	pop	{r7, pc}
 8003990:	fffff7ff 	.word	0xfffff7ff

08003994 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e044      	b.n	8003a30 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d107      	bne.n	80039be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2278      	movs	r2, #120	; 0x78
 80039b2:	2100      	movs	r1, #0
 80039b4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	0018      	movs	r0, r3
 80039ba:	f7fe fdd1 	bl	8002560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2224      	movs	r2, #36	; 0x24
 80039c2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2101      	movs	r1, #1
 80039d0:	438a      	bics	r2, r1
 80039d2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	0018      	movs	r0, r3
 80039d8:	f000 f8d0 	bl	8003b7c <UART_SetConfig>
 80039dc:	0003      	movs	r3, r0
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e024      	b.n	8003a30 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d003      	beq.n	80039f6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	0018      	movs	r0, r3
 80039f2:	f000 fa03 	bl	8003dfc <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	490d      	ldr	r1, [pc, #52]	; (8003a38 <HAL_UART_Init+0xa4>)
 8003a02:	400a      	ands	r2, r1
 8003a04:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689a      	ldr	r2, [r3, #8]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2108      	movs	r1, #8
 8003a12:	438a      	bics	r2, r1
 8003a14:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2101      	movs	r1, #1
 8003a22:	430a      	orrs	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f000 fa9b 	bl	8003f64 <UART_CheckIdleState>
 8003a2e:	0003      	movs	r3, r0
}
 8003a30:	0018      	movs	r0, r3
 8003a32:	46bd      	mov	sp, r7
 8003a34:	b002      	add	sp, #8
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	fffff7ff 	.word	0xfffff7ff

08003a3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08a      	sub	sp, #40	; 0x28
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	603b      	str	r3, [r7, #0]
 8003a48:	1dbb      	adds	r3, r7, #6
 8003a4a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a50:	2b20      	cmp	r3, #32
 8003a52:	d000      	beq.n	8003a56 <HAL_UART_Transmit+0x1a>
 8003a54:	e08d      	b.n	8003b72 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <HAL_UART_Transmit+0x28>
 8003a5c:	1dbb      	adds	r3, r7, #6
 8003a5e:	881b      	ldrh	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e085      	b.n	8003b74 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	2380      	movs	r3, #128	; 0x80
 8003a6e:	015b      	lsls	r3, r3, #5
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d109      	bne.n	8003a88 <HAL_UART_Transmit+0x4c>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d105      	bne.n	8003a88 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	4013      	ands	r3, r2
 8003a82:	d001      	beq.n	8003a88 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e075      	b.n	8003b74 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2284      	movs	r2, #132	; 0x84
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2221      	movs	r2, #33	; 0x21
 8003a94:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a96:	f7fe ff0f 	bl	80028b8 <HAL_GetTick>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1dba      	adds	r2, r7, #6
 8003aa2:	2150      	movs	r1, #80	; 0x50
 8003aa4:	8812      	ldrh	r2, [r2, #0]
 8003aa6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	1dba      	adds	r2, r7, #6
 8003aac:	2152      	movs	r1, #82	; 0x52
 8003aae:	8812      	ldrh	r2, [r2, #0]
 8003ab0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	2380      	movs	r3, #128	; 0x80
 8003ab8:	015b      	lsls	r3, r3, #5
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d108      	bne.n	8003ad0 <HAL_UART_Transmit+0x94>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d104      	bne.n	8003ad0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	e003      	b.n	8003ad8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ad8:	e030      	b.n	8003b3c <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	0013      	movs	r3, r2
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2180      	movs	r1, #128	; 0x80
 8003ae8:	f000 fae4 	bl	80040b4 <UART_WaitOnFlagUntilTimeout>
 8003aec:	1e03      	subs	r3, r0, #0
 8003aee:	d004      	beq.n	8003afa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2220      	movs	r2, #32
 8003af4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e03c      	b.n	8003b74 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10b      	bne.n	8003b18 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	881a      	ldrh	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	05d2      	lsls	r2, r2, #23
 8003b0a:	0dd2      	lsrs	r2, r2, #23
 8003b0c:	b292      	uxth	r2, r2
 8003b0e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	3302      	adds	r3, #2
 8003b14:	61bb      	str	r3, [r7, #24]
 8003b16:	e008      	b.n	8003b2a <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	781a      	ldrb	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	b292      	uxth	r2, r2
 8003b22:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	3301      	adds	r3, #1
 8003b28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2252      	movs	r2, #82	; 0x52
 8003b2e:	5a9b      	ldrh	r3, [r3, r2]
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	3b01      	subs	r3, #1
 8003b34:	b299      	uxth	r1, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2252      	movs	r2, #82	; 0x52
 8003b3a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2252      	movs	r2, #82	; 0x52
 8003b40:	5a9b      	ldrh	r3, [r3, r2]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1c8      	bne.n	8003ada <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	0013      	movs	r3, r2
 8003b52:	2200      	movs	r2, #0
 8003b54:	2140      	movs	r1, #64	; 0x40
 8003b56:	f000 faad 	bl	80040b4 <UART_WaitOnFlagUntilTimeout>
 8003b5a:	1e03      	subs	r3, r0, #0
 8003b5c:	d004      	beq.n	8003b68 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e005      	b.n	8003b74 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	e000      	b.n	8003b74 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8003b72:	2302      	movs	r3, #2
  }
}
 8003b74:	0018      	movs	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	b008      	add	sp, #32
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b088      	sub	sp, #32
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b84:	231e      	movs	r3, #30
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a8d      	ldr	r2, [pc, #564]	; (8003de0 <UART_SetConfig+0x264>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	0019      	movs	r1, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	4a88      	ldr	r2, [pc, #544]	; (8003de4 <UART_SetConfig+0x268>)
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	0019      	movs	r1, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	4a7f      	ldr	r2, [pc, #508]	; (8003de8 <UART_SetConfig+0x26c>)
 8003bea:	4013      	ands	r3, r2
 8003bec:	0019      	movs	r1, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	430a      	orrs	r2, r1
 8003bf6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a7b      	ldr	r2, [pc, #492]	; (8003dec <UART_SetConfig+0x270>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d127      	bne.n	8003c52 <UART_SetConfig+0xd6>
 8003c02:	4b7b      	ldr	r3, [pc, #492]	; (8003df0 <UART_SetConfig+0x274>)
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	2203      	movs	r2, #3
 8003c08:	4013      	ands	r3, r2
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	d00d      	beq.n	8003c2a <UART_SetConfig+0xae>
 8003c0e:	d81b      	bhi.n	8003c48 <UART_SetConfig+0xcc>
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d014      	beq.n	8003c3e <UART_SetConfig+0xc2>
 8003c14:	d818      	bhi.n	8003c48 <UART_SetConfig+0xcc>
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d002      	beq.n	8003c20 <UART_SetConfig+0xa4>
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d00a      	beq.n	8003c34 <UART_SetConfig+0xb8>
 8003c1e:	e013      	b.n	8003c48 <UART_SetConfig+0xcc>
 8003c20:	231f      	movs	r3, #31
 8003c22:	18fb      	adds	r3, r7, r3
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
 8003c28:	e021      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c2a:	231f      	movs	r3, #31
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	2202      	movs	r2, #2
 8003c30:	701a      	strb	r2, [r3, #0]
 8003c32:	e01c      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c34:	231f      	movs	r3, #31
 8003c36:	18fb      	adds	r3, r7, r3
 8003c38:	2204      	movs	r2, #4
 8003c3a:	701a      	strb	r2, [r3, #0]
 8003c3c:	e017      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c3e:	231f      	movs	r3, #31
 8003c40:	18fb      	adds	r3, r7, r3
 8003c42:	2208      	movs	r2, #8
 8003c44:	701a      	strb	r2, [r3, #0]
 8003c46:	e012      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c48:	231f      	movs	r3, #31
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	2210      	movs	r2, #16
 8003c4e:	701a      	strb	r2, [r3, #0]
 8003c50:	e00d      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a67      	ldr	r2, [pc, #412]	; (8003df4 <UART_SetConfig+0x278>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d104      	bne.n	8003c66 <UART_SetConfig+0xea>
 8003c5c:	231f      	movs	r3, #31
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	2200      	movs	r2, #0
 8003c62:	701a      	strb	r2, [r3, #0]
 8003c64:	e003      	b.n	8003c6e <UART_SetConfig+0xf2>
 8003c66:	231f      	movs	r3, #31
 8003c68:	18fb      	adds	r3, r7, r3
 8003c6a:	2210      	movs	r2, #16
 8003c6c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69da      	ldr	r2, [r3, #28]
 8003c72:	2380      	movs	r3, #128	; 0x80
 8003c74:	021b      	lsls	r3, r3, #8
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d15c      	bne.n	8003d34 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8003c7a:	231f      	movs	r3, #31
 8003c7c:	18fb      	adds	r3, r7, r3
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b08      	cmp	r3, #8
 8003c82:	d015      	beq.n	8003cb0 <UART_SetConfig+0x134>
 8003c84:	dc18      	bgt.n	8003cb8 <UART_SetConfig+0x13c>
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	d00d      	beq.n	8003ca6 <UART_SetConfig+0x12a>
 8003c8a:	dc15      	bgt.n	8003cb8 <UART_SetConfig+0x13c>
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <UART_SetConfig+0x11a>
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d005      	beq.n	8003ca0 <UART_SetConfig+0x124>
 8003c94:	e010      	b.n	8003cb8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c96:	f7ff fce1 	bl	800365c <HAL_RCC_GetPCLK1Freq>
 8003c9a:	0003      	movs	r3, r0
 8003c9c:	61bb      	str	r3, [r7, #24]
        break;
 8003c9e:	e012      	b.n	8003cc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca0:	4b55      	ldr	r3, [pc, #340]	; (8003df8 <UART_SetConfig+0x27c>)
 8003ca2:	61bb      	str	r3, [r7, #24]
        break;
 8003ca4:	e00f      	b.n	8003cc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca6:	f7ff fc79 	bl	800359c <HAL_RCC_GetSysClockFreq>
 8003caa:	0003      	movs	r3, r0
 8003cac:	61bb      	str	r3, [r7, #24]
        break;
 8003cae:	e00a      	b.n	8003cc6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb0:	2380      	movs	r3, #128	; 0x80
 8003cb2:	021b      	lsls	r3, r3, #8
 8003cb4:	61bb      	str	r3, [r7, #24]
        break;
 8003cb6:	e006      	b.n	8003cc6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cbc:	231e      	movs	r3, #30
 8003cbe:	18fb      	adds	r3, r7, r3
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	701a      	strb	r2, [r3, #0]
        break;
 8003cc4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d100      	bne.n	8003cce <UART_SetConfig+0x152>
 8003ccc:	e07a      	b.n	8003dc4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	005a      	lsls	r2, r3, #1
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	18d2      	adds	r2, r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	0019      	movs	r1, r3
 8003ce0:	0010      	movs	r0, r2
 8003ce2:	f7fc fa2d 	bl	8000140 <__udivsi3>
 8003ce6:	0003      	movs	r3, r0
 8003ce8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	2b0f      	cmp	r3, #15
 8003cee:	d91c      	bls.n	8003d2a <UART_SetConfig+0x1ae>
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	2380      	movs	r3, #128	; 0x80
 8003cf4:	025b      	lsls	r3, r3, #9
 8003cf6:	429a      	cmp	r2, r3
 8003cf8:	d217      	bcs.n	8003d2a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	200e      	movs	r0, #14
 8003d00:	183b      	adds	r3, r7, r0
 8003d02:	210f      	movs	r1, #15
 8003d04:	438a      	bics	r2, r1
 8003d06:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	085b      	lsrs	r3, r3, #1
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	2207      	movs	r2, #7
 8003d10:	4013      	ands	r3, r2
 8003d12:	b299      	uxth	r1, r3
 8003d14:	183b      	adds	r3, r7, r0
 8003d16:	183a      	adds	r2, r7, r0
 8003d18:	8812      	ldrh	r2, [r2, #0]
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	183a      	adds	r2, r7, r0
 8003d24:	8812      	ldrh	r2, [r2, #0]
 8003d26:	60da      	str	r2, [r3, #12]
 8003d28:	e04c      	b.n	8003dc4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003d2a:	231e      	movs	r3, #30
 8003d2c:	18fb      	adds	r3, r7, r3
 8003d2e:	2201      	movs	r2, #1
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	e047      	b.n	8003dc4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d34:	231f      	movs	r3, #31
 8003d36:	18fb      	adds	r3, r7, r3
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2b08      	cmp	r3, #8
 8003d3c:	d015      	beq.n	8003d6a <UART_SetConfig+0x1ee>
 8003d3e:	dc18      	bgt.n	8003d72 <UART_SetConfig+0x1f6>
 8003d40:	2b04      	cmp	r3, #4
 8003d42:	d00d      	beq.n	8003d60 <UART_SetConfig+0x1e4>
 8003d44:	dc15      	bgt.n	8003d72 <UART_SetConfig+0x1f6>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <UART_SetConfig+0x1d4>
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d005      	beq.n	8003d5a <UART_SetConfig+0x1de>
 8003d4e:	e010      	b.n	8003d72 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d50:	f7ff fc84 	bl	800365c <HAL_RCC_GetPCLK1Freq>
 8003d54:	0003      	movs	r3, r0
 8003d56:	61bb      	str	r3, [r7, #24]
        break;
 8003d58:	e012      	b.n	8003d80 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d5a:	4b27      	ldr	r3, [pc, #156]	; (8003df8 <UART_SetConfig+0x27c>)
 8003d5c:	61bb      	str	r3, [r7, #24]
        break;
 8003d5e:	e00f      	b.n	8003d80 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d60:	f7ff fc1c 	bl	800359c <HAL_RCC_GetSysClockFreq>
 8003d64:	0003      	movs	r3, r0
 8003d66:	61bb      	str	r3, [r7, #24]
        break;
 8003d68:	e00a      	b.n	8003d80 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d6a:	2380      	movs	r3, #128	; 0x80
 8003d6c:	021b      	lsls	r3, r3, #8
 8003d6e:	61bb      	str	r3, [r7, #24]
        break;
 8003d70:	e006      	b.n	8003d80 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003d72:	2300      	movs	r3, #0
 8003d74:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d76:	231e      	movs	r3, #30
 8003d78:	18fb      	adds	r3, r7, r3
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	701a      	strb	r2, [r3, #0]
        break;
 8003d7e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003d80:	69bb      	ldr	r3, [r7, #24]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d01e      	beq.n	8003dc4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	085a      	lsrs	r2, r3, #1
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	18d2      	adds	r2, r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	0019      	movs	r1, r3
 8003d96:	0010      	movs	r0, r2
 8003d98:	f7fc f9d2 	bl	8000140 <__udivsi3>
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b0f      	cmp	r3, #15
 8003da4:	d90a      	bls.n	8003dbc <UART_SetConfig+0x240>
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	025b      	lsls	r3, r3, #9
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d205      	bcs.n	8003dbc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	60da      	str	r2, [r3, #12]
 8003dba:	e003      	b.n	8003dc4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8003dbc:	231e      	movs	r3, #30
 8003dbe:	18fb      	adds	r3, r7, r3
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003dd0:	231e      	movs	r3, #30
 8003dd2:	18fb      	adds	r3, r7, r3
 8003dd4:	781b      	ldrb	r3, [r3, #0]
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b008      	add	sp, #32
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	ffff69f3 	.word	0xffff69f3
 8003de4:	ffffcfff 	.word	0xffffcfff
 8003de8:	fffff4ff 	.word	0xfffff4ff
 8003dec:	40013800 	.word	0x40013800
 8003df0:	40021000 	.word	0x40021000
 8003df4:	40004400 	.word	0x40004400
 8003df8:	007a1200 	.word	0x007a1200

08003dfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e08:	2201      	movs	r2, #1
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d00b      	beq.n	8003e26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	4a4a      	ldr	r2, [pc, #296]	; (8003f40 <UART_AdvFeatureConfig+0x144>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	0019      	movs	r1, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	d00b      	beq.n	8003e48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	4a43      	ldr	r2, [pc, #268]	; (8003f44 <UART_AdvFeatureConfig+0x148>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	0019      	movs	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4c:	2204      	movs	r2, #4
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d00b      	beq.n	8003e6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	4a3b      	ldr	r2, [pc, #236]	; (8003f48 <UART_AdvFeatureConfig+0x14c>)
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	0019      	movs	r1, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	2208      	movs	r2, #8
 8003e70:	4013      	ands	r3, r2
 8003e72:	d00b      	beq.n	8003e8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	4a34      	ldr	r2, [pc, #208]	; (8003f4c <UART_AdvFeatureConfig+0x150>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	0019      	movs	r1, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	2210      	movs	r2, #16
 8003e92:	4013      	ands	r3, r2
 8003e94:	d00b      	beq.n	8003eae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	4a2c      	ldr	r2, [pc, #176]	; (8003f50 <UART_AdvFeatureConfig+0x154>)
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	0019      	movs	r1, r3
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d00b      	beq.n	8003ed0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	4a25      	ldr	r2, [pc, #148]	; (8003f54 <UART_AdvFeatureConfig+0x158>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	0019      	movs	r1, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	2240      	movs	r2, #64	; 0x40
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d01d      	beq.n	8003f16 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	4a1d      	ldr	r2, [pc, #116]	; (8003f58 <UART_AdvFeatureConfig+0x15c>)
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	0019      	movs	r1, r3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	430a      	orrs	r2, r1
 8003ef0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ef6:	2380      	movs	r3, #128	; 0x80
 8003ef8:	035b      	lsls	r3, r3, #13
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d10b      	bne.n	8003f16 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	4a15      	ldr	r2, [pc, #84]	; (8003f5c <UART_AdvFeatureConfig+0x160>)
 8003f06:	4013      	ands	r3, r2
 8003f08:	0019      	movs	r1, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	430a      	orrs	r2, r1
 8003f14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f1a:	2280      	movs	r2, #128	; 0x80
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	d00b      	beq.n	8003f38 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	4a0e      	ldr	r2, [pc, #56]	; (8003f60 <UART_AdvFeatureConfig+0x164>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	0019      	movs	r1, r3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	430a      	orrs	r2, r1
 8003f36:	605a      	str	r2, [r3, #4]
  }
}
 8003f38:	46c0      	nop			; (mov r8, r8)
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	fffdffff 	.word	0xfffdffff
 8003f44:	fffeffff 	.word	0xfffeffff
 8003f48:	fffbffff 	.word	0xfffbffff
 8003f4c:	ffff7fff 	.word	0xffff7fff
 8003f50:	ffffefff 	.word	0xffffefff
 8003f54:	ffffdfff 	.word	0xffffdfff
 8003f58:	ffefffff 	.word	0xffefffff
 8003f5c:	ff9fffff 	.word	0xff9fffff
 8003f60:	fff7ffff 	.word	0xfff7ffff

08003f64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b092      	sub	sp, #72	; 0x48
 8003f68:	af02      	add	r7, sp, #8
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2284      	movs	r2, #132	; 0x84
 8003f70:	2100      	movs	r1, #0
 8003f72:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f74:	f7fe fca0 	bl	80028b8 <HAL_GetTick>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2208      	movs	r2, #8
 8003f84:	4013      	ands	r3, r2
 8003f86:	2b08      	cmp	r3, #8
 8003f88:	d12c      	bne.n	8003fe4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f8c:	2280      	movs	r2, #128	; 0x80
 8003f8e:	0391      	lsls	r1, r2, #14
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4a46      	ldr	r2, [pc, #280]	; (80040ac <UART_CheckIdleState+0x148>)
 8003f94:	9200      	str	r2, [sp, #0]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f000 f88c 	bl	80040b4 <UART_WaitOnFlagUntilTimeout>
 8003f9c:	1e03      	subs	r3, r0, #0
 8003f9e:	d021      	beq.n	8003fe4 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fa0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fa4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fa8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003faa:	2301      	movs	r3, #1
 8003fac:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fb0:	f383 8810 	msr	PRIMASK, r3
}
 8003fb4:	46c0      	nop			; (mov r8, r8)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2180      	movs	r1, #128	; 0x80
 8003fc2:	438a      	bics	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fcc:	f383 8810 	msr	PRIMASK, r3
}
 8003fd0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2278      	movs	r2, #120	; 0x78
 8003fdc:	2100      	movs	r1, #0
 8003fde:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e05f      	b.n	80040a4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2204      	movs	r2, #4
 8003fec:	4013      	ands	r3, r2
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d146      	bne.n	8004080 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ff4:	2280      	movs	r2, #128	; 0x80
 8003ff6:	03d1      	lsls	r1, r2, #15
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	4a2c      	ldr	r2, [pc, #176]	; (80040ac <UART_CheckIdleState+0x148>)
 8003ffc:	9200      	str	r2, [sp, #0]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f000 f858 	bl	80040b4 <UART_WaitOnFlagUntilTimeout>
 8004004:	1e03      	subs	r3, r0, #0
 8004006:	d03b      	beq.n	8004080 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004008:	f3ef 8310 	mrs	r3, PRIMASK
 800400c:	60fb      	str	r3, [r7, #12]
  return(result);
 800400e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004010:	637b      	str	r3, [r7, #52]	; 0x34
 8004012:	2301      	movs	r3, #1
 8004014:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f383 8810 	msr	PRIMASK, r3
}
 800401c:	46c0      	nop			; (mov r8, r8)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4921      	ldr	r1, [pc, #132]	; (80040b0 <UART_CheckIdleState+0x14c>)
 800402a:	400a      	ands	r2, r1
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004030:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f383 8810 	msr	PRIMASK, r3
}
 8004038:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800403a:	f3ef 8310 	mrs	r3, PRIMASK
 800403e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004040:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004042:	633b      	str	r3, [r7, #48]	; 0x30
 8004044:	2301      	movs	r3, #1
 8004046:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f383 8810 	msr	PRIMASK, r3
}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2101      	movs	r1, #1
 800405c:	438a      	bics	r2, r1
 800405e:	609a      	str	r2, [r3, #8]
 8004060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004062:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004064:	6a3b      	ldr	r3, [r7, #32]
 8004066:	f383 8810 	msr	PRIMASK, r3
}
 800406a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2280      	movs	r2, #128	; 0x80
 8004070:	2120      	movs	r1, #32
 8004072:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2278      	movs	r2, #120	; 0x78
 8004078:	2100      	movs	r1, #0
 800407a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e011      	b.n	80040a4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2280      	movs	r2, #128	; 0x80
 800408a:	2120      	movs	r1, #32
 800408c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2278      	movs	r2, #120	; 0x78
 800409e:	2100      	movs	r1, #0
 80040a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	0018      	movs	r0, r3
 80040a6:	46bd      	mov	sp, r7
 80040a8:	b010      	add	sp, #64	; 0x40
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	01ffffff 	.word	0x01ffffff
 80040b0:	fffffedf 	.word	0xfffffedf

080040b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	603b      	str	r3, [r7, #0]
 80040c0:	1dfb      	adds	r3, r7, #7
 80040c2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c4:	e04b      	b.n	800415e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	3301      	adds	r3, #1
 80040ca:	d048      	beq.n	800415e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040cc:	f7fe fbf4 	bl	80028b8 <HAL_GetTick>
 80040d0:	0002      	movs	r2, r0
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	69ba      	ldr	r2, [r7, #24]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d302      	bcc.n	80040e2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e04b      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2204      	movs	r2, #4
 80040ee:	4013      	ands	r3, r2
 80040f0:	d035      	beq.n	800415e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	2208      	movs	r2, #8
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d111      	bne.n	8004124 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2208      	movs	r2, #8
 8004106:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	0018      	movs	r0, r3
 800410c:	f000 f83c 	bl	8004188 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2284      	movs	r2, #132	; 0x84
 8004114:	2108      	movs	r1, #8
 8004116:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2278      	movs	r2, #120	; 0x78
 800411c:	2100      	movs	r1, #0
 800411e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e02c      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69da      	ldr	r2, [r3, #28]
 800412a:	2380      	movs	r3, #128	; 0x80
 800412c:	011b      	lsls	r3, r3, #4
 800412e:	401a      	ands	r2, r3
 8004130:	2380      	movs	r3, #128	; 0x80
 8004132:	011b      	lsls	r3, r3, #4
 8004134:	429a      	cmp	r2, r3
 8004136:	d112      	bne.n	800415e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2280      	movs	r2, #128	; 0x80
 800413e:	0112      	lsls	r2, r2, #4
 8004140:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	0018      	movs	r0, r3
 8004146:	f000 f81f 	bl	8004188 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2284      	movs	r2, #132	; 0x84
 800414e:	2120      	movs	r1, #32
 8004150:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2278      	movs	r2, #120	; 0x78
 8004156:	2100      	movs	r1, #0
 8004158:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e00f      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	4013      	ands	r3, r2
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	425a      	negs	r2, r3
 800416e:	4153      	adcs	r3, r2
 8004170:	b2db      	uxtb	r3, r3
 8004172:	001a      	movs	r2, r3
 8004174:	1dfb      	adds	r3, r7, #7
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d0a4      	beq.n	80040c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	0018      	movs	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	b004      	add	sp, #16
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08e      	sub	sp, #56	; 0x38
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004190:	f3ef 8310 	mrs	r3, PRIMASK
 8004194:	617b      	str	r3, [r7, #20]
  return(result);
 8004196:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004198:	637b      	str	r3, [r7, #52]	; 0x34
 800419a:	2301      	movs	r3, #1
 800419c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f383 8810 	msr	PRIMASK, r3
}
 80041a4:	46c0      	nop			; (mov r8, r8)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4926      	ldr	r1, [pc, #152]	; (800424c <UART_EndRxTransfer+0xc4>)
 80041b2:	400a      	ands	r2, r1
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f383 8810 	msr	PRIMASK, r3
}
 80041c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c2:	f3ef 8310 	mrs	r3, PRIMASK
 80041c6:	623b      	str	r3, [r7, #32]
  return(result);
 80041c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ca:	633b      	str	r3, [r7, #48]	; 0x30
 80041cc:	2301      	movs	r3, #1
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	f383 8810 	msr	PRIMASK, r3
}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2101      	movs	r1, #1
 80041e4:	438a      	bics	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ee:	f383 8810 	msr	PRIMASK, r3
}
 80041f2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d118      	bne.n	800422e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004200:	60bb      	str	r3, [r7, #8]
  return(result);
 8004202:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004206:	2301      	movs	r3, #1
 8004208:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f383 8810 	msr	PRIMASK, r3
}
 8004210:	46c0      	nop			; (mov r8, r8)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2110      	movs	r1, #16
 800421e:	438a      	bics	r2, r1
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004224:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f383 8810 	msr	PRIMASK, r3
}
 800422c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2280      	movs	r2, #128	; 0x80
 8004232:	2120      	movs	r1, #32
 8004234:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	46bd      	mov	sp, r7
 8004246:	b00e      	add	sp, #56	; 0x38
 8004248:	bd80      	pop	{r7, pc}
 800424a:	46c0      	nop			; (mov r8, r8)
 800424c:	fffffedf 	.word	0xfffffedf

08004250 <__cvt>:
 8004250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004252:	001e      	movs	r6, r3
 8004254:	2300      	movs	r3, #0
 8004256:	0014      	movs	r4, r2
 8004258:	b08b      	sub	sp, #44	; 0x2c
 800425a:	429e      	cmp	r6, r3
 800425c:	da04      	bge.n	8004268 <__cvt+0x18>
 800425e:	2180      	movs	r1, #128	; 0x80
 8004260:	0609      	lsls	r1, r1, #24
 8004262:	1873      	adds	r3, r6, r1
 8004264:	001e      	movs	r6, r3
 8004266:	232d      	movs	r3, #45	; 0x2d
 8004268:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800426a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800426c:	7013      	strb	r3, [r2, #0]
 800426e:	2320      	movs	r3, #32
 8004270:	2203      	movs	r2, #3
 8004272:	439f      	bics	r7, r3
 8004274:	2f46      	cmp	r7, #70	; 0x46
 8004276:	d007      	beq.n	8004288 <__cvt+0x38>
 8004278:	003b      	movs	r3, r7
 800427a:	3b45      	subs	r3, #69	; 0x45
 800427c:	4259      	negs	r1, r3
 800427e:	414b      	adcs	r3, r1
 8004280:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004282:	3a01      	subs	r2, #1
 8004284:	18cb      	adds	r3, r1, r3
 8004286:	9310      	str	r3, [sp, #64]	; 0x40
 8004288:	ab09      	add	r3, sp, #36	; 0x24
 800428a:	9304      	str	r3, [sp, #16]
 800428c:	ab08      	add	r3, sp, #32
 800428e:	9303      	str	r3, [sp, #12]
 8004290:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004292:	9200      	str	r2, [sp, #0]
 8004294:	9302      	str	r3, [sp, #8]
 8004296:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004298:	0022      	movs	r2, r4
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	0033      	movs	r3, r6
 800429e:	f000 fe97 	bl	8004fd0 <_dtoa_r>
 80042a2:	0005      	movs	r5, r0
 80042a4:	2f47      	cmp	r7, #71	; 0x47
 80042a6:	d102      	bne.n	80042ae <__cvt+0x5e>
 80042a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80042aa:	07db      	lsls	r3, r3, #31
 80042ac:	d528      	bpl.n	8004300 <__cvt+0xb0>
 80042ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042b0:	18eb      	adds	r3, r5, r3
 80042b2:	9307      	str	r3, [sp, #28]
 80042b4:	2f46      	cmp	r7, #70	; 0x46
 80042b6:	d114      	bne.n	80042e2 <__cvt+0x92>
 80042b8:	782b      	ldrb	r3, [r5, #0]
 80042ba:	2b30      	cmp	r3, #48	; 0x30
 80042bc:	d10c      	bne.n	80042d8 <__cvt+0x88>
 80042be:	2200      	movs	r2, #0
 80042c0:	2300      	movs	r3, #0
 80042c2:	0020      	movs	r0, r4
 80042c4:	0031      	movs	r1, r6
 80042c6:	f7fc f8c1 	bl	800044c <__aeabi_dcmpeq>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d104      	bne.n	80042d8 <__cvt+0x88>
 80042ce:	2301      	movs	r3, #1
 80042d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80042d2:	1a9b      	subs	r3, r3, r2
 80042d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80042d6:	6013      	str	r3, [r2, #0]
 80042d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80042da:	9a07      	ldr	r2, [sp, #28]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	18d3      	adds	r3, r2, r3
 80042e0:	9307      	str	r3, [sp, #28]
 80042e2:	2200      	movs	r2, #0
 80042e4:	2300      	movs	r3, #0
 80042e6:	0020      	movs	r0, r4
 80042e8:	0031      	movs	r1, r6
 80042ea:	f7fc f8af 	bl	800044c <__aeabi_dcmpeq>
 80042ee:	2800      	cmp	r0, #0
 80042f0:	d001      	beq.n	80042f6 <__cvt+0xa6>
 80042f2:	9b07      	ldr	r3, [sp, #28]
 80042f4:	9309      	str	r3, [sp, #36]	; 0x24
 80042f6:	2230      	movs	r2, #48	; 0x30
 80042f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042fa:	9907      	ldr	r1, [sp, #28]
 80042fc:	428b      	cmp	r3, r1
 80042fe:	d306      	bcc.n	800430e <__cvt+0xbe>
 8004300:	0028      	movs	r0, r5
 8004302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004304:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004306:	1b5b      	subs	r3, r3, r5
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	b00b      	add	sp, #44	; 0x2c
 800430c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800430e:	1c59      	adds	r1, r3, #1
 8004310:	9109      	str	r1, [sp, #36]	; 0x24
 8004312:	701a      	strb	r2, [r3, #0]
 8004314:	e7f0      	b.n	80042f8 <__cvt+0xa8>

08004316 <__exponent>:
 8004316:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004318:	1c83      	adds	r3, r0, #2
 800431a:	b087      	sub	sp, #28
 800431c:	9303      	str	r3, [sp, #12]
 800431e:	0005      	movs	r5, r0
 8004320:	000c      	movs	r4, r1
 8004322:	232b      	movs	r3, #43	; 0x2b
 8004324:	7002      	strb	r2, [r0, #0]
 8004326:	2900      	cmp	r1, #0
 8004328:	da01      	bge.n	800432e <__exponent+0x18>
 800432a:	424c      	negs	r4, r1
 800432c:	3302      	adds	r3, #2
 800432e:	706b      	strb	r3, [r5, #1]
 8004330:	2c09      	cmp	r4, #9
 8004332:	dd2f      	ble.n	8004394 <__exponent+0x7e>
 8004334:	270a      	movs	r7, #10
 8004336:	ab04      	add	r3, sp, #16
 8004338:	1dde      	adds	r6, r3, #7
 800433a:	0020      	movs	r0, r4
 800433c:	0039      	movs	r1, r7
 800433e:	9601      	str	r6, [sp, #4]
 8004340:	f7fc f86e 	bl	8000420 <__aeabi_idivmod>
 8004344:	3e01      	subs	r6, #1
 8004346:	3130      	adds	r1, #48	; 0x30
 8004348:	0020      	movs	r0, r4
 800434a:	7031      	strb	r1, [r6, #0]
 800434c:	0039      	movs	r1, r7
 800434e:	9402      	str	r4, [sp, #8]
 8004350:	f7fb ff80 	bl	8000254 <__divsi3>
 8004354:	9b02      	ldr	r3, [sp, #8]
 8004356:	0004      	movs	r4, r0
 8004358:	2b63      	cmp	r3, #99	; 0x63
 800435a:	dcee      	bgt.n	800433a <__exponent+0x24>
 800435c:	9b01      	ldr	r3, [sp, #4]
 800435e:	3430      	adds	r4, #48	; 0x30
 8004360:	1e9a      	subs	r2, r3, #2
 8004362:	0013      	movs	r3, r2
 8004364:	9903      	ldr	r1, [sp, #12]
 8004366:	7014      	strb	r4, [r2, #0]
 8004368:	a804      	add	r0, sp, #16
 800436a:	3007      	adds	r0, #7
 800436c:	4298      	cmp	r0, r3
 800436e:	d80c      	bhi.n	800438a <__exponent+0x74>
 8004370:	2300      	movs	r3, #0
 8004372:	4282      	cmp	r2, r0
 8004374:	d804      	bhi.n	8004380 <__exponent+0x6a>
 8004376:	aa04      	add	r2, sp, #16
 8004378:	3309      	adds	r3, #9
 800437a:	189b      	adds	r3, r3, r2
 800437c:	9a01      	ldr	r2, [sp, #4]
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	9a03      	ldr	r2, [sp, #12]
 8004382:	18d3      	adds	r3, r2, r3
 8004384:	1b58      	subs	r0, r3, r5
 8004386:	b007      	add	sp, #28
 8004388:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800438a:	7818      	ldrb	r0, [r3, #0]
 800438c:	3301      	adds	r3, #1
 800438e:	7008      	strb	r0, [r1, #0]
 8004390:	3101      	adds	r1, #1
 8004392:	e7e9      	b.n	8004368 <__exponent+0x52>
 8004394:	2330      	movs	r3, #48	; 0x30
 8004396:	3430      	adds	r4, #48	; 0x30
 8004398:	70ab      	strb	r3, [r5, #2]
 800439a:	70ec      	strb	r4, [r5, #3]
 800439c:	1d2b      	adds	r3, r5, #4
 800439e:	e7f1      	b.n	8004384 <__exponent+0x6e>

080043a0 <_printf_float>:
 80043a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a2:	b095      	sub	sp, #84	; 0x54
 80043a4:	000c      	movs	r4, r1
 80043a6:	9208      	str	r2, [sp, #32]
 80043a8:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80043aa:	9309      	str	r3, [sp, #36]	; 0x24
 80043ac:	0007      	movs	r7, r0
 80043ae:	f000 fcf5 	bl	8004d9c <_localeconv_r>
 80043b2:	6803      	ldr	r3, [r0, #0]
 80043b4:	0018      	movs	r0, r3
 80043b6:	930c      	str	r3, [sp, #48]	; 0x30
 80043b8:	f7fb fea6 	bl	8000108 <strlen>
 80043bc:	2300      	movs	r3, #0
 80043be:	9312      	str	r3, [sp, #72]	; 0x48
 80043c0:	7e23      	ldrb	r3, [r4, #24]
 80043c2:	2207      	movs	r2, #7
 80043c4:	930a      	str	r3, [sp, #40]	; 0x28
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	900d      	str	r0, [sp, #52]	; 0x34
 80043ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80043cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043ce:	682b      	ldr	r3, [r5, #0]
 80043d0:	05c9      	lsls	r1, r1, #23
 80043d2:	d547      	bpl.n	8004464 <_printf_float+0xc4>
 80043d4:	189b      	adds	r3, r3, r2
 80043d6:	4393      	bics	r3, r2
 80043d8:	001a      	movs	r2, r3
 80043da:	3208      	adds	r2, #8
 80043dc:	602a      	str	r2, [r5, #0]
 80043de:	681e      	ldr	r6, [r3, #0]
 80043e0:	685d      	ldr	r5, [r3, #4]
 80043e2:	0032      	movs	r2, r6
 80043e4:	002b      	movs	r3, r5
 80043e6:	64a2      	str	r2, [r4, #72]	; 0x48
 80043e8:	64e3      	str	r3, [r4, #76]	; 0x4c
 80043ea:	2201      	movs	r2, #1
 80043ec:	006b      	lsls	r3, r5, #1
 80043ee:	085b      	lsrs	r3, r3, #1
 80043f0:	930e      	str	r3, [sp, #56]	; 0x38
 80043f2:	0030      	movs	r0, r6
 80043f4:	4bab      	ldr	r3, [pc, #684]	; (80046a4 <_printf_float+0x304>)
 80043f6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80043f8:	4252      	negs	r2, r2
 80043fa:	f7fd fdf3 	bl	8001fe4 <__aeabi_dcmpun>
 80043fe:	2800      	cmp	r0, #0
 8004400:	d132      	bne.n	8004468 <_printf_float+0xc8>
 8004402:	2201      	movs	r2, #1
 8004404:	0030      	movs	r0, r6
 8004406:	4ba7      	ldr	r3, [pc, #668]	; (80046a4 <_printf_float+0x304>)
 8004408:	990e      	ldr	r1, [sp, #56]	; 0x38
 800440a:	4252      	negs	r2, r2
 800440c:	f7fc f82e 	bl	800046c <__aeabi_dcmple>
 8004410:	2800      	cmp	r0, #0
 8004412:	d129      	bne.n	8004468 <_printf_float+0xc8>
 8004414:	2200      	movs	r2, #0
 8004416:	2300      	movs	r3, #0
 8004418:	0030      	movs	r0, r6
 800441a:	0029      	movs	r1, r5
 800441c:	f7fc f81c 	bl	8000458 <__aeabi_dcmplt>
 8004420:	2800      	cmp	r0, #0
 8004422:	d003      	beq.n	800442c <_printf_float+0x8c>
 8004424:	0023      	movs	r3, r4
 8004426:	222d      	movs	r2, #45	; 0x2d
 8004428:	3343      	adds	r3, #67	; 0x43
 800442a:	701a      	strb	r2, [r3, #0]
 800442c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800442e:	4d9e      	ldr	r5, [pc, #632]	; (80046a8 <_printf_float+0x308>)
 8004430:	2b47      	cmp	r3, #71	; 0x47
 8004432:	d900      	bls.n	8004436 <_printf_float+0x96>
 8004434:	4d9d      	ldr	r5, [pc, #628]	; (80046ac <_printf_float+0x30c>)
 8004436:	2303      	movs	r3, #3
 8004438:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800443a:	6123      	str	r3, [r4, #16]
 800443c:	3301      	adds	r3, #1
 800443e:	439a      	bics	r2, r3
 8004440:	2300      	movs	r3, #0
 8004442:	6022      	str	r2, [r4, #0]
 8004444:	930b      	str	r3, [sp, #44]	; 0x2c
 8004446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004448:	0021      	movs	r1, r4
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	0038      	movs	r0, r7
 800444e:	9b08      	ldr	r3, [sp, #32]
 8004450:	aa13      	add	r2, sp, #76	; 0x4c
 8004452:	f000 f9fb 	bl	800484c <_printf_common>
 8004456:	3001      	adds	r0, #1
 8004458:	d000      	beq.n	800445c <_printf_float+0xbc>
 800445a:	e0a3      	b.n	80045a4 <_printf_float+0x204>
 800445c:	2001      	movs	r0, #1
 800445e:	4240      	negs	r0, r0
 8004460:	b015      	add	sp, #84	; 0x54
 8004462:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004464:	3307      	adds	r3, #7
 8004466:	e7b6      	b.n	80043d6 <_printf_float+0x36>
 8004468:	0032      	movs	r2, r6
 800446a:	002b      	movs	r3, r5
 800446c:	0030      	movs	r0, r6
 800446e:	0029      	movs	r1, r5
 8004470:	f7fd fdb8 	bl	8001fe4 <__aeabi_dcmpun>
 8004474:	2800      	cmp	r0, #0
 8004476:	d00b      	beq.n	8004490 <_printf_float+0xf0>
 8004478:	2d00      	cmp	r5, #0
 800447a:	da03      	bge.n	8004484 <_printf_float+0xe4>
 800447c:	0023      	movs	r3, r4
 800447e:	222d      	movs	r2, #45	; 0x2d
 8004480:	3343      	adds	r3, #67	; 0x43
 8004482:	701a      	strb	r2, [r3, #0]
 8004484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004486:	4d8a      	ldr	r5, [pc, #552]	; (80046b0 <_printf_float+0x310>)
 8004488:	2b47      	cmp	r3, #71	; 0x47
 800448a:	d9d4      	bls.n	8004436 <_printf_float+0x96>
 800448c:	4d89      	ldr	r5, [pc, #548]	; (80046b4 <_printf_float+0x314>)
 800448e:	e7d2      	b.n	8004436 <_printf_float+0x96>
 8004490:	2220      	movs	r2, #32
 8004492:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	4391      	bics	r1, r2
 8004498:	910e      	str	r1, [sp, #56]	; 0x38
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	d14a      	bne.n	8004534 <_printf_float+0x194>
 800449e:	3307      	adds	r3, #7
 80044a0:	6063      	str	r3, [r4, #4]
 80044a2:	2380      	movs	r3, #128	; 0x80
 80044a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044a6:	00db      	lsls	r3, r3, #3
 80044a8:	4313      	orrs	r3, r2
 80044aa:	2200      	movs	r2, #0
 80044ac:	9206      	str	r2, [sp, #24]
 80044ae:	aa12      	add	r2, sp, #72	; 0x48
 80044b0:	9205      	str	r2, [sp, #20]
 80044b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	9204      	str	r2, [sp, #16]
 80044b8:	aa11      	add	r2, sp, #68	; 0x44
 80044ba:	9203      	str	r2, [sp, #12]
 80044bc:	2223      	movs	r2, #35	; 0x23
 80044be:	a908      	add	r1, sp, #32
 80044c0:	9301      	str	r3, [sp, #4]
 80044c2:	6863      	ldr	r3, [r4, #4]
 80044c4:	1852      	adds	r2, r2, r1
 80044c6:	9202      	str	r2, [sp, #8]
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	0032      	movs	r2, r6
 80044cc:	002b      	movs	r3, r5
 80044ce:	0038      	movs	r0, r7
 80044d0:	f7ff febe 	bl	8004250 <__cvt>
 80044d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044d6:	0005      	movs	r5, r0
 80044d8:	2b47      	cmp	r3, #71	; 0x47
 80044da:	d109      	bne.n	80044f0 <_printf_float+0x150>
 80044dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044de:	1cda      	adds	r2, r3, #3
 80044e0:	db02      	blt.n	80044e8 <_printf_float+0x148>
 80044e2:	6862      	ldr	r2, [r4, #4]
 80044e4:	4293      	cmp	r3, r2
 80044e6:	dd49      	ble.n	800457c <_printf_float+0x1dc>
 80044e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044ea:	3b02      	subs	r3, #2
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	930a      	str	r3, [sp, #40]	; 0x28
 80044f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044f2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80044f4:	2b65      	cmp	r3, #101	; 0x65
 80044f6:	d824      	bhi.n	8004542 <_printf_float+0x1a2>
 80044f8:	0020      	movs	r0, r4
 80044fa:	001a      	movs	r2, r3
 80044fc:	3901      	subs	r1, #1
 80044fe:	3050      	adds	r0, #80	; 0x50
 8004500:	9111      	str	r1, [sp, #68]	; 0x44
 8004502:	f7ff ff08 	bl	8004316 <__exponent>
 8004506:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004508:	900b      	str	r0, [sp, #44]	; 0x2c
 800450a:	1813      	adds	r3, r2, r0
 800450c:	6123      	str	r3, [r4, #16]
 800450e:	2a01      	cmp	r2, #1
 8004510:	dc02      	bgt.n	8004518 <_printf_float+0x178>
 8004512:	6822      	ldr	r2, [r4, #0]
 8004514:	07d2      	lsls	r2, r2, #31
 8004516:	d501      	bpl.n	800451c <_printf_float+0x17c>
 8004518:	3301      	adds	r3, #1
 800451a:	6123      	str	r3, [r4, #16]
 800451c:	2323      	movs	r3, #35	; 0x23
 800451e:	aa08      	add	r2, sp, #32
 8004520:	189b      	adds	r3, r3, r2
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d100      	bne.n	800452a <_printf_float+0x18a>
 8004528:	e78d      	b.n	8004446 <_printf_float+0xa6>
 800452a:	0023      	movs	r3, r4
 800452c:	222d      	movs	r2, #45	; 0x2d
 800452e:	3343      	adds	r3, #67	; 0x43
 8004530:	701a      	strb	r2, [r3, #0]
 8004532:	e788      	b.n	8004446 <_printf_float+0xa6>
 8004534:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004536:	2a47      	cmp	r2, #71	; 0x47
 8004538:	d1b3      	bne.n	80044a2 <_printf_float+0x102>
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1b1      	bne.n	80044a2 <_printf_float+0x102>
 800453e:	3301      	adds	r3, #1
 8004540:	e7ae      	b.n	80044a0 <_printf_float+0x100>
 8004542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004544:	2b66      	cmp	r3, #102	; 0x66
 8004546:	d11b      	bne.n	8004580 <_printf_float+0x1e0>
 8004548:	6863      	ldr	r3, [r4, #4]
 800454a:	2900      	cmp	r1, #0
 800454c:	dd09      	ble.n	8004562 <_printf_float+0x1c2>
 800454e:	6121      	str	r1, [r4, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d102      	bne.n	800455a <_printf_float+0x1ba>
 8004554:	6822      	ldr	r2, [r4, #0]
 8004556:	07d2      	lsls	r2, r2, #31
 8004558:	d50b      	bpl.n	8004572 <_printf_float+0x1d2>
 800455a:	3301      	adds	r3, #1
 800455c:	185b      	adds	r3, r3, r1
 800455e:	6123      	str	r3, [r4, #16]
 8004560:	e007      	b.n	8004572 <_printf_float+0x1d2>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <_printf_float+0x1ce>
 8004566:	2201      	movs	r2, #1
 8004568:	6821      	ldr	r1, [r4, #0]
 800456a:	4211      	tst	r1, r2
 800456c:	d000      	beq.n	8004570 <_printf_float+0x1d0>
 800456e:	1c9a      	adds	r2, r3, #2
 8004570:	6122      	str	r2, [r4, #16]
 8004572:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004574:	65a3      	str	r3, [r4, #88]	; 0x58
 8004576:	2300      	movs	r3, #0
 8004578:	930b      	str	r3, [sp, #44]	; 0x2c
 800457a:	e7cf      	b.n	800451c <_printf_float+0x17c>
 800457c:	2367      	movs	r3, #103	; 0x67
 800457e:	930a      	str	r3, [sp, #40]	; 0x28
 8004580:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004582:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004584:	4299      	cmp	r1, r3
 8004586:	db06      	blt.n	8004596 <_printf_float+0x1f6>
 8004588:	6823      	ldr	r3, [r4, #0]
 800458a:	6121      	str	r1, [r4, #16]
 800458c:	07db      	lsls	r3, r3, #31
 800458e:	d5f0      	bpl.n	8004572 <_printf_float+0x1d2>
 8004590:	3101      	adds	r1, #1
 8004592:	6121      	str	r1, [r4, #16]
 8004594:	e7ed      	b.n	8004572 <_printf_float+0x1d2>
 8004596:	2201      	movs	r2, #1
 8004598:	2900      	cmp	r1, #0
 800459a:	dc01      	bgt.n	80045a0 <_printf_float+0x200>
 800459c:	1892      	adds	r2, r2, r2
 800459e:	1a52      	subs	r2, r2, r1
 80045a0:	189b      	adds	r3, r3, r2
 80045a2:	e7dc      	b.n	800455e <_printf_float+0x1be>
 80045a4:	6822      	ldr	r2, [r4, #0]
 80045a6:	0553      	lsls	r3, r2, #21
 80045a8:	d408      	bmi.n	80045bc <_printf_float+0x21c>
 80045aa:	6923      	ldr	r3, [r4, #16]
 80045ac:	002a      	movs	r2, r5
 80045ae:	0038      	movs	r0, r7
 80045b0:	9908      	ldr	r1, [sp, #32]
 80045b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80045b4:	47a8      	blx	r5
 80045b6:	3001      	adds	r0, #1
 80045b8:	d12a      	bne.n	8004610 <_printf_float+0x270>
 80045ba:	e74f      	b.n	800445c <_printf_float+0xbc>
 80045bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045be:	2b65      	cmp	r3, #101	; 0x65
 80045c0:	d800      	bhi.n	80045c4 <_printf_float+0x224>
 80045c2:	e0ec      	b.n	800479e <_printf_float+0x3fe>
 80045c4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80045c6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80045c8:	2200      	movs	r2, #0
 80045ca:	2300      	movs	r3, #0
 80045cc:	f7fb ff3e 	bl	800044c <__aeabi_dcmpeq>
 80045d0:	2800      	cmp	r0, #0
 80045d2:	d034      	beq.n	800463e <_printf_float+0x29e>
 80045d4:	2301      	movs	r3, #1
 80045d6:	0038      	movs	r0, r7
 80045d8:	4a37      	ldr	r2, [pc, #220]	; (80046b8 <_printf_float+0x318>)
 80045da:	9908      	ldr	r1, [sp, #32]
 80045dc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80045de:	47a8      	blx	r5
 80045e0:	3001      	adds	r0, #1
 80045e2:	d100      	bne.n	80045e6 <_printf_float+0x246>
 80045e4:	e73a      	b.n	800445c <_printf_float+0xbc>
 80045e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80045e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80045ea:	429a      	cmp	r2, r3
 80045ec:	db02      	blt.n	80045f4 <_printf_float+0x254>
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	07db      	lsls	r3, r3, #31
 80045f2:	d50d      	bpl.n	8004610 <_printf_float+0x270>
 80045f4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80045f6:	0038      	movs	r0, r7
 80045f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80045fc:	9908      	ldr	r1, [sp, #32]
 80045fe:	47a8      	blx	r5
 8004600:	2500      	movs	r5, #0
 8004602:	3001      	adds	r0, #1
 8004604:	d100      	bne.n	8004608 <_printf_float+0x268>
 8004606:	e729      	b.n	800445c <_printf_float+0xbc>
 8004608:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800460a:	3b01      	subs	r3, #1
 800460c:	42ab      	cmp	r3, r5
 800460e:	dc0a      	bgt.n	8004626 <_printf_float+0x286>
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	079b      	lsls	r3, r3, #30
 8004614:	d500      	bpl.n	8004618 <_printf_float+0x278>
 8004616:	e116      	b.n	8004846 <_printf_float+0x4a6>
 8004618:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800461a:	68e0      	ldr	r0, [r4, #12]
 800461c:	4298      	cmp	r0, r3
 800461e:	db00      	blt.n	8004622 <_printf_float+0x282>
 8004620:	e71e      	b.n	8004460 <_printf_float+0xc0>
 8004622:	0018      	movs	r0, r3
 8004624:	e71c      	b.n	8004460 <_printf_float+0xc0>
 8004626:	0022      	movs	r2, r4
 8004628:	2301      	movs	r3, #1
 800462a:	0038      	movs	r0, r7
 800462c:	9908      	ldr	r1, [sp, #32]
 800462e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004630:	321a      	adds	r2, #26
 8004632:	47b0      	blx	r6
 8004634:	3001      	adds	r0, #1
 8004636:	d100      	bne.n	800463a <_printf_float+0x29a>
 8004638:	e710      	b.n	800445c <_printf_float+0xbc>
 800463a:	3501      	adds	r5, #1
 800463c:	e7e4      	b.n	8004608 <_printf_float+0x268>
 800463e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004640:	2b00      	cmp	r3, #0
 8004642:	dc3b      	bgt.n	80046bc <_printf_float+0x31c>
 8004644:	2301      	movs	r3, #1
 8004646:	0038      	movs	r0, r7
 8004648:	4a1b      	ldr	r2, [pc, #108]	; (80046b8 <_printf_float+0x318>)
 800464a:	9908      	ldr	r1, [sp, #32]
 800464c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800464e:	47b0      	blx	r6
 8004650:	3001      	adds	r0, #1
 8004652:	d100      	bne.n	8004656 <_printf_float+0x2b6>
 8004654:	e702      	b.n	800445c <_printf_float+0xbc>
 8004656:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004658:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800465a:	4313      	orrs	r3, r2
 800465c:	d102      	bne.n	8004664 <_printf_float+0x2c4>
 800465e:	6823      	ldr	r3, [r4, #0]
 8004660:	07db      	lsls	r3, r3, #31
 8004662:	d5d5      	bpl.n	8004610 <_printf_float+0x270>
 8004664:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004666:	0038      	movs	r0, r7
 8004668:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800466a:	9908      	ldr	r1, [sp, #32]
 800466c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800466e:	47b0      	blx	r6
 8004670:	2300      	movs	r3, #0
 8004672:	3001      	adds	r0, #1
 8004674:	d100      	bne.n	8004678 <_printf_float+0x2d8>
 8004676:	e6f1      	b.n	800445c <_printf_float+0xbc>
 8004678:	930a      	str	r3, [sp, #40]	; 0x28
 800467a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800467c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800467e:	425b      	negs	r3, r3
 8004680:	4293      	cmp	r3, r2
 8004682:	dc01      	bgt.n	8004688 <_printf_float+0x2e8>
 8004684:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004686:	e791      	b.n	80045ac <_printf_float+0x20c>
 8004688:	0022      	movs	r2, r4
 800468a:	2301      	movs	r3, #1
 800468c:	0038      	movs	r0, r7
 800468e:	9908      	ldr	r1, [sp, #32]
 8004690:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004692:	321a      	adds	r2, #26
 8004694:	47b0      	blx	r6
 8004696:	3001      	adds	r0, #1
 8004698:	d100      	bne.n	800469c <_printf_float+0x2fc>
 800469a:	e6df      	b.n	800445c <_printf_float+0xbc>
 800469c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800469e:	3301      	adds	r3, #1
 80046a0:	e7ea      	b.n	8004678 <_printf_float+0x2d8>
 80046a2:	46c0      	nop			; (mov r8, r8)
 80046a4:	7fefffff 	.word	0x7fefffff
 80046a8:	08006df4 	.word	0x08006df4
 80046ac:	08006df8 	.word	0x08006df8
 80046b0:	08006dfc 	.word	0x08006dfc
 80046b4:	08006e00 	.word	0x08006e00
 80046b8:	08006e04 	.word	0x08006e04
 80046bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80046be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046c0:	920a      	str	r2, [sp, #40]	; 0x28
 80046c2:	429a      	cmp	r2, r3
 80046c4:	dd00      	ble.n	80046c8 <_printf_float+0x328>
 80046c6:	930a      	str	r3, [sp, #40]	; 0x28
 80046c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	dc3d      	bgt.n	800474a <_printf_float+0x3aa>
 80046ce:	2300      	movs	r3, #0
 80046d0:	930e      	str	r3, [sp, #56]	; 0x38
 80046d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046d4:	43db      	mvns	r3, r3
 80046d6:	17db      	asrs	r3, r3, #31
 80046d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80046da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80046dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80046de:	930b      	str	r3, [sp, #44]	; 0x2c
 80046e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80046e2:	4013      	ands	r3, r2
 80046e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80046ea:	4293      	cmp	r3, r2
 80046ec:	dc36      	bgt.n	800475c <_printf_float+0x3bc>
 80046ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80046f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046f2:	429a      	cmp	r2, r3
 80046f4:	db40      	blt.n	8004778 <_printf_float+0x3d8>
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	07db      	lsls	r3, r3, #31
 80046fa:	d43d      	bmi.n	8004778 <_printf_float+0x3d8>
 80046fc:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80046fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004702:	1af3      	subs	r3, r6, r3
 8004704:	1ab6      	subs	r6, r6, r2
 8004706:	429e      	cmp	r6, r3
 8004708:	dd00      	ble.n	800470c <_printf_float+0x36c>
 800470a:	001e      	movs	r6, r3
 800470c:	2e00      	cmp	r6, #0
 800470e:	dc3c      	bgt.n	800478a <_printf_float+0x3ea>
 8004710:	2300      	movs	r3, #0
 8004712:	930a      	str	r3, [sp, #40]	; 0x28
 8004714:	43f3      	mvns	r3, r6
 8004716:	17db      	asrs	r3, r3, #31
 8004718:	930b      	str	r3, [sp, #44]	; 0x2c
 800471a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800471c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004722:	4032      	ands	r2, r6
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004728:	4293      	cmp	r3, r2
 800472a:	dc00      	bgt.n	800472e <_printf_float+0x38e>
 800472c:	e770      	b.n	8004610 <_printf_float+0x270>
 800472e:	0022      	movs	r2, r4
 8004730:	2301      	movs	r3, #1
 8004732:	0038      	movs	r0, r7
 8004734:	9908      	ldr	r1, [sp, #32]
 8004736:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004738:	321a      	adds	r2, #26
 800473a:	47a8      	blx	r5
 800473c:	3001      	adds	r0, #1
 800473e:	d100      	bne.n	8004742 <_printf_float+0x3a2>
 8004740:	e68c      	b.n	800445c <_printf_float+0xbc>
 8004742:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004744:	3301      	adds	r3, #1
 8004746:	930a      	str	r3, [sp, #40]	; 0x28
 8004748:	e7e7      	b.n	800471a <_printf_float+0x37a>
 800474a:	002a      	movs	r2, r5
 800474c:	0038      	movs	r0, r7
 800474e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004750:	9908      	ldr	r1, [sp, #32]
 8004752:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004754:	47b0      	blx	r6
 8004756:	3001      	adds	r0, #1
 8004758:	d1b9      	bne.n	80046ce <_printf_float+0x32e>
 800475a:	e67f      	b.n	800445c <_printf_float+0xbc>
 800475c:	0022      	movs	r2, r4
 800475e:	2301      	movs	r3, #1
 8004760:	0038      	movs	r0, r7
 8004762:	9908      	ldr	r1, [sp, #32]
 8004764:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004766:	321a      	adds	r2, #26
 8004768:	47b0      	blx	r6
 800476a:	3001      	adds	r0, #1
 800476c:	d100      	bne.n	8004770 <_printf_float+0x3d0>
 800476e:	e675      	b.n	800445c <_printf_float+0xbc>
 8004770:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004772:	3301      	adds	r3, #1
 8004774:	930e      	str	r3, [sp, #56]	; 0x38
 8004776:	e7b0      	b.n	80046da <_printf_float+0x33a>
 8004778:	0038      	movs	r0, r7
 800477a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800477c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800477e:	9908      	ldr	r1, [sp, #32]
 8004780:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004782:	47b0      	blx	r6
 8004784:	3001      	adds	r0, #1
 8004786:	d1b9      	bne.n	80046fc <_printf_float+0x35c>
 8004788:	e668      	b.n	800445c <_printf_float+0xbc>
 800478a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800478c:	0038      	movs	r0, r7
 800478e:	18ea      	adds	r2, r5, r3
 8004790:	9908      	ldr	r1, [sp, #32]
 8004792:	0033      	movs	r3, r6
 8004794:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004796:	47a8      	blx	r5
 8004798:	3001      	adds	r0, #1
 800479a:	d1b9      	bne.n	8004710 <_printf_float+0x370>
 800479c:	e65e      	b.n	800445c <_printf_float+0xbc>
 800479e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	dc02      	bgt.n	80047aa <_printf_float+0x40a>
 80047a4:	2301      	movs	r3, #1
 80047a6:	421a      	tst	r2, r3
 80047a8:	d03a      	beq.n	8004820 <_printf_float+0x480>
 80047aa:	2301      	movs	r3, #1
 80047ac:	002a      	movs	r2, r5
 80047ae:	0038      	movs	r0, r7
 80047b0:	9908      	ldr	r1, [sp, #32]
 80047b2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80047b4:	47b0      	blx	r6
 80047b6:	3001      	adds	r0, #1
 80047b8:	d100      	bne.n	80047bc <_printf_float+0x41c>
 80047ba:	e64f      	b.n	800445c <_printf_float+0xbc>
 80047bc:	0038      	movs	r0, r7
 80047be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80047c2:	9908      	ldr	r1, [sp, #32]
 80047c4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80047c6:	47b0      	blx	r6
 80047c8:	3001      	adds	r0, #1
 80047ca:	d100      	bne.n	80047ce <_printf_float+0x42e>
 80047cc:	e646      	b.n	800445c <_printf_float+0xbc>
 80047ce:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80047d0:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80047d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047d4:	2200      	movs	r2, #0
 80047d6:	001e      	movs	r6, r3
 80047d8:	2300      	movs	r3, #0
 80047da:	f7fb fe37 	bl	800044c <__aeabi_dcmpeq>
 80047de:	2800      	cmp	r0, #0
 80047e0:	d11c      	bne.n	800481c <_printf_float+0x47c>
 80047e2:	0033      	movs	r3, r6
 80047e4:	1c6a      	adds	r2, r5, #1
 80047e6:	3b01      	subs	r3, #1
 80047e8:	0038      	movs	r0, r7
 80047ea:	9908      	ldr	r1, [sp, #32]
 80047ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80047ee:	47a8      	blx	r5
 80047f0:	3001      	adds	r0, #1
 80047f2:	d10f      	bne.n	8004814 <_printf_float+0x474>
 80047f4:	e632      	b.n	800445c <_printf_float+0xbc>
 80047f6:	0022      	movs	r2, r4
 80047f8:	2301      	movs	r3, #1
 80047fa:	0038      	movs	r0, r7
 80047fc:	9908      	ldr	r1, [sp, #32]
 80047fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004800:	321a      	adds	r2, #26
 8004802:	47b0      	blx	r6
 8004804:	3001      	adds	r0, #1
 8004806:	d100      	bne.n	800480a <_printf_float+0x46a>
 8004808:	e628      	b.n	800445c <_printf_float+0xbc>
 800480a:	3501      	adds	r5, #1
 800480c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800480e:	3b01      	subs	r3, #1
 8004810:	42ab      	cmp	r3, r5
 8004812:	dcf0      	bgt.n	80047f6 <_printf_float+0x456>
 8004814:	0022      	movs	r2, r4
 8004816:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004818:	3250      	adds	r2, #80	; 0x50
 800481a:	e6c8      	b.n	80045ae <_printf_float+0x20e>
 800481c:	2500      	movs	r5, #0
 800481e:	e7f5      	b.n	800480c <_printf_float+0x46c>
 8004820:	002a      	movs	r2, r5
 8004822:	e7e1      	b.n	80047e8 <_printf_float+0x448>
 8004824:	0022      	movs	r2, r4
 8004826:	2301      	movs	r3, #1
 8004828:	0038      	movs	r0, r7
 800482a:	9908      	ldr	r1, [sp, #32]
 800482c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800482e:	3219      	adds	r2, #25
 8004830:	47b0      	blx	r6
 8004832:	3001      	adds	r0, #1
 8004834:	d100      	bne.n	8004838 <_printf_float+0x498>
 8004836:	e611      	b.n	800445c <_printf_float+0xbc>
 8004838:	3501      	adds	r5, #1
 800483a:	68e3      	ldr	r3, [r4, #12]
 800483c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	42ab      	cmp	r3, r5
 8004842:	dcef      	bgt.n	8004824 <_printf_float+0x484>
 8004844:	e6e8      	b.n	8004618 <_printf_float+0x278>
 8004846:	2500      	movs	r5, #0
 8004848:	e7f7      	b.n	800483a <_printf_float+0x49a>
 800484a:	46c0      	nop			; (mov r8, r8)

0800484c <_printf_common>:
 800484c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800484e:	0016      	movs	r6, r2
 8004850:	9301      	str	r3, [sp, #4]
 8004852:	688a      	ldr	r2, [r1, #8]
 8004854:	690b      	ldr	r3, [r1, #16]
 8004856:	000c      	movs	r4, r1
 8004858:	9000      	str	r0, [sp, #0]
 800485a:	4293      	cmp	r3, r2
 800485c:	da00      	bge.n	8004860 <_printf_common+0x14>
 800485e:	0013      	movs	r3, r2
 8004860:	0022      	movs	r2, r4
 8004862:	6033      	str	r3, [r6, #0]
 8004864:	3243      	adds	r2, #67	; 0x43
 8004866:	7812      	ldrb	r2, [r2, #0]
 8004868:	2a00      	cmp	r2, #0
 800486a:	d001      	beq.n	8004870 <_printf_common+0x24>
 800486c:	3301      	adds	r3, #1
 800486e:	6033      	str	r3, [r6, #0]
 8004870:	6823      	ldr	r3, [r4, #0]
 8004872:	069b      	lsls	r3, r3, #26
 8004874:	d502      	bpl.n	800487c <_printf_common+0x30>
 8004876:	6833      	ldr	r3, [r6, #0]
 8004878:	3302      	adds	r3, #2
 800487a:	6033      	str	r3, [r6, #0]
 800487c:	6822      	ldr	r2, [r4, #0]
 800487e:	2306      	movs	r3, #6
 8004880:	0015      	movs	r5, r2
 8004882:	401d      	ands	r5, r3
 8004884:	421a      	tst	r2, r3
 8004886:	d027      	beq.n	80048d8 <_printf_common+0x8c>
 8004888:	0023      	movs	r3, r4
 800488a:	3343      	adds	r3, #67	; 0x43
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	1e5a      	subs	r2, r3, #1
 8004890:	4193      	sbcs	r3, r2
 8004892:	6822      	ldr	r2, [r4, #0]
 8004894:	0692      	lsls	r2, r2, #26
 8004896:	d430      	bmi.n	80048fa <_printf_common+0xae>
 8004898:	0022      	movs	r2, r4
 800489a:	9901      	ldr	r1, [sp, #4]
 800489c:	9800      	ldr	r0, [sp, #0]
 800489e:	9d08      	ldr	r5, [sp, #32]
 80048a0:	3243      	adds	r2, #67	; 0x43
 80048a2:	47a8      	blx	r5
 80048a4:	3001      	adds	r0, #1
 80048a6:	d025      	beq.n	80048f4 <_printf_common+0xa8>
 80048a8:	2206      	movs	r2, #6
 80048aa:	6823      	ldr	r3, [r4, #0]
 80048ac:	2500      	movs	r5, #0
 80048ae:	4013      	ands	r3, r2
 80048b0:	2b04      	cmp	r3, #4
 80048b2:	d105      	bne.n	80048c0 <_printf_common+0x74>
 80048b4:	6833      	ldr	r3, [r6, #0]
 80048b6:	68e5      	ldr	r5, [r4, #12]
 80048b8:	1aed      	subs	r5, r5, r3
 80048ba:	43eb      	mvns	r3, r5
 80048bc:	17db      	asrs	r3, r3, #31
 80048be:	401d      	ands	r5, r3
 80048c0:	68a3      	ldr	r3, [r4, #8]
 80048c2:	6922      	ldr	r2, [r4, #16]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	dd01      	ble.n	80048cc <_printf_common+0x80>
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	18ed      	adds	r5, r5, r3
 80048cc:	2600      	movs	r6, #0
 80048ce:	42b5      	cmp	r5, r6
 80048d0:	d120      	bne.n	8004914 <_printf_common+0xc8>
 80048d2:	2000      	movs	r0, #0
 80048d4:	e010      	b.n	80048f8 <_printf_common+0xac>
 80048d6:	3501      	adds	r5, #1
 80048d8:	68e3      	ldr	r3, [r4, #12]
 80048da:	6832      	ldr	r2, [r6, #0]
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	42ab      	cmp	r3, r5
 80048e0:	ddd2      	ble.n	8004888 <_printf_common+0x3c>
 80048e2:	0022      	movs	r2, r4
 80048e4:	2301      	movs	r3, #1
 80048e6:	9901      	ldr	r1, [sp, #4]
 80048e8:	9800      	ldr	r0, [sp, #0]
 80048ea:	9f08      	ldr	r7, [sp, #32]
 80048ec:	3219      	adds	r2, #25
 80048ee:	47b8      	blx	r7
 80048f0:	3001      	adds	r0, #1
 80048f2:	d1f0      	bne.n	80048d6 <_printf_common+0x8a>
 80048f4:	2001      	movs	r0, #1
 80048f6:	4240      	negs	r0, r0
 80048f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80048fa:	2030      	movs	r0, #48	; 0x30
 80048fc:	18e1      	adds	r1, r4, r3
 80048fe:	3143      	adds	r1, #67	; 0x43
 8004900:	7008      	strb	r0, [r1, #0]
 8004902:	0021      	movs	r1, r4
 8004904:	1c5a      	adds	r2, r3, #1
 8004906:	3145      	adds	r1, #69	; 0x45
 8004908:	7809      	ldrb	r1, [r1, #0]
 800490a:	18a2      	adds	r2, r4, r2
 800490c:	3243      	adds	r2, #67	; 0x43
 800490e:	3302      	adds	r3, #2
 8004910:	7011      	strb	r1, [r2, #0]
 8004912:	e7c1      	b.n	8004898 <_printf_common+0x4c>
 8004914:	0022      	movs	r2, r4
 8004916:	2301      	movs	r3, #1
 8004918:	9901      	ldr	r1, [sp, #4]
 800491a:	9800      	ldr	r0, [sp, #0]
 800491c:	9f08      	ldr	r7, [sp, #32]
 800491e:	321a      	adds	r2, #26
 8004920:	47b8      	blx	r7
 8004922:	3001      	adds	r0, #1
 8004924:	d0e6      	beq.n	80048f4 <_printf_common+0xa8>
 8004926:	3601      	adds	r6, #1
 8004928:	e7d1      	b.n	80048ce <_printf_common+0x82>
	...

0800492c <_printf_i>:
 800492c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800492e:	b08b      	sub	sp, #44	; 0x2c
 8004930:	9206      	str	r2, [sp, #24]
 8004932:	000a      	movs	r2, r1
 8004934:	3243      	adds	r2, #67	; 0x43
 8004936:	9307      	str	r3, [sp, #28]
 8004938:	9005      	str	r0, [sp, #20]
 800493a:	9204      	str	r2, [sp, #16]
 800493c:	7e0a      	ldrb	r2, [r1, #24]
 800493e:	000c      	movs	r4, r1
 8004940:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004942:	2a78      	cmp	r2, #120	; 0x78
 8004944:	d809      	bhi.n	800495a <_printf_i+0x2e>
 8004946:	2a62      	cmp	r2, #98	; 0x62
 8004948:	d80b      	bhi.n	8004962 <_printf_i+0x36>
 800494a:	2a00      	cmp	r2, #0
 800494c:	d100      	bne.n	8004950 <_printf_i+0x24>
 800494e:	e0be      	b.n	8004ace <_printf_i+0x1a2>
 8004950:	497c      	ldr	r1, [pc, #496]	; (8004b44 <_printf_i+0x218>)
 8004952:	9103      	str	r1, [sp, #12]
 8004954:	2a58      	cmp	r2, #88	; 0x58
 8004956:	d100      	bne.n	800495a <_printf_i+0x2e>
 8004958:	e093      	b.n	8004a82 <_printf_i+0x156>
 800495a:	0026      	movs	r6, r4
 800495c:	3642      	adds	r6, #66	; 0x42
 800495e:	7032      	strb	r2, [r6, #0]
 8004960:	e022      	b.n	80049a8 <_printf_i+0x7c>
 8004962:	0010      	movs	r0, r2
 8004964:	3863      	subs	r0, #99	; 0x63
 8004966:	2815      	cmp	r0, #21
 8004968:	d8f7      	bhi.n	800495a <_printf_i+0x2e>
 800496a:	f7fb fbdf 	bl	800012c <__gnu_thumb1_case_shi>
 800496e:	0016      	.short	0x0016
 8004970:	fff6001f 	.word	0xfff6001f
 8004974:	fff6fff6 	.word	0xfff6fff6
 8004978:	001ffff6 	.word	0x001ffff6
 800497c:	fff6fff6 	.word	0xfff6fff6
 8004980:	fff6fff6 	.word	0xfff6fff6
 8004984:	003600a3 	.word	0x003600a3
 8004988:	fff60083 	.word	0xfff60083
 800498c:	00b4fff6 	.word	0x00b4fff6
 8004990:	0036fff6 	.word	0x0036fff6
 8004994:	fff6fff6 	.word	0xfff6fff6
 8004998:	0087      	.short	0x0087
 800499a:	0026      	movs	r6, r4
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	3642      	adds	r6, #66	; 0x42
 80049a0:	1d11      	adds	r1, r2, #4
 80049a2:	6019      	str	r1, [r3, #0]
 80049a4:	6813      	ldr	r3, [r2, #0]
 80049a6:	7033      	strb	r3, [r6, #0]
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0a2      	b.n	8004af2 <_printf_i+0x1c6>
 80049ac:	6818      	ldr	r0, [r3, #0]
 80049ae:	6809      	ldr	r1, [r1, #0]
 80049b0:	1d02      	adds	r2, r0, #4
 80049b2:	060d      	lsls	r5, r1, #24
 80049b4:	d50b      	bpl.n	80049ce <_printf_i+0xa2>
 80049b6:	6805      	ldr	r5, [r0, #0]
 80049b8:	601a      	str	r2, [r3, #0]
 80049ba:	2d00      	cmp	r5, #0
 80049bc:	da03      	bge.n	80049c6 <_printf_i+0x9a>
 80049be:	232d      	movs	r3, #45	; 0x2d
 80049c0:	9a04      	ldr	r2, [sp, #16]
 80049c2:	426d      	negs	r5, r5
 80049c4:	7013      	strb	r3, [r2, #0]
 80049c6:	4b5f      	ldr	r3, [pc, #380]	; (8004b44 <_printf_i+0x218>)
 80049c8:	270a      	movs	r7, #10
 80049ca:	9303      	str	r3, [sp, #12]
 80049cc:	e01b      	b.n	8004a06 <_printf_i+0xda>
 80049ce:	6805      	ldr	r5, [r0, #0]
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	0649      	lsls	r1, r1, #25
 80049d4:	d5f1      	bpl.n	80049ba <_printf_i+0x8e>
 80049d6:	b22d      	sxth	r5, r5
 80049d8:	e7ef      	b.n	80049ba <_printf_i+0x8e>
 80049da:	680d      	ldr	r5, [r1, #0]
 80049dc:	6819      	ldr	r1, [r3, #0]
 80049de:	1d08      	adds	r0, r1, #4
 80049e0:	6018      	str	r0, [r3, #0]
 80049e2:	062e      	lsls	r6, r5, #24
 80049e4:	d501      	bpl.n	80049ea <_printf_i+0xbe>
 80049e6:	680d      	ldr	r5, [r1, #0]
 80049e8:	e003      	b.n	80049f2 <_printf_i+0xc6>
 80049ea:	066d      	lsls	r5, r5, #25
 80049ec:	d5fb      	bpl.n	80049e6 <_printf_i+0xba>
 80049ee:	680d      	ldr	r5, [r1, #0]
 80049f0:	b2ad      	uxth	r5, r5
 80049f2:	4b54      	ldr	r3, [pc, #336]	; (8004b44 <_printf_i+0x218>)
 80049f4:	2708      	movs	r7, #8
 80049f6:	9303      	str	r3, [sp, #12]
 80049f8:	2a6f      	cmp	r2, #111	; 0x6f
 80049fa:	d000      	beq.n	80049fe <_printf_i+0xd2>
 80049fc:	3702      	adds	r7, #2
 80049fe:	0023      	movs	r3, r4
 8004a00:	2200      	movs	r2, #0
 8004a02:	3343      	adds	r3, #67	; 0x43
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	6863      	ldr	r3, [r4, #4]
 8004a08:	60a3      	str	r3, [r4, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	db03      	blt.n	8004a16 <_printf_i+0xea>
 8004a0e:	2104      	movs	r1, #4
 8004a10:	6822      	ldr	r2, [r4, #0]
 8004a12:	438a      	bics	r2, r1
 8004a14:	6022      	str	r2, [r4, #0]
 8004a16:	2d00      	cmp	r5, #0
 8004a18:	d102      	bne.n	8004a20 <_printf_i+0xf4>
 8004a1a:	9e04      	ldr	r6, [sp, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00c      	beq.n	8004a3a <_printf_i+0x10e>
 8004a20:	9e04      	ldr	r6, [sp, #16]
 8004a22:	0028      	movs	r0, r5
 8004a24:	0039      	movs	r1, r7
 8004a26:	f7fb fc11 	bl	800024c <__aeabi_uidivmod>
 8004a2a:	9b03      	ldr	r3, [sp, #12]
 8004a2c:	3e01      	subs	r6, #1
 8004a2e:	5c5b      	ldrb	r3, [r3, r1]
 8004a30:	7033      	strb	r3, [r6, #0]
 8004a32:	002b      	movs	r3, r5
 8004a34:	0005      	movs	r5, r0
 8004a36:	429f      	cmp	r7, r3
 8004a38:	d9f3      	bls.n	8004a22 <_printf_i+0xf6>
 8004a3a:	2f08      	cmp	r7, #8
 8004a3c:	d109      	bne.n	8004a52 <_printf_i+0x126>
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	07db      	lsls	r3, r3, #31
 8004a42:	d506      	bpl.n	8004a52 <_printf_i+0x126>
 8004a44:	6862      	ldr	r2, [r4, #4]
 8004a46:	6923      	ldr	r3, [r4, #16]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	dc02      	bgt.n	8004a52 <_printf_i+0x126>
 8004a4c:	2330      	movs	r3, #48	; 0x30
 8004a4e:	3e01      	subs	r6, #1
 8004a50:	7033      	strb	r3, [r6, #0]
 8004a52:	9b04      	ldr	r3, [sp, #16]
 8004a54:	1b9b      	subs	r3, r3, r6
 8004a56:	6123      	str	r3, [r4, #16]
 8004a58:	9b07      	ldr	r3, [sp, #28]
 8004a5a:	0021      	movs	r1, r4
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	9805      	ldr	r0, [sp, #20]
 8004a60:	9b06      	ldr	r3, [sp, #24]
 8004a62:	aa09      	add	r2, sp, #36	; 0x24
 8004a64:	f7ff fef2 	bl	800484c <_printf_common>
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d147      	bne.n	8004afc <_printf_i+0x1d0>
 8004a6c:	2001      	movs	r0, #1
 8004a6e:	4240      	negs	r0, r0
 8004a70:	b00b      	add	sp, #44	; 0x2c
 8004a72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a74:	2220      	movs	r2, #32
 8004a76:	6809      	ldr	r1, [r1, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	6022      	str	r2, [r4, #0]
 8004a7c:	2278      	movs	r2, #120	; 0x78
 8004a7e:	4932      	ldr	r1, [pc, #200]	; (8004b48 <_printf_i+0x21c>)
 8004a80:	9103      	str	r1, [sp, #12]
 8004a82:	0021      	movs	r1, r4
 8004a84:	3145      	adds	r1, #69	; 0x45
 8004a86:	700a      	strb	r2, [r1, #0]
 8004a88:	6819      	ldr	r1, [r3, #0]
 8004a8a:	6822      	ldr	r2, [r4, #0]
 8004a8c:	c920      	ldmia	r1!, {r5}
 8004a8e:	0610      	lsls	r0, r2, #24
 8004a90:	d402      	bmi.n	8004a98 <_printf_i+0x16c>
 8004a92:	0650      	lsls	r0, r2, #25
 8004a94:	d500      	bpl.n	8004a98 <_printf_i+0x16c>
 8004a96:	b2ad      	uxth	r5, r5
 8004a98:	6019      	str	r1, [r3, #0]
 8004a9a:	07d3      	lsls	r3, r2, #31
 8004a9c:	d502      	bpl.n	8004aa4 <_printf_i+0x178>
 8004a9e:	2320      	movs	r3, #32
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	6023      	str	r3, [r4, #0]
 8004aa4:	2710      	movs	r7, #16
 8004aa6:	2d00      	cmp	r5, #0
 8004aa8:	d1a9      	bne.n	80049fe <_printf_i+0xd2>
 8004aaa:	2220      	movs	r2, #32
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	4393      	bics	r3, r2
 8004ab0:	6023      	str	r3, [r4, #0]
 8004ab2:	e7a4      	b.n	80049fe <_printf_i+0xd2>
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	680d      	ldr	r5, [r1, #0]
 8004ab8:	1d10      	adds	r0, r2, #4
 8004aba:	6949      	ldr	r1, [r1, #20]
 8004abc:	6018      	str	r0, [r3, #0]
 8004abe:	6813      	ldr	r3, [r2, #0]
 8004ac0:	062e      	lsls	r6, r5, #24
 8004ac2:	d501      	bpl.n	8004ac8 <_printf_i+0x19c>
 8004ac4:	6019      	str	r1, [r3, #0]
 8004ac6:	e002      	b.n	8004ace <_printf_i+0x1a2>
 8004ac8:	066d      	lsls	r5, r5, #25
 8004aca:	d5fb      	bpl.n	8004ac4 <_printf_i+0x198>
 8004acc:	8019      	strh	r1, [r3, #0]
 8004ace:	2300      	movs	r3, #0
 8004ad0:	9e04      	ldr	r6, [sp, #16]
 8004ad2:	6123      	str	r3, [r4, #16]
 8004ad4:	e7c0      	b.n	8004a58 <_printf_i+0x12c>
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	1d11      	adds	r1, r2, #4
 8004ada:	6019      	str	r1, [r3, #0]
 8004adc:	6816      	ldr	r6, [r2, #0]
 8004ade:	2100      	movs	r1, #0
 8004ae0:	0030      	movs	r0, r6
 8004ae2:	6862      	ldr	r2, [r4, #4]
 8004ae4:	f000 f9d9 	bl	8004e9a <memchr>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d001      	beq.n	8004af0 <_printf_i+0x1c4>
 8004aec:	1b80      	subs	r0, r0, r6
 8004aee:	6060      	str	r0, [r4, #4]
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	6123      	str	r3, [r4, #16]
 8004af4:	2300      	movs	r3, #0
 8004af6:	9a04      	ldr	r2, [sp, #16]
 8004af8:	7013      	strb	r3, [r2, #0]
 8004afa:	e7ad      	b.n	8004a58 <_printf_i+0x12c>
 8004afc:	0032      	movs	r2, r6
 8004afe:	6923      	ldr	r3, [r4, #16]
 8004b00:	9906      	ldr	r1, [sp, #24]
 8004b02:	9805      	ldr	r0, [sp, #20]
 8004b04:	9d07      	ldr	r5, [sp, #28]
 8004b06:	47a8      	blx	r5
 8004b08:	3001      	adds	r0, #1
 8004b0a:	d0af      	beq.n	8004a6c <_printf_i+0x140>
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	079b      	lsls	r3, r3, #30
 8004b10:	d415      	bmi.n	8004b3e <_printf_i+0x212>
 8004b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b14:	68e0      	ldr	r0, [r4, #12]
 8004b16:	4298      	cmp	r0, r3
 8004b18:	daaa      	bge.n	8004a70 <_printf_i+0x144>
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	e7a8      	b.n	8004a70 <_printf_i+0x144>
 8004b1e:	0022      	movs	r2, r4
 8004b20:	2301      	movs	r3, #1
 8004b22:	9906      	ldr	r1, [sp, #24]
 8004b24:	9805      	ldr	r0, [sp, #20]
 8004b26:	9e07      	ldr	r6, [sp, #28]
 8004b28:	3219      	adds	r2, #25
 8004b2a:	47b0      	blx	r6
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	d09d      	beq.n	8004a6c <_printf_i+0x140>
 8004b30:	3501      	adds	r5, #1
 8004b32:	68e3      	ldr	r3, [r4, #12]
 8004b34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	42ab      	cmp	r3, r5
 8004b3a:	dcf0      	bgt.n	8004b1e <_printf_i+0x1f2>
 8004b3c:	e7e9      	b.n	8004b12 <_printf_i+0x1e6>
 8004b3e:	2500      	movs	r5, #0
 8004b40:	e7f7      	b.n	8004b32 <_printf_i+0x206>
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	08006e06 	.word	0x08006e06
 8004b48:	08006e17 	.word	0x08006e17

08004b4c <std>:
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	b510      	push	{r4, lr}
 8004b50:	0004      	movs	r4, r0
 8004b52:	6003      	str	r3, [r0, #0]
 8004b54:	6043      	str	r3, [r0, #4]
 8004b56:	6083      	str	r3, [r0, #8]
 8004b58:	8181      	strh	r1, [r0, #12]
 8004b5a:	6643      	str	r3, [r0, #100]	; 0x64
 8004b5c:	81c2      	strh	r2, [r0, #14]
 8004b5e:	6103      	str	r3, [r0, #16]
 8004b60:	6143      	str	r3, [r0, #20]
 8004b62:	6183      	str	r3, [r0, #24]
 8004b64:	0019      	movs	r1, r3
 8004b66:	2208      	movs	r2, #8
 8004b68:	305c      	adds	r0, #92	; 0x5c
 8004b6a:	f000 f90f 	bl	8004d8c <memset>
 8004b6e:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <std+0x50>)
 8004b70:	6224      	str	r4, [r4, #32]
 8004b72:	6263      	str	r3, [r4, #36]	; 0x24
 8004b74:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <std+0x54>)
 8004b76:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b78:	4b0a      	ldr	r3, [pc, #40]	; (8004ba4 <std+0x58>)
 8004b7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <std+0x5c>)
 8004b7e:	6323      	str	r3, [r4, #48]	; 0x30
 8004b80:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <std+0x60>)
 8004b82:	429c      	cmp	r4, r3
 8004b84:	d005      	beq.n	8004b92 <std+0x46>
 8004b86:	4b0a      	ldr	r3, [pc, #40]	; (8004bb0 <std+0x64>)
 8004b88:	429c      	cmp	r4, r3
 8004b8a:	d002      	beq.n	8004b92 <std+0x46>
 8004b8c:	4b09      	ldr	r3, [pc, #36]	; (8004bb4 <std+0x68>)
 8004b8e:	429c      	cmp	r4, r3
 8004b90:	d103      	bne.n	8004b9a <std+0x4e>
 8004b92:	0020      	movs	r0, r4
 8004b94:	3058      	adds	r0, #88	; 0x58
 8004b96:	f000 f97d 	bl	8004e94 <__retarget_lock_init_recursive>
 8004b9a:	bd10      	pop	{r4, pc}
 8004b9c:	08004cf5 	.word	0x08004cf5
 8004ba0:	08004d1d 	.word	0x08004d1d
 8004ba4:	08004d55 	.word	0x08004d55
 8004ba8:	08004d81 	.word	0x08004d81
 8004bac:	200002e8 	.word	0x200002e8
 8004bb0:	20000350 	.word	0x20000350
 8004bb4:	200003b8 	.word	0x200003b8

08004bb8 <stdio_exit_handler>:
 8004bb8:	b510      	push	{r4, lr}
 8004bba:	4a03      	ldr	r2, [pc, #12]	; (8004bc8 <stdio_exit_handler+0x10>)
 8004bbc:	4903      	ldr	r1, [pc, #12]	; (8004bcc <stdio_exit_handler+0x14>)
 8004bbe:	4804      	ldr	r0, [pc, #16]	; (8004bd0 <stdio_exit_handler+0x18>)
 8004bc0:	f000 f86c 	bl	8004c9c <_fwalk_sglue>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	46c0      	nop			; (mov r8, r8)
 8004bc8:	2000000c 	.word	0x2000000c
 8004bcc:	080068cd 	.word	0x080068cd
 8004bd0:	20000018 	.word	0x20000018

08004bd4 <cleanup_stdio>:
 8004bd4:	6841      	ldr	r1, [r0, #4]
 8004bd6:	4b0b      	ldr	r3, [pc, #44]	; (8004c04 <cleanup_stdio+0x30>)
 8004bd8:	b510      	push	{r4, lr}
 8004bda:	0004      	movs	r4, r0
 8004bdc:	4299      	cmp	r1, r3
 8004bde:	d001      	beq.n	8004be4 <cleanup_stdio+0x10>
 8004be0:	f001 fe74 	bl	80068cc <_fflush_r>
 8004be4:	68a1      	ldr	r1, [r4, #8]
 8004be6:	4b08      	ldr	r3, [pc, #32]	; (8004c08 <cleanup_stdio+0x34>)
 8004be8:	4299      	cmp	r1, r3
 8004bea:	d002      	beq.n	8004bf2 <cleanup_stdio+0x1e>
 8004bec:	0020      	movs	r0, r4
 8004bee:	f001 fe6d 	bl	80068cc <_fflush_r>
 8004bf2:	68e1      	ldr	r1, [r4, #12]
 8004bf4:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <cleanup_stdio+0x38>)
 8004bf6:	4299      	cmp	r1, r3
 8004bf8:	d002      	beq.n	8004c00 <cleanup_stdio+0x2c>
 8004bfa:	0020      	movs	r0, r4
 8004bfc:	f001 fe66 	bl	80068cc <_fflush_r>
 8004c00:	bd10      	pop	{r4, pc}
 8004c02:	46c0      	nop			; (mov r8, r8)
 8004c04:	200002e8 	.word	0x200002e8
 8004c08:	20000350 	.word	0x20000350
 8004c0c:	200003b8 	.word	0x200003b8

08004c10 <global_stdio_init.part.0>:
 8004c10:	b510      	push	{r4, lr}
 8004c12:	4b09      	ldr	r3, [pc, #36]	; (8004c38 <global_stdio_init.part.0+0x28>)
 8004c14:	4a09      	ldr	r2, [pc, #36]	; (8004c3c <global_stdio_init.part.0+0x2c>)
 8004c16:	2104      	movs	r1, #4
 8004c18:	601a      	str	r2, [r3, #0]
 8004c1a:	4809      	ldr	r0, [pc, #36]	; (8004c40 <global_stdio_init.part.0+0x30>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f7ff ff95 	bl	8004b4c <std>
 8004c22:	2201      	movs	r2, #1
 8004c24:	2109      	movs	r1, #9
 8004c26:	4807      	ldr	r0, [pc, #28]	; (8004c44 <global_stdio_init.part.0+0x34>)
 8004c28:	f7ff ff90 	bl	8004b4c <std>
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	2112      	movs	r1, #18
 8004c30:	4805      	ldr	r0, [pc, #20]	; (8004c48 <global_stdio_init.part.0+0x38>)
 8004c32:	f7ff ff8b 	bl	8004b4c <std>
 8004c36:	bd10      	pop	{r4, pc}
 8004c38:	20000420 	.word	0x20000420
 8004c3c:	08004bb9 	.word	0x08004bb9
 8004c40:	200002e8 	.word	0x200002e8
 8004c44:	20000350 	.word	0x20000350
 8004c48:	200003b8 	.word	0x200003b8

08004c4c <__sfp_lock_acquire>:
 8004c4c:	b510      	push	{r4, lr}
 8004c4e:	4802      	ldr	r0, [pc, #8]	; (8004c58 <__sfp_lock_acquire+0xc>)
 8004c50:	f000 f921 	bl	8004e96 <__retarget_lock_acquire_recursive>
 8004c54:	bd10      	pop	{r4, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	20000429 	.word	0x20000429

08004c5c <__sfp_lock_release>:
 8004c5c:	b510      	push	{r4, lr}
 8004c5e:	4802      	ldr	r0, [pc, #8]	; (8004c68 <__sfp_lock_release+0xc>)
 8004c60:	f000 f91a 	bl	8004e98 <__retarget_lock_release_recursive>
 8004c64:	bd10      	pop	{r4, pc}
 8004c66:	46c0      	nop			; (mov r8, r8)
 8004c68:	20000429 	.word	0x20000429

08004c6c <__sinit>:
 8004c6c:	b510      	push	{r4, lr}
 8004c6e:	0004      	movs	r4, r0
 8004c70:	f7ff ffec 	bl	8004c4c <__sfp_lock_acquire>
 8004c74:	6a23      	ldr	r3, [r4, #32]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <__sinit+0x14>
 8004c7a:	f7ff ffef 	bl	8004c5c <__sfp_lock_release>
 8004c7e:	bd10      	pop	{r4, pc}
 8004c80:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <__sinit+0x28>)
 8004c82:	6223      	str	r3, [r4, #32]
 8004c84:	4b04      	ldr	r3, [pc, #16]	; (8004c98 <__sinit+0x2c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d1f6      	bne.n	8004c7a <__sinit+0xe>
 8004c8c:	f7ff ffc0 	bl	8004c10 <global_stdio_init.part.0>
 8004c90:	e7f3      	b.n	8004c7a <__sinit+0xe>
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	08004bd5 	.word	0x08004bd5
 8004c98:	20000420 	.word	0x20000420

08004c9c <_fwalk_sglue>:
 8004c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c9e:	0014      	movs	r4, r2
 8004ca0:	2600      	movs	r6, #0
 8004ca2:	9000      	str	r0, [sp, #0]
 8004ca4:	9101      	str	r1, [sp, #4]
 8004ca6:	68a5      	ldr	r5, [r4, #8]
 8004ca8:	6867      	ldr	r7, [r4, #4]
 8004caa:	3f01      	subs	r7, #1
 8004cac:	d504      	bpl.n	8004cb8 <_fwalk_sglue+0x1c>
 8004cae:	6824      	ldr	r4, [r4, #0]
 8004cb0:	2c00      	cmp	r4, #0
 8004cb2:	d1f8      	bne.n	8004ca6 <_fwalk_sglue+0xa>
 8004cb4:	0030      	movs	r0, r6
 8004cb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004cb8:	89ab      	ldrh	r3, [r5, #12]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d908      	bls.n	8004cd0 <_fwalk_sglue+0x34>
 8004cbe:	220e      	movs	r2, #14
 8004cc0:	5eab      	ldrsh	r3, [r5, r2]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	d004      	beq.n	8004cd0 <_fwalk_sglue+0x34>
 8004cc6:	0029      	movs	r1, r5
 8004cc8:	9800      	ldr	r0, [sp, #0]
 8004cca:	9b01      	ldr	r3, [sp, #4]
 8004ccc:	4798      	blx	r3
 8004cce:	4306      	orrs	r6, r0
 8004cd0:	3568      	adds	r5, #104	; 0x68
 8004cd2:	e7ea      	b.n	8004caa <_fwalk_sglue+0xe>

08004cd4 <iprintf>:
 8004cd4:	b40f      	push	{r0, r1, r2, r3}
 8004cd6:	b507      	push	{r0, r1, r2, lr}
 8004cd8:	4905      	ldr	r1, [pc, #20]	; (8004cf0 <iprintf+0x1c>)
 8004cda:	ab04      	add	r3, sp, #16
 8004cdc:	6808      	ldr	r0, [r1, #0]
 8004cde:	cb04      	ldmia	r3!, {r2}
 8004ce0:	6881      	ldr	r1, [r0, #8]
 8004ce2:	9301      	str	r3, [sp, #4]
 8004ce4:	f001 fc4c 	bl	8006580 <_vfiprintf_r>
 8004ce8:	b003      	add	sp, #12
 8004cea:	bc08      	pop	{r3}
 8004cec:	b004      	add	sp, #16
 8004cee:	4718      	bx	r3
 8004cf0:	20000064 	.word	0x20000064

08004cf4 <__sread>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	000c      	movs	r4, r1
 8004cf8:	250e      	movs	r5, #14
 8004cfa:	5f49      	ldrsh	r1, [r1, r5]
 8004cfc:	f000 f878 	bl	8004df0 <_read_r>
 8004d00:	2800      	cmp	r0, #0
 8004d02:	db03      	blt.n	8004d0c <__sread+0x18>
 8004d04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004d06:	181b      	adds	r3, r3, r0
 8004d08:	6563      	str	r3, [r4, #84]	; 0x54
 8004d0a:	bd70      	pop	{r4, r5, r6, pc}
 8004d0c:	89a3      	ldrh	r3, [r4, #12]
 8004d0e:	4a02      	ldr	r2, [pc, #8]	; (8004d18 <__sread+0x24>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	81a3      	strh	r3, [r4, #12]
 8004d14:	e7f9      	b.n	8004d0a <__sread+0x16>
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	ffffefff 	.word	0xffffefff

08004d1c <__swrite>:
 8004d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1e:	001f      	movs	r7, r3
 8004d20:	898b      	ldrh	r3, [r1, #12]
 8004d22:	0005      	movs	r5, r0
 8004d24:	000c      	movs	r4, r1
 8004d26:	0016      	movs	r6, r2
 8004d28:	05db      	lsls	r3, r3, #23
 8004d2a:	d505      	bpl.n	8004d38 <__swrite+0x1c>
 8004d2c:	230e      	movs	r3, #14
 8004d2e:	5ec9      	ldrsh	r1, [r1, r3]
 8004d30:	2200      	movs	r2, #0
 8004d32:	2302      	movs	r3, #2
 8004d34:	f000 f848 	bl	8004dc8 <_lseek_r>
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	4a05      	ldr	r2, [pc, #20]	; (8004d50 <__swrite+0x34>)
 8004d3c:	0028      	movs	r0, r5
 8004d3e:	4013      	ands	r3, r2
 8004d40:	81a3      	strh	r3, [r4, #12]
 8004d42:	0032      	movs	r2, r6
 8004d44:	230e      	movs	r3, #14
 8004d46:	5ee1      	ldrsh	r1, [r4, r3]
 8004d48:	003b      	movs	r3, r7
 8004d4a:	f000 f865 	bl	8004e18 <_write_r>
 8004d4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d50:	ffffefff 	.word	0xffffefff

08004d54 <__sseek>:
 8004d54:	b570      	push	{r4, r5, r6, lr}
 8004d56:	000c      	movs	r4, r1
 8004d58:	250e      	movs	r5, #14
 8004d5a:	5f49      	ldrsh	r1, [r1, r5]
 8004d5c:	f000 f834 	bl	8004dc8 <_lseek_r>
 8004d60:	89a3      	ldrh	r3, [r4, #12]
 8004d62:	1c42      	adds	r2, r0, #1
 8004d64:	d103      	bne.n	8004d6e <__sseek+0x1a>
 8004d66:	4a05      	ldr	r2, [pc, #20]	; (8004d7c <__sseek+0x28>)
 8004d68:	4013      	ands	r3, r2
 8004d6a:	81a3      	strh	r3, [r4, #12]
 8004d6c:	bd70      	pop	{r4, r5, r6, pc}
 8004d6e:	2280      	movs	r2, #128	; 0x80
 8004d70:	0152      	lsls	r2, r2, #5
 8004d72:	4313      	orrs	r3, r2
 8004d74:	81a3      	strh	r3, [r4, #12]
 8004d76:	6560      	str	r0, [r4, #84]	; 0x54
 8004d78:	e7f8      	b.n	8004d6c <__sseek+0x18>
 8004d7a:	46c0      	nop			; (mov r8, r8)
 8004d7c:	ffffefff 	.word	0xffffefff

08004d80 <__sclose>:
 8004d80:	b510      	push	{r4, lr}
 8004d82:	230e      	movs	r3, #14
 8004d84:	5ec9      	ldrsh	r1, [r1, r3]
 8004d86:	f000 f80d 	bl	8004da4 <_close_r>
 8004d8a:	bd10      	pop	{r4, pc}

08004d8c <memset>:
 8004d8c:	0003      	movs	r3, r0
 8004d8e:	1882      	adds	r2, r0, r2
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d100      	bne.n	8004d96 <memset+0xa>
 8004d94:	4770      	bx	lr
 8004d96:	7019      	strb	r1, [r3, #0]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	e7f9      	b.n	8004d90 <memset+0x4>

08004d9c <_localeconv_r>:
 8004d9c:	4800      	ldr	r0, [pc, #0]	; (8004da0 <_localeconv_r+0x4>)
 8004d9e:	4770      	bx	lr
 8004da0:	20000158 	.word	0x20000158

08004da4 <_close_r>:
 8004da4:	2300      	movs	r3, #0
 8004da6:	b570      	push	{r4, r5, r6, lr}
 8004da8:	4d06      	ldr	r5, [pc, #24]	; (8004dc4 <_close_r+0x20>)
 8004daa:	0004      	movs	r4, r0
 8004dac:	0008      	movs	r0, r1
 8004dae:	602b      	str	r3, [r5, #0]
 8004db0:	f7fd fc96 	bl	80026e0 <_close>
 8004db4:	1c43      	adds	r3, r0, #1
 8004db6:	d103      	bne.n	8004dc0 <_close_r+0x1c>
 8004db8:	682b      	ldr	r3, [r5, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d000      	beq.n	8004dc0 <_close_r+0x1c>
 8004dbe:	6023      	str	r3, [r4, #0]
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	20000424 	.word	0x20000424

08004dc8 <_lseek_r>:
 8004dc8:	b570      	push	{r4, r5, r6, lr}
 8004dca:	0004      	movs	r4, r0
 8004dcc:	0008      	movs	r0, r1
 8004dce:	0011      	movs	r1, r2
 8004dd0:	001a      	movs	r2, r3
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	4d05      	ldr	r5, [pc, #20]	; (8004dec <_lseek_r+0x24>)
 8004dd6:	602b      	str	r3, [r5, #0]
 8004dd8:	f7fd fca3 	bl	8002722 <_lseek>
 8004ddc:	1c43      	adds	r3, r0, #1
 8004dde:	d103      	bne.n	8004de8 <_lseek_r+0x20>
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d000      	beq.n	8004de8 <_lseek_r+0x20>
 8004de6:	6023      	str	r3, [r4, #0]
 8004de8:	bd70      	pop	{r4, r5, r6, pc}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	20000424 	.word	0x20000424

08004df0 <_read_r>:
 8004df0:	b570      	push	{r4, r5, r6, lr}
 8004df2:	0004      	movs	r4, r0
 8004df4:	0008      	movs	r0, r1
 8004df6:	0011      	movs	r1, r2
 8004df8:	001a      	movs	r2, r3
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	4d05      	ldr	r5, [pc, #20]	; (8004e14 <_read_r+0x24>)
 8004dfe:	602b      	str	r3, [r5, #0]
 8004e00:	f7fd fc35 	bl	800266e <_read>
 8004e04:	1c43      	adds	r3, r0, #1
 8004e06:	d103      	bne.n	8004e10 <_read_r+0x20>
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d000      	beq.n	8004e10 <_read_r+0x20>
 8004e0e:	6023      	str	r3, [r4, #0]
 8004e10:	bd70      	pop	{r4, r5, r6, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	20000424 	.word	0x20000424

08004e18 <_write_r>:
 8004e18:	b570      	push	{r4, r5, r6, lr}
 8004e1a:	0004      	movs	r4, r0
 8004e1c:	0008      	movs	r0, r1
 8004e1e:	0011      	movs	r1, r2
 8004e20:	001a      	movs	r2, r3
 8004e22:	2300      	movs	r3, #0
 8004e24:	4d05      	ldr	r5, [pc, #20]	; (8004e3c <_write_r+0x24>)
 8004e26:	602b      	str	r3, [r5, #0]
 8004e28:	f7fd fc3e 	bl	80026a8 <_write>
 8004e2c:	1c43      	adds	r3, r0, #1
 8004e2e:	d103      	bne.n	8004e38 <_write_r+0x20>
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d000      	beq.n	8004e38 <_write_r+0x20>
 8004e36:	6023      	str	r3, [r4, #0]
 8004e38:	bd70      	pop	{r4, r5, r6, pc}
 8004e3a:	46c0      	nop			; (mov r8, r8)
 8004e3c:	20000424 	.word	0x20000424

08004e40 <__errno>:
 8004e40:	4b01      	ldr	r3, [pc, #4]	; (8004e48 <__errno+0x8>)
 8004e42:	6818      	ldr	r0, [r3, #0]
 8004e44:	4770      	bx	lr
 8004e46:	46c0      	nop			; (mov r8, r8)
 8004e48:	20000064 	.word	0x20000064

08004e4c <__libc_init_array>:
 8004e4c:	b570      	push	{r4, r5, r6, lr}
 8004e4e:	2600      	movs	r6, #0
 8004e50:	4c0c      	ldr	r4, [pc, #48]	; (8004e84 <__libc_init_array+0x38>)
 8004e52:	4d0d      	ldr	r5, [pc, #52]	; (8004e88 <__libc_init_array+0x3c>)
 8004e54:	1b64      	subs	r4, r4, r5
 8004e56:	10a4      	asrs	r4, r4, #2
 8004e58:	42a6      	cmp	r6, r4
 8004e5a:	d109      	bne.n	8004e70 <__libc_init_array+0x24>
 8004e5c:	2600      	movs	r6, #0
 8004e5e:	f001 ff79 	bl	8006d54 <_init>
 8004e62:	4c0a      	ldr	r4, [pc, #40]	; (8004e8c <__libc_init_array+0x40>)
 8004e64:	4d0a      	ldr	r5, [pc, #40]	; (8004e90 <__libc_init_array+0x44>)
 8004e66:	1b64      	subs	r4, r4, r5
 8004e68:	10a4      	asrs	r4, r4, #2
 8004e6a:	42a6      	cmp	r6, r4
 8004e6c:	d105      	bne.n	8004e7a <__libc_init_array+0x2e>
 8004e6e:	bd70      	pop	{r4, r5, r6, pc}
 8004e70:	00b3      	lsls	r3, r6, #2
 8004e72:	58eb      	ldr	r3, [r5, r3]
 8004e74:	4798      	blx	r3
 8004e76:	3601      	adds	r6, #1
 8004e78:	e7ee      	b.n	8004e58 <__libc_init_array+0xc>
 8004e7a:	00b3      	lsls	r3, r6, #2
 8004e7c:	58eb      	ldr	r3, [r5, r3]
 8004e7e:	4798      	blx	r3
 8004e80:	3601      	adds	r6, #1
 8004e82:	e7f2      	b.n	8004e6a <__libc_init_array+0x1e>
 8004e84:	08007164 	.word	0x08007164
 8004e88:	08007164 	.word	0x08007164
 8004e8c:	08007168 	.word	0x08007168
 8004e90:	08007164 	.word	0x08007164

08004e94 <__retarget_lock_init_recursive>:
 8004e94:	4770      	bx	lr

08004e96 <__retarget_lock_acquire_recursive>:
 8004e96:	4770      	bx	lr

08004e98 <__retarget_lock_release_recursive>:
 8004e98:	4770      	bx	lr

08004e9a <memchr>:
 8004e9a:	b2c9      	uxtb	r1, r1
 8004e9c:	1882      	adds	r2, r0, r2
 8004e9e:	4290      	cmp	r0, r2
 8004ea0:	d101      	bne.n	8004ea6 <memchr+0xc>
 8004ea2:	2000      	movs	r0, #0
 8004ea4:	4770      	bx	lr
 8004ea6:	7803      	ldrb	r3, [r0, #0]
 8004ea8:	428b      	cmp	r3, r1
 8004eaa:	d0fb      	beq.n	8004ea4 <memchr+0xa>
 8004eac:	3001      	adds	r0, #1
 8004eae:	e7f6      	b.n	8004e9e <memchr+0x4>

08004eb0 <quorem>:
 8004eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004eb2:	6902      	ldr	r2, [r0, #16]
 8004eb4:	690b      	ldr	r3, [r1, #16]
 8004eb6:	b089      	sub	sp, #36	; 0x24
 8004eb8:	0007      	movs	r7, r0
 8004eba:	9104      	str	r1, [sp, #16]
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	db69      	blt.n	8004f96 <quorem+0xe6>
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	009c      	lsls	r4, r3, #2
 8004ec6:	9301      	str	r3, [sp, #4]
 8004ec8:	000b      	movs	r3, r1
 8004eca:	3314      	adds	r3, #20
 8004ecc:	9306      	str	r3, [sp, #24]
 8004ece:	191b      	adds	r3, r3, r4
 8004ed0:	9305      	str	r3, [sp, #20]
 8004ed2:	003b      	movs	r3, r7
 8004ed4:	3314      	adds	r3, #20
 8004ed6:	9303      	str	r3, [sp, #12]
 8004ed8:	191c      	adds	r4, r3, r4
 8004eda:	9b05      	ldr	r3, [sp, #20]
 8004edc:	6826      	ldr	r6, [r4, #0]
 8004ede:	681d      	ldr	r5, [r3, #0]
 8004ee0:	0030      	movs	r0, r6
 8004ee2:	3501      	adds	r5, #1
 8004ee4:	0029      	movs	r1, r5
 8004ee6:	f7fb f92b 	bl	8000140 <__udivsi3>
 8004eea:	9002      	str	r0, [sp, #8]
 8004eec:	42ae      	cmp	r6, r5
 8004eee:	d329      	bcc.n	8004f44 <quorem+0x94>
 8004ef0:	9b06      	ldr	r3, [sp, #24]
 8004ef2:	2600      	movs	r6, #0
 8004ef4:	469c      	mov	ip, r3
 8004ef6:	9d03      	ldr	r5, [sp, #12]
 8004ef8:	9606      	str	r6, [sp, #24]
 8004efa:	4662      	mov	r2, ip
 8004efc:	ca08      	ldmia	r2!, {r3}
 8004efe:	6828      	ldr	r0, [r5, #0]
 8004f00:	4694      	mov	ip, r2
 8004f02:	9a02      	ldr	r2, [sp, #8]
 8004f04:	b299      	uxth	r1, r3
 8004f06:	4351      	muls	r1, r2
 8004f08:	0c1b      	lsrs	r3, r3, #16
 8004f0a:	4353      	muls	r3, r2
 8004f0c:	1989      	adds	r1, r1, r6
 8004f0e:	0c0a      	lsrs	r2, r1, #16
 8004f10:	189b      	adds	r3, r3, r2
 8004f12:	9307      	str	r3, [sp, #28]
 8004f14:	0c1e      	lsrs	r6, r3, #16
 8004f16:	9b06      	ldr	r3, [sp, #24]
 8004f18:	b282      	uxth	r2, r0
 8004f1a:	18d2      	adds	r2, r2, r3
 8004f1c:	466b      	mov	r3, sp
 8004f1e:	b289      	uxth	r1, r1
 8004f20:	8b9b      	ldrh	r3, [r3, #28]
 8004f22:	1a52      	subs	r2, r2, r1
 8004f24:	0c01      	lsrs	r1, r0, #16
 8004f26:	1ac9      	subs	r1, r1, r3
 8004f28:	1413      	asrs	r3, r2, #16
 8004f2a:	18cb      	adds	r3, r1, r3
 8004f2c:	1419      	asrs	r1, r3, #16
 8004f2e:	b292      	uxth	r2, r2
 8004f30:	041b      	lsls	r3, r3, #16
 8004f32:	4313      	orrs	r3, r2
 8004f34:	c508      	stmia	r5!, {r3}
 8004f36:	9b05      	ldr	r3, [sp, #20]
 8004f38:	9106      	str	r1, [sp, #24]
 8004f3a:	4563      	cmp	r3, ip
 8004f3c:	d2dd      	bcs.n	8004efa <quorem+0x4a>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d030      	beq.n	8004fa6 <quorem+0xf6>
 8004f44:	0038      	movs	r0, r7
 8004f46:	9904      	ldr	r1, [sp, #16]
 8004f48:	f001 f9de 	bl	8006308 <__mcmp>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	db21      	blt.n	8004f94 <quorem+0xe4>
 8004f50:	0038      	movs	r0, r7
 8004f52:	2600      	movs	r6, #0
 8004f54:	9b02      	ldr	r3, [sp, #8]
 8004f56:	9c04      	ldr	r4, [sp, #16]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	9302      	str	r3, [sp, #8]
 8004f5c:	3014      	adds	r0, #20
 8004f5e:	3414      	adds	r4, #20
 8004f60:	6803      	ldr	r3, [r0, #0]
 8004f62:	cc02      	ldmia	r4!, {r1}
 8004f64:	b29d      	uxth	r5, r3
 8004f66:	19ad      	adds	r5, r5, r6
 8004f68:	b28a      	uxth	r2, r1
 8004f6a:	1aaa      	subs	r2, r5, r2
 8004f6c:	0c09      	lsrs	r1, r1, #16
 8004f6e:	0c1b      	lsrs	r3, r3, #16
 8004f70:	1a5b      	subs	r3, r3, r1
 8004f72:	1411      	asrs	r1, r2, #16
 8004f74:	185b      	adds	r3, r3, r1
 8004f76:	141e      	asrs	r6, r3, #16
 8004f78:	b292      	uxth	r2, r2
 8004f7a:	041b      	lsls	r3, r3, #16
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	c008      	stmia	r0!, {r3}
 8004f80:	9b05      	ldr	r3, [sp, #20]
 8004f82:	42a3      	cmp	r3, r4
 8004f84:	d2ec      	bcs.n	8004f60 <quorem+0xb0>
 8004f86:	9b01      	ldr	r3, [sp, #4]
 8004f88:	9a03      	ldr	r2, [sp, #12]
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	18d3      	adds	r3, r2, r3
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	2a00      	cmp	r2, #0
 8004f92:	d015      	beq.n	8004fc0 <quorem+0x110>
 8004f94:	9802      	ldr	r0, [sp, #8]
 8004f96:	b009      	add	sp, #36	; 0x24
 8004f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f9a:	6823      	ldr	r3, [r4, #0]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d106      	bne.n	8004fae <quorem+0xfe>
 8004fa0:	9b01      	ldr	r3, [sp, #4]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	9301      	str	r3, [sp, #4]
 8004fa6:	9b03      	ldr	r3, [sp, #12]
 8004fa8:	3c04      	subs	r4, #4
 8004faa:	42a3      	cmp	r3, r4
 8004fac:	d3f5      	bcc.n	8004f9a <quorem+0xea>
 8004fae:	9b01      	ldr	r3, [sp, #4]
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	e7c7      	b.n	8004f44 <quorem+0x94>
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	2a00      	cmp	r2, #0
 8004fb8:	d106      	bne.n	8004fc8 <quorem+0x118>
 8004fba:	9a01      	ldr	r2, [sp, #4]
 8004fbc:	3a01      	subs	r2, #1
 8004fbe:	9201      	str	r2, [sp, #4]
 8004fc0:	9a03      	ldr	r2, [sp, #12]
 8004fc2:	3b04      	subs	r3, #4
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d3f5      	bcc.n	8004fb4 <quorem+0x104>
 8004fc8:	9b01      	ldr	r3, [sp, #4]
 8004fca:	613b      	str	r3, [r7, #16]
 8004fcc:	e7e2      	b.n	8004f94 <quorem+0xe4>
	...

08004fd0 <_dtoa_r>:
 8004fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fd2:	0014      	movs	r4, r2
 8004fd4:	001d      	movs	r5, r3
 8004fd6:	69c6      	ldr	r6, [r0, #28]
 8004fd8:	b09d      	sub	sp, #116	; 0x74
 8004fda:	9408      	str	r4, [sp, #32]
 8004fdc:	9509      	str	r5, [sp, #36]	; 0x24
 8004fde:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8004fe0:	9004      	str	r0, [sp, #16]
 8004fe2:	2e00      	cmp	r6, #0
 8004fe4:	d10f      	bne.n	8005006 <_dtoa_r+0x36>
 8004fe6:	2010      	movs	r0, #16
 8004fe8:	f000 fe4a 	bl	8005c80 <malloc>
 8004fec:	9b04      	ldr	r3, [sp, #16]
 8004fee:	1e02      	subs	r2, r0, #0
 8004ff0:	61d8      	str	r0, [r3, #28]
 8004ff2:	d104      	bne.n	8004ffe <_dtoa_r+0x2e>
 8004ff4:	21ef      	movs	r1, #239	; 0xef
 8004ff6:	4bc6      	ldr	r3, [pc, #792]	; (8005310 <_dtoa_r+0x340>)
 8004ff8:	48c6      	ldr	r0, [pc, #792]	; (8005314 <_dtoa_r+0x344>)
 8004ffa:	f001 fd55 	bl	8006aa8 <__assert_func>
 8004ffe:	6046      	str	r6, [r0, #4]
 8005000:	6086      	str	r6, [r0, #8]
 8005002:	6006      	str	r6, [r0, #0]
 8005004:	60c6      	str	r6, [r0, #12]
 8005006:	9b04      	ldr	r3, [sp, #16]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	6819      	ldr	r1, [r3, #0]
 800500c:	2900      	cmp	r1, #0
 800500e:	d00b      	beq.n	8005028 <_dtoa_r+0x58>
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	2301      	movs	r3, #1
 8005014:	4093      	lsls	r3, r2
 8005016:	604a      	str	r2, [r1, #4]
 8005018:	608b      	str	r3, [r1, #8]
 800501a:	9804      	ldr	r0, [sp, #16]
 800501c:	f000 ff32 	bl	8005e84 <_Bfree>
 8005020:	2200      	movs	r2, #0
 8005022:	9b04      	ldr	r3, [sp, #16]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	601a      	str	r2, [r3, #0]
 8005028:	2d00      	cmp	r5, #0
 800502a:	da1e      	bge.n	800506a <_dtoa_r+0x9a>
 800502c:	2301      	movs	r3, #1
 800502e:	603b      	str	r3, [r7, #0]
 8005030:	006b      	lsls	r3, r5, #1
 8005032:	085b      	lsrs	r3, r3, #1
 8005034:	9309      	str	r3, [sp, #36]	; 0x24
 8005036:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005038:	4bb7      	ldr	r3, [pc, #732]	; (8005318 <_dtoa_r+0x348>)
 800503a:	4ab7      	ldr	r2, [pc, #732]	; (8005318 <_dtoa_r+0x348>)
 800503c:	403b      	ands	r3, r7
 800503e:	4293      	cmp	r3, r2
 8005040:	d116      	bne.n	8005070 <_dtoa_r+0xa0>
 8005042:	4bb6      	ldr	r3, [pc, #728]	; (800531c <_dtoa_r+0x34c>)
 8005044:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005046:	6013      	str	r3, [r2, #0]
 8005048:	033b      	lsls	r3, r7, #12
 800504a:	0b1b      	lsrs	r3, r3, #12
 800504c:	4323      	orrs	r3, r4
 800504e:	d101      	bne.n	8005054 <_dtoa_r+0x84>
 8005050:	f000 fdb5 	bl	8005bbe <_dtoa_r+0xbee>
 8005054:	4bb2      	ldr	r3, [pc, #712]	; (8005320 <_dtoa_r+0x350>)
 8005056:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005058:	9306      	str	r3, [sp, #24]
 800505a:	2a00      	cmp	r2, #0
 800505c:	d002      	beq.n	8005064 <_dtoa_r+0x94>
 800505e:	4bb1      	ldr	r3, [pc, #708]	; (8005324 <_dtoa_r+0x354>)
 8005060:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	9806      	ldr	r0, [sp, #24]
 8005066:	b01d      	add	sp, #116	; 0x74
 8005068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800506a:	2300      	movs	r3, #0
 800506c:	603b      	str	r3, [r7, #0]
 800506e:	e7e2      	b.n	8005036 <_dtoa_r+0x66>
 8005070:	9a08      	ldr	r2, [sp, #32]
 8005072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005074:	9210      	str	r2, [sp, #64]	; 0x40
 8005076:	9311      	str	r3, [sp, #68]	; 0x44
 8005078:	9810      	ldr	r0, [sp, #64]	; 0x40
 800507a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800507c:	2200      	movs	r2, #0
 800507e:	2300      	movs	r3, #0
 8005080:	f7fb f9e4 	bl	800044c <__aeabi_dcmpeq>
 8005084:	1e06      	subs	r6, r0, #0
 8005086:	d009      	beq.n	800509c <_dtoa_r+0xcc>
 8005088:	2301      	movs	r3, #1
 800508a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	4ba6      	ldr	r3, [pc, #664]	; (8005328 <_dtoa_r+0x358>)
 8005090:	9306      	str	r3, [sp, #24]
 8005092:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005094:	2b00      	cmp	r3, #0
 8005096:	d0e5      	beq.n	8005064 <_dtoa_r+0x94>
 8005098:	4ba4      	ldr	r3, [pc, #656]	; (800532c <_dtoa_r+0x35c>)
 800509a:	e7e1      	b.n	8005060 <_dtoa_r+0x90>
 800509c:	ab1a      	add	r3, sp, #104	; 0x68
 800509e:	9301      	str	r3, [sp, #4]
 80050a0:	ab1b      	add	r3, sp, #108	; 0x6c
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	9804      	ldr	r0, [sp, #16]
 80050a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80050a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80050aa:	f001 f9e1 	bl	8006470 <__d2b>
 80050ae:	007a      	lsls	r2, r7, #1
 80050b0:	9005      	str	r0, [sp, #20]
 80050b2:	0d52      	lsrs	r2, r2, #21
 80050b4:	d100      	bne.n	80050b8 <_dtoa_r+0xe8>
 80050b6:	e07b      	b.n	80051b0 <_dtoa_r+0x1e0>
 80050b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80050ba:	9617      	str	r6, [sp, #92]	; 0x5c
 80050bc:	0319      	lsls	r1, r3, #12
 80050be:	4b9c      	ldr	r3, [pc, #624]	; (8005330 <_dtoa_r+0x360>)
 80050c0:	0b09      	lsrs	r1, r1, #12
 80050c2:	430b      	orrs	r3, r1
 80050c4:	499b      	ldr	r1, [pc, #620]	; (8005334 <_dtoa_r+0x364>)
 80050c6:	1857      	adds	r7, r2, r1
 80050c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80050ca:	9911      	ldr	r1, [sp, #68]	; 0x44
 80050cc:	0019      	movs	r1, r3
 80050ce:	2200      	movs	r2, #0
 80050d0:	4b99      	ldr	r3, [pc, #612]	; (8005338 <_dtoa_r+0x368>)
 80050d2:	f7fc fc05 	bl	80018e0 <__aeabi_dsub>
 80050d6:	4a99      	ldr	r2, [pc, #612]	; (800533c <_dtoa_r+0x36c>)
 80050d8:	4b99      	ldr	r3, [pc, #612]	; (8005340 <_dtoa_r+0x370>)
 80050da:	f7fc f93f 	bl	800135c <__aeabi_dmul>
 80050de:	4a99      	ldr	r2, [pc, #612]	; (8005344 <_dtoa_r+0x374>)
 80050e0:	4b99      	ldr	r3, [pc, #612]	; (8005348 <_dtoa_r+0x378>)
 80050e2:	f7fb f9e1 	bl	80004a8 <__aeabi_dadd>
 80050e6:	0004      	movs	r4, r0
 80050e8:	0038      	movs	r0, r7
 80050ea:	000d      	movs	r5, r1
 80050ec:	f7fc ffce 	bl	800208c <__aeabi_i2d>
 80050f0:	4a96      	ldr	r2, [pc, #600]	; (800534c <_dtoa_r+0x37c>)
 80050f2:	4b97      	ldr	r3, [pc, #604]	; (8005350 <_dtoa_r+0x380>)
 80050f4:	f7fc f932 	bl	800135c <__aeabi_dmul>
 80050f8:	0002      	movs	r2, r0
 80050fa:	000b      	movs	r3, r1
 80050fc:	0020      	movs	r0, r4
 80050fe:	0029      	movs	r1, r5
 8005100:	f7fb f9d2 	bl	80004a8 <__aeabi_dadd>
 8005104:	0004      	movs	r4, r0
 8005106:	000d      	movs	r5, r1
 8005108:	f7fc ff8a 	bl	8002020 <__aeabi_d2iz>
 800510c:	2200      	movs	r2, #0
 800510e:	9003      	str	r0, [sp, #12]
 8005110:	2300      	movs	r3, #0
 8005112:	0020      	movs	r0, r4
 8005114:	0029      	movs	r1, r5
 8005116:	f7fb f99f 	bl	8000458 <__aeabi_dcmplt>
 800511a:	2800      	cmp	r0, #0
 800511c:	d00b      	beq.n	8005136 <_dtoa_r+0x166>
 800511e:	9803      	ldr	r0, [sp, #12]
 8005120:	f7fc ffb4 	bl	800208c <__aeabi_i2d>
 8005124:	002b      	movs	r3, r5
 8005126:	0022      	movs	r2, r4
 8005128:	f7fb f990 	bl	800044c <__aeabi_dcmpeq>
 800512c:	4243      	negs	r3, r0
 800512e:	4158      	adcs	r0, r3
 8005130:	9b03      	ldr	r3, [sp, #12]
 8005132:	1a1b      	subs	r3, r3, r0
 8005134:	9303      	str	r3, [sp, #12]
 8005136:	2301      	movs	r3, #1
 8005138:	9316      	str	r3, [sp, #88]	; 0x58
 800513a:	9b03      	ldr	r3, [sp, #12]
 800513c:	2b16      	cmp	r3, #22
 800513e:	d810      	bhi.n	8005162 <_dtoa_r+0x192>
 8005140:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005142:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005144:	9a03      	ldr	r2, [sp, #12]
 8005146:	4b83      	ldr	r3, [pc, #524]	; (8005354 <_dtoa_r+0x384>)
 8005148:	00d2      	lsls	r2, r2, #3
 800514a:	189b      	adds	r3, r3, r2
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f7fb f982 	bl	8000458 <__aeabi_dcmplt>
 8005154:	2800      	cmp	r0, #0
 8005156:	d047      	beq.n	80051e8 <_dtoa_r+0x218>
 8005158:	9b03      	ldr	r3, [sp, #12]
 800515a:	3b01      	subs	r3, #1
 800515c:	9303      	str	r3, [sp, #12]
 800515e:	2300      	movs	r3, #0
 8005160:	9316      	str	r3, [sp, #88]	; 0x58
 8005162:	2200      	movs	r2, #0
 8005164:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005166:	920a      	str	r2, [sp, #40]	; 0x28
 8005168:	1bdb      	subs	r3, r3, r7
 800516a:	1e5a      	subs	r2, r3, #1
 800516c:	d53e      	bpl.n	80051ec <_dtoa_r+0x21c>
 800516e:	2201      	movs	r2, #1
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	930a      	str	r3, [sp, #40]	; 0x28
 8005174:	2300      	movs	r3, #0
 8005176:	930c      	str	r3, [sp, #48]	; 0x30
 8005178:	9b03      	ldr	r3, [sp, #12]
 800517a:	2b00      	cmp	r3, #0
 800517c:	db38      	blt.n	80051f0 <_dtoa_r+0x220>
 800517e:	9a03      	ldr	r2, [sp, #12]
 8005180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005182:	4694      	mov	ip, r2
 8005184:	4463      	add	r3, ip
 8005186:	930c      	str	r3, [sp, #48]	; 0x30
 8005188:	2300      	movs	r3, #0
 800518a:	9213      	str	r2, [sp, #76]	; 0x4c
 800518c:	930d      	str	r3, [sp, #52]	; 0x34
 800518e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005190:	2401      	movs	r4, #1
 8005192:	2b09      	cmp	r3, #9
 8005194:	d867      	bhi.n	8005266 <_dtoa_r+0x296>
 8005196:	2b05      	cmp	r3, #5
 8005198:	dd02      	ble.n	80051a0 <_dtoa_r+0x1d0>
 800519a:	2400      	movs	r4, #0
 800519c:	3b04      	subs	r3, #4
 800519e:	9322      	str	r3, [sp, #136]	; 0x88
 80051a0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051a2:	1e98      	subs	r0, r3, #2
 80051a4:	2803      	cmp	r0, #3
 80051a6:	d867      	bhi.n	8005278 <_dtoa_r+0x2a8>
 80051a8:	f7fa ffb6 	bl	8000118 <__gnu_thumb1_case_uqi>
 80051ac:	5b383a2b 	.word	0x5b383a2b
 80051b0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80051b2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80051b4:	18f6      	adds	r6, r6, r3
 80051b6:	4b68      	ldr	r3, [pc, #416]	; (8005358 <_dtoa_r+0x388>)
 80051b8:	18f2      	adds	r2, r6, r3
 80051ba:	2a20      	cmp	r2, #32
 80051bc:	dd0f      	ble.n	80051de <_dtoa_r+0x20e>
 80051be:	2340      	movs	r3, #64	; 0x40
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	409f      	lsls	r7, r3
 80051c4:	4b65      	ldr	r3, [pc, #404]	; (800535c <_dtoa_r+0x38c>)
 80051c6:	0038      	movs	r0, r7
 80051c8:	18f3      	adds	r3, r6, r3
 80051ca:	40dc      	lsrs	r4, r3
 80051cc:	4320      	orrs	r0, r4
 80051ce:	f7fc ff8d 	bl	80020ec <__aeabi_ui2d>
 80051d2:	2201      	movs	r2, #1
 80051d4:	4b62      	ldr	r3, [pc, #392]	; (8005360 <_dtoa_r+0x390>)
 80051d6:	1e77      	subs	r7, r6, #1
 80051d8:	18cb      	adds	r3, r1, r3
 80051da:	9217      	str	r2, [sp, #92]	; 0x5c
 80051dc:	e776      	b.n	80050cc <_dtoa_r+0xfc>
 80051de:	2320      	movs	r3, #32
 80051e0:	0020      	movs	r0, r4
 80051e2:	1a9b      	subs	r3, r3, r2
 80051e4:	4098      	lsls	r0, r3
 80051e6:	e7f2      	b.n	80051ce <_dtoa_r+0x1fe>
 80051e8:	9016      	str	r0, [sp, #88]	; 0x58
 80051ea:	e7ba      	b.n	8005162 <_dtoa_r+0x192>
 80051ec:	920c      	str	r2, [sp, #48]	; 0x30
 80051ee:	e7c3      	b.n	8005178 <_dtoa_r+0x1a8>
 80051f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051f2:	9a03      	ldr	r2, [sp, #12]
 80051f4:	1a9b      	subs	r3, r3, r2
 80051f6:	930a      	str	r3, [sp, #40]	; 0x28
 80051f8:	4253      	negs	r3, r2
 80051fa:	930d      	str	r3, [sp, #52]	; 0x34
 80051fc:	2300      	movs	r3, #0
 80051fe:	9313      	str	r3, [sp, #76]	; 0x4c
 8005200:	e7c5      	b.n	800518e <_dtoa_r+0x1be>
 8005202:	2300      	movs	r3, #0
 8005204:	930f      	str	r3, [sp, #60]	; 0x3c
 8005206:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005208:	930b      	str	r3, [sp, #44]	; 0x2c
 800520a:	9307      	str	r3, [sp, #28]
 800520c:	2b00      	cmp	r3, #0
 800520e:	dc13      	bgt.n	8005238 <_dtoa_r+0x268>
 8005210:	2301      	movs	r3, #1
 8005212:	001a      	movs	r2, r3
 8005214:	930b      	str	r3, [sp, #44]	; 0x2c
 8005216:	9307      	str	r3, [sp, #28]
 8005218:	9223      	str	r2, [sp, #140]	; 0x8c
 800521a:	e00d      	b.n	8005238 <_dtoa_r+0x268>
 800521c:	2301      	movs	r3, #1
 800521e:	e7f1      	b.n	8005204 <_dtoa_r+0x234>
 8005220:	2300      	movs	r3, #0
 8005222:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005224:	930f      	str	r3, [sp, #60]	; 0x3c
 8005226:	4694      	mov	ip, r2
 8005228:	9b03      	ldr	r3, [sp, #12]
 800522a:	4463      	add	r3, ip
 800522c:	930b      	str	r3, [sp, #44]	; 0x2c
 800522e:	3301      	adds	r3, #1
 8005230:	9307      	str	r3, [sp, #28]
 8005232:	2b00      	cmp	r3, #0
 8005234:	dc00      	bgt.n	8005238 <_dtoa_r+0x268>
 8005236:	2301      	movs	r3, #1
 8005238:	9a04      	ldr	r2, [sp, #16]
 800523a:	2100      	movs	r1, #0
 800523c:	69d0      	ldr	r0, [r2, #28]
 800523e:	2204      	movs	r2, #4
 8005240:	0015      	movs	r5, r2
 8005242:	3514      	adds	r5, #20
 8005244:	429d      	cmp	r5, r3
 8005246:	d91b      	bls.n	8005280 <_dtoa_r+0x2b0>
 8005248:	6041      	str	r1, [r0, #4]
 800524a:	9804      	ldr	r0, [sp, #16]
 800524c:	f000 fdd6 	bl	8005dfc <_Balloc>
 8005250:	9006      	str	r0, [sp, #24]
 8005252:	2800      	cmp	r0, #0
 8005254:	d117      	bne.n	8005286 <_dtoa_r+0x2b6>
 8005256:	21b0      	movs	r1, #176	; 0xb0
 8005258:	4b42      	ldr	r3, [pc, #264]	; (8005364 <_dtoa_r+0x394>)
 800525a:	482e      	ldr	r0, [pc, #184]	; (8005314 <_dtoa_r+0x344>)
 800525c:	9a06      	ldr	r2, [sp, #24]
 800525e:	31ff      	adds	r1, #255	; 0xff
 8005260:	e6cb      	b.n	8004ffa <_dtoa_r+0x2a>
 8005262:	2301      	movs	r3, #1
 8005264:	e7dd      	b.n	8005222 <_dtoa_r+0x252>
 8005266:	2300      	movs	r3, #0
 8005268:	940f      	str	r4, [sp, #60]	; 0x3c
 800526a:	9322      	str	r3, [sp, #136]	; 0x88
 800526c:	3b01      	subs	r3, #1
 800526e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005270:	9307      	str	r3, [sp, #28]
 8005272:	2200      	movs	r2, #0
 8005274:	3313      	adds	r3, #19
 8005276:	e7cf      	b.n	8005218 <_dtoa_r+0x248>
 8005278:	2301      	movs	r3, #1
 800527a:	930f      	str	r3, [sp, #60]	; 0x3c
 800527c:	3b02      	subs	r3, #2
 800527e:	e7f6      	b.n	800526e <_dtoa_r+0x29e>
 8005280:	3101      	adds	r1, #1
 8005282:	0052      	lsls	r2, r2, #1
 8005284:	e7dc      	b.n	8005240 <_dtoa_r+0x270>
 8005286:	9b04      	ldr	r3, [sp, #16]
 8005288:	9a06      	ldr	r2, [sp, #24]
 800528a:	69db      	ldr	r3, [r3, #28]
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	9b07      	ldr	r3, [sp, #28]
 8005290:	2b0e      	cmp	r3, #14
 8005292:	d900      	bls.n	8005296 <_dtoa_r+0x2c6>
 8005294:	e0e5      	b.n	8005462 <_dtoa_r+0x492>
 8005296:	2c00      	cmp	r4, #0
 8005298:	d100      	bne.n	800529c <_dtoa_r+0x2cc>
 800529a:	e0e2      	b.n	8005462 <_dtoa_r+0x492>
 800529c:	9b03      	ldr	r3, [sp, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	dd64      	ble.n	800536c <_dtoa_r+0x39c>
 80052a2:	210f      	movs	r1, #15
 80052a4:	9a03      	ldr	r2, [sp, #12]
 80052a6:	4b2b      	ldr	r3, [pc, #172]	; (8005354 <_dtoa_r+0x384>)
 80052a8:	400a      	ands	r2, r1
 80052aa:	00d2      	lsls	r2, r2, #3
 80052ac:	189b      	adds	r3, r3, r2
 80052ae:	681e      	ldr	r6, [r3, #0]
 80052b0:	685f      	ldr	r7, [r3, #4]
 80052b2:	9b03      	ldr	r3, [sp, #12]
 80052b4:	2402      	movs	r4, #2
 80052b6:	111d      	asrs	r5, r3, #4
 80052b8:	05db      	lsls	r3, r3, #23
 80052ba:	d50a      	bpl.n	80052d2 <_dtoa_r+0x302>
 80052bc:	4b2a      	ldr	r3, [pc, #168]	; (8005368 <_dtoa_r+0x398>)
 80052be:	400d      	ands	r5, r1
 80052c0:	6a1a      	ldr	r2, [r3, #32]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80052c6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80052c8:	f7fb fc4e 	bl	8000b68 <__aeabi_ddiv>
 80052cc:	9008      	str	r0, [sp, #32]
 80052ce:	9109      	str	r1, [sp, #36]	; 0x24
 80052d0:	3401      	adds	r4, #1
 80052d2:	4b25      	ldr	r3, [pc, #148]	; (8005368 <_dtoa_r+0x398>)
 80052d4:	930e      	str	r3, [sp, #56]	; 0x38
 80052d6:	2d00      	cmp	r5, #0
 80052d8:	d108      	bne.n	80052ec <_dtoa_r+0x31c>
 80052da:	9808      	ldr	r0, [sp, #32]
 80052dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80052de:	0032      	movs	r2, r6
 80052e0:	003b      	movs	r3, r7
 80052e2:	f7fb fc41 	bl	8000b68 <__aeabi_ddiv>
 80052e6:	9008      	str	r0, [sp, #32]
 80052e8:	9109      	str	r1, [sp, #36]	; 0x24
 80052ea:	e05a      	b.n	80053a2 <_dtoa_r+0x3d2>
 80052ec:	2301      	movs	r3, #1
 80052ee:	421d      	tst	r5, r3
 80052f0:	d009      	beq.n	8005306 <_dtoa_r+0x336>
 80052f2:	18e4      	adds	r4, r4, r3
 80052f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052f6:	0030      	movs	r0, r6
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	0039      	movs	r1, r7
 80052fe:	f7fc f82d 	bl	800135c <__aeabi_dmul>
 8005302:	0006      	movs	r6, r0
 8005304:	000f      	movs	r7, r1
 8005306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005308:	106d      	asrs	r5, r5, #1
 800530a:	3308      	adds	r3, #8
 800530c:	e7e2      	b.n	80052d4 <_dtoa_r+0x304>
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	08006e35 	.word	0x08006e35
 8005314:	08006e4c 	.word	0x08006e4c
 8005318:	7ff00000 	.word	0x7ff00000
 800531c:	0000270f 	.word	0x0000270f
 8005320:	08006e31 	.word	0x08006e31
 8005324:	08006e34 	.word	0x08006e34
 8005328:	08006e04 	.word	0x08006e04
 800532c:	08006e05 	.word	0x08006e05
 8005330:	3ff00000 	.word	0x3ff00000
 8005334:	fffffc01 	.word	0xfffffc01
 8005338:	3ff80000 	.word	0x3ff80000
 800533c:	636f4361 	.word	0x636f4361
 8005340:	3fd287a7 	.word	0x3fd287a7
 8005344:	8b60c8b3 	.word	0x8b60c8b3
 8005348:	3fc68a28 	.word	0x3fc68a28
 800534c:	509f79fb 	.word	0x509f79fb
 8005350:	3fd34413 	.word	0x3fd34413
 8005354:	08006f38 	.word	0x08006f38
 8005358:	00000432 	.word	0x00000432
 800535c:	00000412 	.word	0x00000412
 8005360:	fe100000 	.word	0xfe100000
 8005364:	08006ea4 	.word	0x08006ea4
 8005368:	08006f10 	.word	0x08006f10
 800536c:	9b03      	ldr	r3, [sp, #12]
 800536e:	2402      	movs	r4, #2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d016      	beq.n	80053a2 <_dtoa_r+0x3d2>
 8005374:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005376:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005378:	220f      	movs	r2, #15
 800537a:	425d      	negs	r5, r3
 800537c:	402a      	ands	r2, r5
 800537e:	4bdd      	ldr	r3, [pc, #884]	; (80056f4 <_dtoa_r+0x724>)
 8005380:	00d2      	lsls	r2, r2, #3
 8005382:	189b      	adds	r3, r3, r2
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f7fb ffe8 	bl	800135c <__aeabi_dmul>
 800538c:	2701      	movs	r7, #1
 800538e:	2300      	movs	r3, #0
 8005390:	9008      	str	r0, [sp, #32]
 8005392:	9109      	str	r1, [sp, #36]	; 0x24
 8005394:	4ed8      	ldr	r6, [pc, #864]	; (80056f8 <_dtoa_r+0x728>)
 8005396:	112d      	asrs	r5, r5, #4
 8005398:	2d00      	cmp	r5, #0
 800539a:	d000      	beq.n	800539e <_dtoa_r+0x3ce>
 800539c:	e091      	b.n	80054c2 <_dtoa_r+0x4f2>
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1a1      	bne.n	80052e6 <_dtoa_r+0x316>
 80053a2:	9e08      	ldr	r6, [sp, #32]
 80053a4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80053a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d100      	bne.n	80053ae <_dtoa_r+0x3de>
 80053ac:	e094      	b.n	80054d8 <_dtoa_r+0x508>
 80053ae:	2200      	movs	r2, #0
 80053b0:	0030      	movs	r0, r6
 80053b2:	0039      	movs	r1, r7
 80053b4:	4bd1      	ldr	r3, [pc, #836]	; (80056fc <_dtoa_r+0x72c>)
 80053b6:	f7fb f84f 	bl	8000458 <__aeabi_dcmplt>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d100      	bne.n	80053c0 <_dtoa_r+0x3f0>
 80053be:	e08b      	b.n	80054d8 <_dtoa_r+0x508>
 80053c0:	9b07      	ldr	r3, [sp, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d100      	bne.n	80053c8 <_dtoa_r+0x3f8>
 80053c6:	e087      	b.n	80054d8 <_dtoa_r+0x508>
 80053c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	dd45      	ble.n	800545a <_dtoa_r+0x48a>
 80053ce:	9b03      	ldr	r3, [sp, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	3b01      	subs	r3, #1
 80053d4:	930e      	str	r3, [sp, #56]	; 0x38
 80053d6:	0030      	movs	r0, r6
 80053d8:	4bc9      	ldr	r3, [pc, #804]	; (8005700 <_dtoa_r+0x730>)
 80053da:	0039      	movs	r1, r7
 80053dc:	f7fb ffbe 	bl	800135c <__aeabi_dmul>
 80053e0:	9008      	str	r0, [sp, #32]
 80053e2:	9109      	str	r1, [sp, #36]	; 0x24
 80053e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053e6:	3401      	adds	r4, #1
 80053e8:	0020      	movs	r0, r4
 80053ea:	9e08      	ldr	r6, [sp, #32]
 80053ec:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80053ee:	9312      	str	r3, [sp, #72]	; 0x48
 80053f0:	f7fc fe4c 	bl	800208c <__aeabi_i2d>
 80053f4:	0032      	movs	r2, r6
 80053f6:	003b      	movs	r3, r7
 80053f8:	f7fb ffb0 	bl	800135c <__aeabi_dmul>
 80053fc:	2200      	movs	r2, #0
 80053fe:	4bc1      	ldr	r3, [pc, #772]	; (8005704 <_dtoa_r+0x734>)
 8005400:	f7fb f852 	bl	80004a8 <__aeabi_dadd>
 8005404:	4ac0      	ldr	r2, [pc, #768]	; (8005708 <_dtoa_r+0x738>)
 8005406:	9014      	str	r0, [sp, #80]	; 0x50
 8005408:	9115      	str	r1, [sp, #84]	; 0x54
 800540a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800540c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800540e:	4694      	mov	ip, r2
 8005410:	9308      	str	r3, [sp, #32]
 8005412:	9409      	str	r4, [sp, #36]	; 0x24
 8005414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005416:	4463      	add	r3, ip
 8005418:	9318      	str	r3, [sp, #96]	; 0x60
 800541a:	9309      	str	r3, [sp, #36]	; 0x24
 800541c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800541e:	2b00      	cmp	r3, #0
 8005420:	d15e      	bne.n	80054e0 <_dtoa_r+0x510>
 8005422:	2200      	movs	r2, #0
 8005424:	4bb9      	ldr	r3, [pc, #740]	; (800570c <_dtoa_r+0x73c>)
 8005426:	0030      	movs	r0, r6
 8005428:	0039      	movs	r1, r7
 800542a:	f7fc fa59 	bl	80018e0 <__aeabi_dsub>
 800542e:	9a08      	ldr	r2, [sp, #32]
 8005430:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005432:	0004      	movs	r4, r0
 8005434:	000d      	movs	r5, r1
 8005436:	f7fb f823 	bl	8000480 <__aeabi_dcmpgt>
 800543a:	2800      	cmp	r0, #0
 800543c:	d000      	beq.n	8005440 <_dtoa_r+0x470>
 800543e:	e2b3      	b.n	80059a8 <_dtoa_r+0x9d8>
 8005440:	48b3      	ldr	r0, [pc, #716]	; (8005710 <_dtoa_r+0x740>)
 8005442:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005444:	4684      	mov	ip, r0
 8005446:	4461      	add	r1, ip
 8005448:	000b      	movs	r3, r1
 800544a:	0020      	movs	r0, r4
 800544c:	0029      	movs	r1, r5
 800544e:	9a08      	ldr	r2, [sp, #32]
 8005450:	f7fb f802 	bl	8000458 <__aeabi_dcmplt>
 8005454:	2800      	cmp	r0, #0
 8005456:	d000      	beq.n	800545a <_dtoa_r+0x48a>
 8005458:	e2a3      	b.n	80059a2 <_dtoa_r+0x9d2>
 800545a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800545c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800545e:	9308      	str	r3, [sp, #32]
 8005460:	9409      	str	r4, [sp, #36]	; 0x24
 8005462:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005464:	2b00      	cmp	r3, #0
 8005466:	da00      	bge.n	800546a <_dtoa_r+0x49a>
 8005468:	e179      	b.n	800575e <_dtoa_r+0x78e>
 800546a:	9a03      	ldr	r2, [sp, #12]
 800546c:	2a0e      	cmp	r2, #14
 800546e:	dd00      	ble.n	8005472 <_dtoa_r+0x4a2>
 8005470:	e175      	b.n	800575e <_dtoa_r+0x78e>
 8005472:	4ba0      	ldr	r3, [pc, #640]	; (80056f4 <_dtoa_r+0x724>)
 8005474:	00d2      	lsls	r2, r2, #3
 8005476:	189b      	adds	r3, r3, r2
 8005478:	681e      	ldr	r6, [r3, #0]
 800547a:	685f      	ldr	r7, [r3, #4]
 800547c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800547e:	2b00      	cmp	r3, #0
 8005480:	db00      	blt.n	8005484 <_dtoa_r+0x4b4>
 8005482:	e0e5      	b.n	8005650 <_dtoa_r+0x680>
 8005484:	9b07      	ldr	r3, [sp, #28]
 8005486:	2b00      	cmp	r3, #0
 8005488:	dd00      	ble.n	800548c <_dtoa_r+0x4bc>
 800548a:	e0e1      	b.n	8005650 <_dtoa_r+0x680>
 800548c:	d000      	beq.n	8005490 <_dtoa_r+0x4c0>
 800548e:	e288      	b.n	80059a2 <_dtoa_r+0x9d2>
 8005490:	2200      	movs	r2, #0
 8005492:	0030      	movs	r0, r6
 8005494:	0039      	movs	r1, r7
 8005496:	4b9d      	ldr	r3, [pc, #628]	; (800570c <_dtoa_r+0x73c>)
 8005498:	f7fb ff60 	bl	800135c <__aeabi_dmul>
 800549c:	9a08      	ldr	r2, [sp, #32]
 800549e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054a0:	f7fa fff8 	bl	8000494 <__aeabi_dcmpge>
 80054a4:	9e07      	ldr	r6, [sp, #28]
 80054a6:	0037      	movs	r7, r6
 80054a8:	2800      	cmp	r0, #0
 80054aa:	d000      	beq.n	80054ae <_dtoa_r+0x4de>
 80054ac:	e25f      	b.n	800596e <_dtoa_r+0x99e>
 80054ae:	9b06      	ldr	r3, [sp, #24]
 80054b0:	9a06      	ldr	r2, [sp, #24]
 80054b2:	3301      	adds	r3, #1
 80054b4:	9308      	str	r3, [sp, #32]
 80054b6:	2331      	movs	r3, #49	; 0x31
 80054b8:	7013      	strb	r3, [r2, #0]
 80054ba:	9b03      	ldr	r3, [sp, #12]
 80054bc:	3301      	adds	r3, #1
 80054be:	9303      	str	r3, [sp, #12]
 80054c0:	e25a      	b.n	8005978 <_dtoa_r+0x9a8>
 80054c2:	423d      	tst	r5, r7
 80054c4:	d005      	beq.n	80054d2 <_dtoa_r+0x502>
 80054c6:	6832      	ldr	r2, [r6, #0]
 80054c8:	6873      	ldr	r3, [r6, #4]
 80054ca:	f7fb ff47 	bl	800135c <__aeabi_dmul>
 80054ce:	003b      	movs	r3, r7
 80054d0:	3401      	adds	r4, #1
 80054d2:	106d      	asrs	r5, r5, #1
 80054d4:	3608      	adds	r6, #8
 80054d6:	e75f      	b.n	8005398 <_dtoa_r+0x3c8>
 80054d8:	9b03      	ldr	r3, [sp, #12]
 80054da:	930e      	str	r3, [sp, #56]	; 0x38
 80054dc:	9b07      	ldr	r3, [sp, #28]
 80054de:	e783      	b.n	80053e8 <_dtoa_r+0x418>
 80054e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054e2:	4b84      	ldr	r3, [pc, #528]	; (80056f4 <_dtoa_r+0x724>)
 80054e4:	3a01      	subs	r2, #1
 80054e6:	00d2      	lsls	r2, r2, #3
 80054e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80054ea:	189b      	adds	r3, r3, r2
 80054ec:	9c08      	ldr	r4, [sp, #32]
 80054ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	2900      	cmp	r1, #0
 80054f6:	d051      	beq.n	800559c <_dtoa_r+0x5cc>
 80054f8:	2000      	movs	r0, #0
 80054fa:	4986      	ldr	r1, [pc, #536]	; (8005714 <_dtoa_r+0x744>)
 80054fc:	f7fb fb34 	bl	8000b68 <__aeabi_ddiv>
 8005500:	0022      	movs	r2, r4
 8005502:	002b      	movs	r3, r5
 8005504:	f7fc f9ec 	bl	80018e0 <__aeabi_dsub>
 8005508:	9a06      	ldr	r2, [sp, #24]
 800550a:	0004      	movs	r4, r0
 800550c:	4694      	mov	ip, r2
 800550e:	000d      	movs	r5, r1
 8005510:	9b06      	ldr	r3, [sp, #24]
 8005512:	9314      	str	r3, [sp, #80]	; 0x50
 8005514:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005516:	4463      	add	r3, ip
 8005518:	9318      	str	r3, [sp, #96]	; 0x60
 800551a:	0039      	movs	r1, r7
 800551c:	0030      	movs	r0, r6
 800551e:	f7fc fd7f 	bl	8002020 <__aeabi_d2iz>
 8005522:	9012      	str	r0, [sp, #72]	; 0x48
 8005524:	f7fc fdb2 	bl	800208c <__aeabi_i2d>
 8005528:	0002      	movs	r2, r0
 800552a:	000b      	movs	r3, r1
 800552c:	0030      	movs	r0, r6
 800552e:	0039      	movs	r1, r7
 8005530:	f7fc f9d6 	bl	80018e0 <__aeabi_dsub>
 8005534:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005536:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005538:	3301      	adds	r3, #1
 800553a:	9308      	str	r3, [sp, #32]
 800553c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800553e:	0006      	movs	r6, r0
 8005540:	3330      	adds	r3, #48	; 0x30
 8005542:	7013      	strb	r3, [r2, #0]
 8005544:	0022      	movs	r2, r4
 8005546:	002b      	movs	r3, r5
 8005548:	000f      	movs	r7, r1
 800554a:	f7fa ff85 	bl	8000458 <__aeabi_dcmplt>
 800554e:	2800      	cmp	r0, #0
 8005550:	d174      	bne.n	800563c <_dtoa_r+0x66c>
 8005552:	0032      	movs	r2, r6
 8005554:	003b      	movs	r3, r7
 8005556:	2000      	movs	r0, #0
 8005558:	4968      	ldr	r1, [pc, #416]	; (80056fc <_dtoa_r+0x72c>)
 800555a:	f7fc f9c1 	bl	80018e0 <__aeabi_dsub>
 800555e:	0022      	movs	r2, r4
 8005560:	002b      	movs	r3, r5
 8005562:	f7fa ff79 	bl	8000458 <__aeabi_dcmplt>
 8005566:	2800      	cmp	r0, #0
 8005568:	d000      	beq.n	800556c <_dtoa_r+0x59c>
 800556a:	e0d7      	b.n	800571c <_dtoa_r+0x74c>
 800556c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800556e:	9a08      	ldr	r2, [sp, #32]
 8005570:	4293      	cmp	r3, r2
 8005572:	d100      	bne.n	8005576 <_dtoa_r+0x5a6>
 8005574:	e771      	b.n	800545a <_dtoa_r+0x48a>
 8005576:	2200      	movs	r2, #0
 8005578:	0020      	movs	r0, r4
 800557a:	0029      	movs	r1, r5
 800557c:	4b60      	ldr	r3, [pc, #384]	; (8005700 <_dtoa_r+0x730>)
 800557e:	f7fb feed 	bl	800135c <__aeabi_dmul>
 8005582:	4b5f      	ldr	r3, [pc, #380]	; (8005700 <_dtoa_r+0x730>)
 8005584:	0004      	movs	r4, r0
 8005586:	000d      	movs	r5, r1
 8005588:	0030      	movs	r0, r6
 800558a:	0039      	movs	r1, r7
 800558c:	2200      	movs	r2, #0
 800558e:	f7fb fee5 	bl	800135c <__aeabi_dmul>
 8005592:	9b08      	ldr	r3, [sp, #32]
 8005594:	0006      	movs	r6, r0
 8005596:	000f      	movs	r7, r1
 8005598:	9314      	str	r3, [sp, #80]	; 0x50
 800559a:	e7be      	b.n	800551a <_dtoa_r+0x54a>
 800559c:	0020      	movs	r0, r4
 800559e:	0029      	movs	r1, r5
 80055a0:	f7fb fedc 	bl	800135c <__aeabi_dmul>
 80055a4:	9a06      	ldr	r2, [sp, #24]
 80055a6:	9b06      	ldr	r3, [sp, #24]
 80055a8:	4694      	mov	ip, r2
 80055aa:	9308      	str	r3, [sp, #32]
 80055ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055ae:	9014      	str	r0, [sp, #80]	; 0x50
 80055b0:	9115      	str	r1, [sp, #84]	; 0x54
 80055b2:	4463      	add	r3, ip
 80055b4:	9319      	str	r3, [sp, #100]	; 0x64
 80055b6:	0030      	movs	r0, r6
 80055b8:	0039      	movs	r1, r7
 80055ba:	f7fc fd31 	bl	8002020 <__aeabi_d2iz>
 80055be:	9018      	str	r0, [sp, #96]	; 0x60
 80055c0:	f7fc fd64 	bl	800208c <__aeabi_i2d>
 80055c4:	0002      	movs	r2, r0
 80055c6:	000b      	movs	r3, r1
 80055c8:	0030      	movs	r0, r6
 80055ca:	0039      	movs	r1, r7
 80055cc:	f7fc f988 	bl	80018e0 <__aeabi_dsub>
 80055d0:	9e18      	ldr	r6, [sp, #96]	; 0x60
 80055d2:	9b08      	ldr	r3, [sp, #32]
 80055d4:	3630      	adds	r6, #48	; 0x30
 80055d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80055d8:	701e      	strb	r6, [r3, #0]
 80055da:	3301      	adds	r3, #1
 80055dc:	0004      	movs	r4, r0
 80055de:	000d      	movs	r5, r1
 80055e0:	9308      	str	r3, [sp, #32]
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d12d      	bne.n	8005642 <_dtoa_r+0x672>
 80055e6:	9814      	ldr	r0, [sp, #80]	; 0x50
 80055e8:	9915      	ldr	r1, [sp, #84]	; 0x54
 80055ea:	9a06      	ldr	r2, [sp, #24]
 80055ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055ee:	4694      	mov	ip, r2
 80055f0:	4463      	add	r3, ip
 80055f2:	2200      	movs	r2, #0
 80055f4:	9308      	str	r3, [sp, #32]
 80055f6:	4b47      	ldr	r3, [pc, #284]	; (8005714 <_dtoa_r+0x744>)
 80055f8:	f7fa ff56 	bl	80004a8 <__aeabi_dadd>
 80055fc:	0002      	movs	r2, r0
 80055fe:	000b      	movs	r3, r1
 8005600:	0020      	movs	r0, r4
 8005602:	0029      	movs	r1, r5
 8005604:	f7fa ff3c 	bl	8000480 <__aeabi_dcmpgt>
 8005608:	2800      	cmp	r0, #0
 800560a:	d000      	beq.n	800560e <_dtoa_r+0x63e>
 800560c:	e086      	b.n	800571c <_dtoa_r+0x74c>
 800560e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005610:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005612:	2000      	movs	r0, #0
 8005614:	493f      	ldr	r1, [pc, #252]	; (8005714 <_dtoa_r+0x744>)
 8005616:	f7fc f963 	bl	80018e0 <__aeabi_dsub>
 800561a:	0002      	movs	r2, r0
 800561c:	000b      	movs	r3, r1
 800561e:	0020      	movs	r0, r4
 8005620:	0029      	movs	r1, r5
 8005622:	f7fa ff19 	bl	8000458 <__aeabi_dcmplt>
 8005626:	2800      	cmp	r0, #0
 8005628:	d100      	bne.n	800562c <_dtoa_r+0x65c>
 800562a:	e716      	b.n	800545a <_dtoa_r+0x48a>
 800562c:	9b08      	ldr	r3, [sp, #32]
 800562e:	001a      	movs	r2, r3
 8005630:	3a01      	subs	r2, #1
 8005632:	9208      	str	r2, [sp, #32]
 8005634:	7812      	ldrb	r2, [r2, #0]
 8005636:	2a30      	cmp	r2, #48	; 0x30
 8005638:	d0f8      	beq.n	800562c <_dtoa_r+0x65c>
 800563a:	9308      	str	r3, [sp, #32]
 800563c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800563e:	9303      	str	r3, [sp, #12]
 8005640:	e046      	b.n	80056d0 <_dtoa_r+0x700>
 8005642:	2200      	movs	r2, #0
 8005644:	4b2e      	ldr	r3, [pc, #184]	; (8005700 <_dtoa_r+0x730>)
 8005646:	f7fb fe89 	bl	800135c <__aeabi_dmul>
 800564a:	0006      	movs	r6, r0
 800564c:	000f      	movs	r7, r1
 800564e:	e7b2      	b.n	80055b6 <_dtoa_r+0x5e6>
 8005650:	9b06      	ldr	r3, [sp, #24]
 8005652:	9a06      	ldr	r2, [sp, #24]
 8005654:	930a      	str	r3, [sp, #40]	; 0x28
 8005656:	9b07      	ldr	r3, [sp, #28]
 8005658:	9c08      	ldr	r4, [sp, #32]
 800565a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800565c:	3b01      	subs	r3, #1
 800565e:	189b      	adds	r3, r3, r2
 8005660:	930b      	str	r3, [sp, #44]	; 0x2c
 8005662:	0032      	movs	r2, r6
 8005664:	003b      	movs	r3, r7
 8005666:	0020      	movs	r0, r4
 8005668:	0029      	movs	r1, r5
 800566a:	f7fb fa7d 	bl	8000b68 <__aeabi_ddiv>
 800566e:	f7fc fcd7 	bl	8002020 <__aeabi_d2iz>
 8005672:	9007      	str	r0, [sp, #28]
 8005674:	f7fc fd0a 	bl	800208c <__aeabi_i2d>
 8005678:	0032      	movs	r2, r6
 800567a:	003b      	movs	r3, r7
 800567c:	f7fb fe6e 	bl	800135c <__aeabi_dmul>
 8005680:	0002      	movs	r2, r0
 8005682:	000b      	movs	r3, r1
 8005684:	0020      	movs	r0, r4
 8005686:	0029      	movs	r1, r5
 8005688:	f7fc f92a 	bl	80018e0 <__aeabi_dsub>
 800568c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800568e:	001a      	movs	r2, r3
 8005690:	3201      	adds	r2, #1
 8005692:	920a      	str	r2, [sp, #40]	; 0x28
 8005694:	9208      	str	r2, [sp, #32]
 8005696:	9a07      	ldr	r2, [sp, #28]
 8005698:	3230      	adds	r2, #48	; 0x30
 800569a:	701a      	strb	r2, [r3, #0]
 800569c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800569e:	429a      	cmp	r2, r3
 80056a0:	d14f      	bne.n	8005742 <_dtoa_r+0x772>
 80056a2:	0002      	movs	r2, r0
 80056a4:	000b      	movs	r3, r1
 80056a6:	f7fa feff 	bl	80004a8 <__aeabi_dadd>
 80056aa:	0032      	movs	r2, r6
 80056ac:	003b      	movs	r3, r7
 80056ae:	0004      	movs	r4, r0
 80056b0:	000d      	movs	r5, r1
 80056b2:	f7fa fee5 	bl	8000480 <__aeabi_dcmpgt>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	d12e      	bne.n	8005718 <_dtoa_r+0x748>
 80056ba:	0032      	movs	r2, r6
 80056bc:	003b      	movs	r3, r7
 80056be:	0020      	movs	r0, r4
 80056c0:	0029      	movs	r1, r5
 80056c2:	f7fa fec3 	bl	800044c <__aeabi_dcmpeq>
 80056c6:	2800      	cmp	r0, #0
 80056c8:	d002      	beq.n	80056d0 <_dtoa_r+0x700>
 80056ca:	9b07      	ldr	r3, [sp, #28]
 80056cc:	07de      	lsls	r6, r3, #31
 80056ce:	d423      	bmi.n	8005718 <_dtoa_r+0x748>
 80056d0:	9905      	ldr	r1, [sp, #20]
 80056d2:	9804      	ldr	r0, [sp, #16]
 80056d4:	f000 fbd6 	bl	8005e84 <_Bfree>
 80056d8:	2300      	movs	r3, #0
 80056da:	9a08      	ldr	r2, [sp, #32]
 80056dc:	7013      	strb	r3, [r2, #0]
 80056de:	9b03      	ldr	r3, [sp, #12]
 80056e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80056e2:	3301      	adds	r3, #1
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d100      	bne.n	80056ee <_dtoa_r+0x71e>
 80056ec:	e4ba      	b.n	8005064 <_dtoa_r+0x94>
 80056ee:	9a08      	ldr	r2, [sp, #32]
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	e4b7      	b.n	8005064 <_dtoa_r+0x94>
 80056f4:	08006f38 	.word	0x08006f38
 80056f8:	08006f10 	.word	0x08006f10
 80056fc:	3ff00000 	.word	0x3ff00000
 8005700:	40240000 	.word	0x40240000
 8005704:	401c0000 	.word	0x401c0000
 8005708:	fcc00000 	.word	0xfcc00000
 800570c:	40140000 	.word	0x40140000
 8005710:	7cc00000 	.word	0x7cc00000
 8005714:	3fe00000 	.word	0x3fe00000
 8005718:	9b03      	ldr	r3, [sp, #12]
 800571a:	930e      	str	r3, [sp, #56]	; 0x38
 800571c:	9b08      	ldr	r3, [sp, #32]
 800571e:	9308      	str	r3, [sp, #32]
 8005720:	3b01      	subs	r3, #1
 8005722:	781a      	ldrb	r2, [r3, #0]
 8005724:	2a39      	cmp	r2, #57	; 0x39
 8005726:	d108      	bne.n	800573a <_dtoa_r+0x76a>
 8005728:	9a06      	ldr	r2, [sp, #24]
 800572a:	429a      	cmp	r2, r3
 800572c:	d1f7      	bne.n	800571e <_dtoa_r+0x74e>
 800572e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005730:	9906      	ldr	r1, [sp, #24]
 8005732:	3201      	adds	r2, #1
 8005734:	920e      	str	r2, [sp, #56]	; 0x38
 8005736:	2230      	movs	r2, #48	; 0x30
 8005738:	700a      	strb	r2, [r1, #0]
 800573a:	781a      	ldrb	r2, [r3, #0]
 800573c:	3201      	adds	r2, #1
 800573e:	701a      	strb	r2, [r3, #0]
 8005740:	e77c      	b.n	800563c <_dtoa_r+0x66c>
 8005742:	2200      	movs	r2, #0
 8005744:	4ba9      	ldr	r3, [pc, #676]	; (80059ec <_dtoa_r+0xa1c>)
 8005746:	f7fb fe09 	bl	800135c <__aeabi_dmul>
 800574a:	2200      	movs	r2, #0
 800574c:	2300      	movs	r3, #0
 800574e:	0004      	movs	r4, r0
 8005750:	000d      	movs	r5, r1
 8005752:	f7fa fe7b 	bl	800044c <__aeabi_dcmpeq>
 8005756:	2800      	cmp	r0, #0
 8005758:	d100      	bne.n	800575c <_dtoa_r+0x78c>
 800575a:	e782      	b.n	8005662 <_dtoa_r+0x692>
 800575c:	e7b8      	b.n	80056d0 <_dtoa_r+0x700>
 800575e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8005760:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005762:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005764:	2f00      	cmp	r7, #0
 8005766:	d012      	beq.n	800578e <_dtoa_r+0x7be>
 8005768:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800576a:	2a01      	cmp	r2, #1
 800576c:	dc6e      	bgt.n	800584c <_dtoa_r+0x87c>
 800576e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005770:	2a00      	cmp	r2, #0
 8005772:	d065      	beq.n	8005840 <_dtoa_r+0x870>
 8005774:	4a9e      	ldr	r2, [pc, #632]	; (80059f0 <_dtoa_r+0xa20>)
 8005776:	189b      	adds	r3, r3, r2
 8005778:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800577a:	2101      	movs	r1, #1
 800577c:	18d2      	adds	r2, r2, r3
 800577e:	920a      	str	r2, [sp, #40]	; 0x28
 8005780:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005782:	9804      	ldr	r0, [sp, #16]
 8005784:	18d3      	adds	r3, r2, r3
 8005786:	930c      	str	r3, [sp, #48]	; 0x30
 8005788:	f000 fc2c 	bl	8005fe4 <__i2b>
 800578c:	0007      	movs	r7, r0
 800578e:	2c00      	cmp	r4, #0
 8005790:	d00e      	beq.n	80057b0 <_dtoa_r+0x7e0>
 8005792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005794:	2b00      	cmp	r3, #0
 8005796:	dd0b      	ble.n	80057b0 <_dtoa_r+0x7e0>
 8005798:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800579a:	0023      	movs	r3, r4
 800579c:	4294      	cmp	r4, r2
 800579e:	dd00      	ble.n	80057a2 <_dtoa_r+0x7d2>
 80057a0:	0013      	movs	r3, r2
 80057a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057a4:	1ae4      	subs	r4, r4, r3
 80057a6:	1ad2      	subs	r2, r2, r3
 80057a8:	920a      	str	r2, [sp, #40]	; 0x28
 80057aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	930c      	str	r3, [sp, #48]	; 0x30
 80057b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01e      	beq.n	80057f4 <_dtoa_r+0x824>
 80057b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d05c      	beq.n	8005876 <_dtoa_r+0x8a6>
 80057bc:	2d00      	cmp	r5, #0
 80057be:	dd10      	ble.n	80057e2 <_dtoa_r+0x812>
 80057c0:	0039      	movs	r1, r7
 80057c2:	002a      	movs	r2, r5
 80057c4:	9804      	ldr	r0, [sp, #16]
 80057c6:	f000 fcd5 	bl	8006174 <__pow5mult>
 80057ca:	9a05      	ldr	r2, [sp, #20]
 80057cc:	0001      	movs	r1, r0
 80057ce:	0007      	movs	r7, r0
 80057d0:	9804      	ldr	r0, [sp, #16]
 80057d2:	f000 fc1f 	bl	8006014 <__multiply>
 80057d6:	0006      	movs	r6, r0
 80057d8:	9905      	ldr	r1, [sp, #20]
 80057da:	9804      	ldr	r0, [sp, #16]
 80057dc:	f000 fb52 	bl	8005e84 <_Bfree>
 80057e0:	9605      	str	r6, [sp, #20]
 80057e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80057e4:	1b5a      	subs	r2, r3, r5
 80057e6:	42ab      	cmp	r3, r5
 80057e8:	d004      	beq.n	80057f4 <_dtoa_r+0x824>
 80057ea:	9905      	ldr	r1, [sp, #20]
 80057ec:	9804      	ldr	r0, [sp, #16]
 80057ee:	f000 fcc1 	bl	8006174 <__pow5mult>
 80057f2:	9005      	str	r0, [sp, #20]
 80057f4:	2101      	movs	r1, #1
 80057f6:	9804      	ldr	r0, [sp, #16]
 80057f8:	f000 fbf4 	bl	8005fe4 <__i2b>
 80057fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80057fe:	0006      	movs	r6, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	dd3a      	ble.n	800587a <_dtoa_r+0x8aa>
 8005804:	001a      	movs	r2, r3
 8005806:	0001      	movs	r1, r0
 8005808:	9804      	ldr	r0, [sp, #16]
 800580a:	f000 fcb3 	bl	8006174 <__pow5mult>
 800580e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005810:	0006      	movs	r6, r0
 8005812:	2500      	movs	r5, #0
 8005814:	2b01      	cmp	r3, #1
 8005816:	dc38      	bgt.n	800588a <_dtoa_r+0x8ba>
 8005818:	2500      	movs	r5, #0
 800581a:	9b08      	ldr	r3, [sp, #32]
 800581c:	42ab      	cmp	r3, r5
 800581e:	d130      	bne.n	8005882 <_dtoa_r+0x8b2>
 8005820:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005822:	031b      	lsls	r3, r3, #12
 8005824:	42ab      	cmp	r3, r5
 8005826:	d12c      	bne.n	8005882 <_dtoa_r+0x8b2>
 8005828:	4b72      	ldr	r3, [pc, #456]	; (80059f4 <_dtoa_r+0xa24>)
 800582a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800582c:	4213      	tst	r3, r2
 800582e:	d028      	beq.n	8005882 <_dtoa_r+0x8b2>
 8005830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005832:	3501      	adds	r5, #1
 8005834:	3301      	adds	r3, #1
 8005836:	930a      	str	r3, [sp, #40]	; 0x28
 8005838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800583a:	3301      	adds	r3, #1
 800583c:	930c      	str	r3, [sp, #48]	; 0x30
 800583e:	e020      	b.n	8005882 <_dtoa_r+0x8b2>
 8005840:	2336      	movs	r3, #54	; 0x36
 8005842:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005844:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005846:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005848:	1a9b      	subs	r3, r3, r2
 800584a:	e795      	b.n	8005778 <_dtoa_r+0x7a8>
 800584c:	9b07      	ldr	r3, [sp, #28]
 800584e:	1e5d      	subs	r5, r3, #1
 8005850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005852:	42ab      	cmp	r3, r5
 8005854:	db07      	blt.n	8005866 <_dtoa_r+0x896>
 8005856:	1b5d      	subs	r5, r3, r5
 8005858:	9b07      	ldr	r3, [sp, #28]
 800585a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800585c:	2b00      	cmp	r3, #0
 800585e:	da8b      	bge.n	8005778 <_dtoa_r+0x7a8>
 8005860:	1ae4      	subs	r4, r4, r3
 8005862:	2300      	movs	r3, #0
 8005864:	e788      	b.n	8005778 <_dtoa_r+0x7a8>
 8005866:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005868:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800586a:	1aeb      	subs	r3, r5, r3
 800586c:	18d3      	adds	r3, r2, r3
 800586e:	950d      	str	r5, [sp, #52]	; 0x34
 8005870:	9313      	str	r3, [sp, #76]	; 0x4c
 8005872:	2500      	movs	r5, #0
 8005874:	e7f0      	b.n	8005858 <_dtoa_r+0x888>
 8005876:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005878:	e7b7      	b.n	80057ea <_dtoa_r+0x81a>
 800587a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800587c:	2500      	movs	r5, #0
 800587e:	2b01      	cmp	r3, #1
 8005880:	ddca      	ble.n	8005818 <_dtoa_r+0x848>
 8005882:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005884:	2001      	movs	r0, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	d008      	beq.n	800589c <_dtoa_r+0x8cc>
 800588a:	6933      	ldr	r3, [r6, #16]
 800588c:	3303      	adds	r3, #3
 800588e:	009b      	lsls	r3, r3, #2
 8005890:	18f3      	adds	r3, r6, r3
 8005892:	6858      	ldr	r0, [r3, #4]
 8005894:	f000 fb5e 	bl	8005f54 <__hi0bits>
 8005898:	2320      	movs	r3, #32
 800589a:	1a18      	subs	r0, r3, r0
 800589c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800589e:	1818      	adds	r0, r3, r0
 80058a0:	0002      	movs	r2, r0
 80058a2:	231f      	movs	r3, #31
 80058a4:	401a      	ands	r2, r3
 80058a6:	4218      	tst	r0, r3
 80058a8:	d047      	beq.n	800593a <_dtoa_r+0x96a>
 80058aa:	3301      	adds	r3, #1
 80058ac:	1a9b      	subs	r3, r3, r2
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	dd3f      	ble.n	8005932 <_dtoa_r+0x962>
 80058b2:	231c      	movs	r3, #28
 80058b4:	1a9b      	subs	r3, r3, r2
 80058b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058b8:	18e4      	adds	r4, r4, r3
 80058ba:	18d2      	adds	r2, r2, r3
 80058bc:	920a      	str	r2, [sp, #40]	; 0x28
 80058be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058c0:	18d3      	adds	r3, r2, r3
 80058c2:	930c      	str	r3, [sp, #48]	; 0x30
 80058c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	dd05      	ble.n	80058d6 <_dtoa_r+0x906>
 80058ca:	001a      	movs	r2, r3
 80058cc:	9905      	ldr	r1, [sp, #20]
 80058ce:	9804      	ldr	r0, [sp, #16]
 80058d0:	f000 fcac 	bl	800622c <__lshift>
 80058d4:	9005      	str	r0, [sp, #20]
 80058d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058d8:	2b00      	cmp	r3, #0
 80058da:	dd05      	ble.n	80058e8 <_dtoa_r+0x918>
 80058dc:	0031      	movs	r1, r6
 80058de:	001a      	movs	r2, r3
 80058e0:	9804      	ldr	r0, [sp, #16]
 80058e2:	f000 fca3 	bl	800622c <__lshift>
 80058e6:	0006      	movs	r6, r0
 80058e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d027      	beq.n	800593e <_dtoa_r+0x96e>
 80058ee:	0031      	movs	r1, r6
 80058f0:	9805      	ldr	r0, [sp, #20]
 80058f2:	f000 fd09 	bl	8006308 <__mcmp>
 80058f6:	2800      	cmp	r0, #0
 80058f8:	da21      	bge.n	800593e <_dtoa_r+0x96e>
 80058fa:	9b03      	ldr	r3, [sp, #12]
 80058fc:	220a      	movs	r2, #10
 80058fe:	3b01      	subs	r3, #1
 8005900:	9303      	str	r3, [sp, #12]
 8005902:	9905      	ldr	r1, [sp, #20]
 8005904:	2300      	movs	r3, #0
 8005906:	9804      	ldr	r0, [sp, #16]
 8005908:	f000 fae0 	bl	8005ecc <__multadd>
 800590c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800590e:	9005      	str	r0, [sp, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d100      	bne.n	8005916 <_dtoa_r+0x946>
 8005914:	e15d      	b.n	8005bd2 <_dtoa_r+0xc02>
 8005916:	2300      	movs	r3, #0
 8005918:	0039      	movs	r1, r7
 800591a:	220a      	movs	r2, #10
 800591c:	9804      	ldr	r0, [sp, #16]
 800591e:	f000 fad5 	bl	8005ecc <__multadd>
 8005922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005924:	0007      	movs	r7, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	dc49      	bgt.n	80059be <_dtoa_r+0x9ee>
 800592a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800592c:	2b02      	cmp	r3, #2
 800592e:	dc0e      	bgt.n	800594e <_dtoa_r+0x97e>
 8005930:	e045      	b.n	80059be <_dtoa_r+0x9ee>
 8005932:	2b04      	cmp	r3, #4
 8005934:	d0c6      	beq.n	80058c4 <_dtoa_r+0x8f4>
 8005936:	331c      	adds	r3, #28
 8005938:	e7bd      	b.n	80058b6 <_dtoa_r+0x8e6>
 800593a:	0013      	movs	r3, r2
 800593c:	e7fb      	b.n	8005936 <_dtoa_r+0x966>
 800593e:	9b07      	ldr	r3, [sp, #28]
 8005940:	2b00      	cmp	r3, #0
 8005942:	dc36      	bgt.n	80059b2 <_dtoa_r+0x9e2>
 8005944:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005946:	2b02      	cmp	r3, #2
 8005948:	dd33      	ble.n	80059b2 <_dtoa_r+0x9e2>
 800594a:	9b07      	ldr	r3, [sp, #28]
 800594c:	930b      	str	r3, [sp, #44]	; 0x2c
 800594e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10c      	bne.n	800596e <_dtoa_r+0x99e>
 8005954:	0031      	movs	r1, r6
 8005956:	2205      	movs	r2, #5
 8005958:	9804      	ldr	r0, [sp, #16]
 800595a:	f000 fab7 	bl	8005ecc <__multadd>
 800595e:	0006      	movs	r6, r0
 8005960:	0001      	movs	r1, r0
 8005962:	9805      	ldr	r0, [sp, #20]
 8005964:	f000 fcd0 	bl	8006308 <__mcmp>
 8005968:	2800      	cmp	r0, #0
 800596a:	dd00      	ble.n	800596e <_dtoa_r+0x99e>
 800596c:	e59f      	b.n	80054ae <_dtoa_r+0x4de>
 800596e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005970:	43db      	mvns	r3, r3
 8005972:	9303      	str	r3, [sp, #12]
 8005974:	9b06      	ldr	r3, [sp, #24]
 8005976:	9308      	str	r3, [sp, #32]
 8005978:	2500      	movs	r5, #0
 800597a:	0031      	movs	r1, r6
 800597c:	9804      	ldr	r0, [sp, #16]
 800597e:	f000 fa81 	bl	8005e84 <_Bfree>
 8005982:	2f00      	cmp	r7, #0
 8005984:	d100      	bne.n	8005988 <_dtoa_r+0x9b8>
 8005986:	e6a3      	b.n	80056d0 <_dtoa_r+0x700>
 8005988:	2d00      	cmp	r5, #0
 800598a:	d005      	beq.n	8005998 <_dtoa_r+0x9c8>
 800598c:	42bd      	cmp	r5, r7
 800598e:	d003      	beq.n	8005998 <_dtoa_r+0x9c8>
 8005990:	0029      	movs	r1, r5
 8005992:	9804      	ldr	r0, [sp, #16]
 8005994:	f000 fa76 	bl	8005e84 <_Bfree>
 8005998:	0039      	movs	r1, r7
 800599a:	9804      	ldr	r0, [sp, #16]
 800599c:	f000 fa72 	bl	8005e84 <_Bfree>
 80059a0:	e696      	b.n	80056d0 <_dtoa_r+0x700>
 80059a2:	2600      	movs	r6, #0
 80059a4:	0037      	movs	r7, r6
 80059a6:	e7e2      	b.n	800596e <_dtoa_r+0x99e>
 80059a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059aa:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80059ac:	9303      	str	r3, [sp, #12]
 80059ae:	0037      	movs	r7, r6
 80059b0:	e57d      	b.n	80054ae <_dtoa_r+0x4de>
 80059b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d100      	bne.n	80059ba <_dtoa_r+0x9ea>
 80059b8:	e0c3      	b.n	8005b42 <_dtoa_r+0xb72>
 80059ba:	9b07      	ldr	r3, [sp, #28]
 80059bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80059be:	2c00      	cmp	r4, #0
 80059c0:	dd05      	ble.n	80059ce <_dtoa_r+0x9fe>
 80059c2:	0039      	movs	r1, r7
 80059c4:	0022      	movs	r2, r4
 80059c6:	9804      	ldr	r0, [sp, #16]
 80059c8:	f000 fc30 	bl	800622c <__lshift>
 80059cc:	0007      	movs	r7, r0
 80059ce:	0038      	movs	r0, r7
 80059d0:	2d00      	cmp	r5, #0
 80059d2:	d024      	beq.n	8005a1e <_dtoa_r+0xa4e>
 80059d4:	6879      	ldr	r1, [r7, #4]
 80059d6:	9804      	ldr	r0, [sp, #16]
 80059d8:	f000 fa10 	bl	8005dfc <_Balloc>
 80059dc:	1e04      	subs	r4, r0, #0
 80059de:	d111      	bne.n	8005a04 <_dtoa_r+0xa34>
 80059e0:	0022      	movs	r2, r4
 80059e2:	4b05      	ldr	r3, [pc, #20]	; (80059f8 <_dtoa_r+0xa28>)
 80059e4:	4805      	ldr	r0, [pc, #20]	; (80059fc <_dtoa_r+0xa2c>)
 80059e6:	4906      	ldr	r1, [pc, #24]	; (8005a00 <_dtoa_r+0xa30>)
 80059e8:	f7ff fb07 	bl	8004ffa <_dtoa_r+0x2a>
 80059ec:	40240000 	.word	0x40240000
 80059f0:	00000433 	.word	0x00000433
 80059f4:	7ff00000 	.word	0x7ff00000
 80059f8:	08006ea4 	.word	0x08006ea4
 80059fc:	08006e4c 	.word	0x08006e4c
 8005a00:	000002ef 	.word	0x000002ef
 8005a04:	0039      	movs	r1, r7
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	310c      	adds	r1, #12
 8005a0a:	3202      	adds	r2, #2
 8005a0c:	0092      	lsls	r2, r2, #2
 8005a0e:	300c      	adds	r0, #12
 8005a10:	f001 f840 	bl	8006a94 <memcpy>
 8005a14:	2201      	movs	r2, #1
 8005a16:	0021      	movs	r1, r4
 8005a18:	9804      	ldr	r0, [sp, #16]
 8005a1a:	f000 fc07 	bl	800622c <__lshift>
 8005a1e:	9b06      	ldr	r3, [sp, #24]
 8005a20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a22:	9307      	str	r3, [sp, #28]
 8005a24:	3b01      	subs	r3, #1
 8005a26:	189b      	adds	r3, r3, r2
 8005a28:	2201      	movs	r2, #1
 8005a2a:	003d      	movs	r5, r7
 8005a2c:	0007      	movs	r7, r0
 8005a2e:	930e      	str	r3, [sp, #56]	; 0x38
 8005a30:	9b08      	ldr	r3, [sp, #32]
 8005a32:	4013      	ands	r3, r2
 8005a34:	930d      	str	r3, [sp, #52]	; 0x34
 8005a36:	0031      	movs	r1, r6
 8005a38:	9805      	ldr	r0, [sp, #20]
 8005a3a:	f7ff fa39 	bl	8004eb0 <quorem>
 8005a3e:	0029      	movs	r1, r5
 8005a40:	0004      	movs	r4, r0
 8005a42:	900b      	str	r0, [sp, #44]	; 0x2c
 8005a44:	9805      	ldr	r0, [sp, #20]
 8005a46:	f000 fc5f 	bl	8006308 <__mcmp>
 8005a4a:	003a      	movs	r2, r7
 8005a4c:	900c      	str	r0, [sp, #48]	; 0x30
 8005a4e:	0031      	movs	r1, r6
 8005a50:	9804      	ldr	r0, [sp, #16]
 8005a52:	f000 fc75 	bl	8006340 <__mdiff>
 8005a56:	2201      	movs	r2, #1
 8005a58:	68c3      	ldr	r3, [r0, #12]
 8005a5a:	3430      	adds	r4, #48	; 0x30
 8005a5c:	9008      	str	r0, [sp, #32]
 8005a5e:	920a      	str	r2, [sp, #40]	; 0x28
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d104      	bne.n	8005a6e <_dtoa_r+0xa9e>
 8005a64:	0001      	movs	r1, r0
 8005a66:	9805      	ldr	r0, [sp, #20]
 8005a68:	f000 fc4e 	bl	8006308 <__mcmp>
 8005a6c:	900a      	str	r0, [sp, #40]	; 0x28
 8005a6e:	9908      	ldr	r1, [sp, #32]
 8005a70:	9804      	ldr	r0, [sp, #16]
 8005a72:	f000 fa07 	bl	8005e84 <_Bfree>
 8005a76:	9b07      	ldr	r3, [sp, #28]
 8005a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	9308      	str	r3, [sp, #32]
 8005a7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a80:	4313      	orrs	r3, r2
 8005a82:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a84:	4313      	orrs	r3, r2
 8005a86:	d109      	bne.n	8005a9c <_dtoa_r+0xacc>
 8005a88:	2c39      	cmp	r4, #57	; 0x39
 8005a8a:	d022      	beq.n	8005ad2 <_dtoa_r+0xb02>
 8005a8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	dd01      	ble.n	8005a96 <_dtoa_r+0xac6>
 8005a92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8005a94:	3431      	adds	r4, #49	; 0x31
 8005a96:	9b07      	ldr	r3, [sp, #28]
 8005a98:	701c      	strb	r4, [r3, #0]
 8005a9a:	e76e      	b.n	800597a <_dtoa_r+0x9aa>
 8005a9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	db04      	blt.n	8005aac <_dtoa_r+0xadc>
 8005aa2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d11e      	bne.n	8005aea <_dtoa_r+0xb1a>
 8005aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	ddf1      	ble.n	8005a96 <_dtoa_r+0xac6>
 8005ab2:	9905      	ldr	r1, [sp, #20]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	9804      	ldr	r0, [sp, #16]
 8005ab8:	f000 fbb8 	bl	800622c <__lshift>
 8005abc:	0031      	movs	r1, r6
 8005abe:	9005      	str	r0, [sp, #20]
 8005ac0:	f000 fc22 	bl	8006308 <__mcmp>
 8005ac4:	2800      	cmp	r0, #0
 8005ac6:	dc02      	bgt.n	8005ace <_dtoa_r+0xafe>
 8005ac8:	d1e5      	bne.n	8005a96 <_dtoa_r+0xac6>
 8005aca:	07e3      	lsls	r3, r4, #31
 8005acc:	d5e3      	bpl.n	8005a96 <_dtoa_r+0xac6>
 8005ace:	2c39      	cmp	r4, #57	; 0x39
 8005ad0:	d1df      	bne.n	8005a92 <_dtoa_r+0xac2>
 8005ad2:	2339      	movs	r3, #57	; 0x39
 8005ad4:	9a07      	ldr	r2, [sp, #28]
 8005ad6:	7013      	strb	r3, [r2, #0]
 8005ad8:	9b08      	ldr	r3, [sp, #32]
 8005ada:	9308      	str	r3, [sp, #32]
 8005adc:	3b01      	subs	r3, #1
 8005ade:	781a      	ldrb	r2, [r3, #0]
 8005ae0:	2a39      	cmp	r2, #57	; 0x39
 8005ae2:	d063      	beq.n	8005bac <_dtoa_r+0xbdc>
 8005ae4:	3201      	adds	r2, #1
 8005ae6:	701a      	strb	r2, [r3, #0]
 8005ae8:	e747      	b.n	800597a <_dtoa_r+0x9aa>
 8005aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	dd03      	ble.n	8005af8 <_dtoa_r+0xb28>
 8005af0:	2c39      	cmp	r4, #57	; 0x39
 8005af2:	d0ee      	beq.n	8005ad2 <_dtoa_r+0xb02>
 8005af4:	3401      	adds	r4, #1
 8005af6:	e7ce      	b.n	8005a96 <_dtoa_r+0xac6>
 8005af8:	9b07      	ldr	r3, [sp, #28]
 8005afa:	9a07      	ldr	r2, [sp, #28]
 8005afc:	701c      	strb	r4, [r3, #0]
 8005afe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d03e      	beq.n	8005b82 <_dtoa_r+0xbb2>
 8005b04:	2300      	movs	r3, #0
 8005b06:	220a      	movs	r2, #10
 8005b08:	9905      	ldr	r1, [sp, #20]
 8005b0a:	9804      	ldr	r0, [sp, #16]
 8005b0c:	f000 f9de 	bl	8005ecc <__multadd>
 8005b10:	2300      	movs	r3, #0
 8005b12:	9005      	str	r0, [sp, #20]
 8005b14:	220a      	movs	r2, #10
 8005b16:	0029      	movs	r1, r5
 8005b18:	9804      	ldr	r0, [sp, #16]
 8005b1a:	42bd      	cmp	r5, r7
 8005b1c:	d106      	bne.n	8005b2c <_dtoa_r+0xb5c>
 8005b1e:	f000 f9d5 	bl	8005ecc <__multadd>
 8005b22:	0005      	movs	r5, r0
 8005b24:	0007      	movs	r7, r0
 8005b26:	9b08      	ldr	r3, [sp, #32]
 8005b28:	9307      	str	r3, [sp, #28]
 8005b2a:	e784      	b.n	8005a36 <_dtoa_r+0xa66>
 8005b2c:	f000 f9ce 	bl	8005ecc <__multadd>
 8005b30:	0039      	movs	r1, r7
 8005b32:	0005      	movs	r5, r0
 8005b34:	2300      	movs	r3, #0
 8005b36:	220a      	movs	r2, #10
 8005b38:	9804      	ldr	r0, [sp, #16]
 8005b3a:	f000 f9c7 	bl	8005ecc <__multadd>
 8005b3e:	0007      	movs	r7, r0
 8005b40:	e7f1      	b.n	8005b26 <_dtoa_r+0xb56>
 8005b42:	9b07      	ldr	r3, [sp, #28]
 8005b44:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b46:	2500      	movs	r5, #0
 8005b48:	0031      	movs	r1, r6
 8005b4a:	9805      	ldr	r0, [sp, #20]
 8005b4c:	f7ff f9b0 	bl	8004eb0 <quorem>
 8005b50:	9b06      	ldr	r3, [sp, #24]
 8005b52:	3030      	adds	r0, #48	; 0x30
 8005b54:	5558      	strb	r0, [r3, r5]
 8005b56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b58:	3501      	adds	r5, #1
 8005b5a:	0004      	movs	r4, r0
 8005b5c:	42ab      	cmp	r3, r5
 8005b5e:	dd07      	ble.n	8005b70 <_dtoa_r+0xba0>
 8005b60:	2300      	movs	r3, #0
 8005b62:	220a      	movs	r2, #10
 8005b64:	9905      	ldr	r1, [sp, #20]
 8005b66:	9804      	ldr	r0, [sp, #16]
 8005b68:	f000 f9b0 	bl	8005ecc <__multadd>
 8005b6c:	9005      	str	r0, [sp, #20]
 8005b6e:	e7eb      	b.n	8005b48 <_dtoa_r+0xb78>
 8005b70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b72:	2301      	movs	r3, #1
 8005b74:	2a00      	cmp	r2, #0
 8005b76:	dd00      	ble.n	8005b7a <_dtoa_r+0xbaa>
 8005b78:	0013      	movs	r3, r2
 8005b7a:	2500      	movs	r5, #0
 8005b7c:	9a06      	ldr	r2, [sp, #24]
 8005b7e:	18d3      	adds	r3, r2, r3
 8005b80:	9308      	str	r3, [sp, #32]
 8005b82:	9905      	ldr	r1, [sp, #20]
 8005b84:	2201      	movs	r2, #1
 8005b86:	9804      	ldr	r0, [sp, #16]
 8005b88:	f000 fb50 	bl	800622c <__lshift>
 8005b8c:	0031      	movs	r1, r6
 8005b8e:	9005      	str	r0, [sp, #20]
 8005b90:	f000 fbba 	bl	8006308 <__mcmp>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	dc9f      	bgt.n	8005ad8 <_dtoa_r+0xb08>
 8005b98:	d101      	bne.n	8005b9e <_dtoa_r+0xbce>
 8005b9a:	07e4      	lsls	r4, r4, #31
 8005b9c:	d49c      	bmi.n	8005ad8 <_dtoa_r+0xb08>
 8005b9e:	9b08      	ldr	r3, [sp, #32]
 8005ba0:	9308      	str	r3, [sp, #32]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	781a      	ldrb	r2, [r3, #0]
 8005ba6:	2a30      	cmp	r2, #48	; 0x30
 8005ba8:	d0fa      	beq.n	8005ba0 <_dtoa_r+0xbd0>
 8005baa:	e6e6      	b.n	800597a <_dtoa_r+0x9aa>
 8005bac:	9a06      	ldr	r2, [sp, #24]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d193      	bne.n	8005ada <_dtoa_r+0xb0a>
 8005bb2:	9b03      	ldr	r3, [sp, #12]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	9303      	str	r3, [sp, #12]
 8005bb8:	2331      	movs	r3, #49	; 0x31
 8005bba:	7013      	strb	r3, [r2, #0]
 8005bbc:	e6dd      	b.n	800597a <_dtoa_r+0x9aa>
 8005bbe:	4b09      	ldr	r3, [pc, #36]	; (8005be4 <_dtoa_r+0xc14>)
 8005bc0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005bc2:	9306      	str	r3, [sp, #24]
 8005bc4:	4b08      	ldr	r3, [pc, #32]	; (8005be8 <_dtoa_r+0xc18>)
 8005bc6:	2a00      	cmp	r2, #0
 8005bc8:	d001      	beq.n	8005bce <_dtoa_r+0xbfe>
 8005bca:	f7ff fa49 	bl	8005060 <_dtoa_r+0x90>
 8005bce:	f7ff fa49 	bl	8005064 <_dtoa_r+0x94>
 8005bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	dcb6      	bgt.n	8005b46 <_dtoa_r+0xb76>
 8005bd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	dd00      	ble.n	8005be0 <_dtoa_r+0xc10>
 8005bde:	e6b6      	b.n	800594e <_dtoa_r+0x97e>
 8005be0:	e7b1      	b.n	8005b46 <_dtoa_r+0xb76>
 8005be2:	46c0      	nop			; (mov r8, r8)
 8005be4:	08006e28 	.word	0x08006e28
 8005be8:	08006e30 	.word	0x08006e30

08005bec <_free_r>:
 8005bec:	b570      	push	{r4, r5, r6, lr}
 8005bee:	0005      	movs	r5, r0
 8005bf0:	2900      	cmp	r1, #0
 8005bf2:	d010      	beq.n	8005c16 <_free_r+0x2a>
 8005bf4:	1f0c      	subs	r4, r1, #4
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	da00      	bge.n	8005bfe <_free_r+0x12>
 8005bfc:	18e4      	adds	r4, r4, r3
 8005bfe:	0028      	movs	r0, r5
 8005c00:	f000 f8ec 	bl	8005ddc <__malloc_lock>
 8005c04:	4a1d      	ldr	r2, [pc, #116]	; (8005c7c <_free_r+0x90>)
 8005c06:	6813      	ldr	r3, [r2, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d105      	bne.n	8005c18 <_free_r+0x2c>
 8005c0c:	6063      	str	r3, [r4, #4]
 8005c0e:	6014      	str	r4, [r2, #0]
 8005c10:	0028      	movs	r0, r5
 8005c12:	f000 f8eb 	bl	8005dec <__malloc_unlock>
 8005c16:	bd70      	pop	{r4, r5, r6, pc}
 8005c18:	42a3      	cmp	r3, r4
 8005c1a:	d908      	bls.n	8005c2e <_free_r+0x42>
 8005c1c:	6820      	ldr	r0, [r4, #0]
 8005c1e:	1821      	adds	r1, r4, r0
 8005c20:	428b      	cmp	r3, r1
 8005c22:	d1f3      	bne.n	8005c0c <_free_r+0x20>
 8005c24:	6819      	ldr	r1, [r3, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	1809      	adds	r1, r1, r0
 8005c2a:	6021      	str	r1, [r4, #0]
 8005c2c:	e7ee      	b.n	8005c0c <_free_r+0x20>
 8005c2e:	001a      	movs	r2, r3
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <_free_r+0x4e>
 8005c36:	42a3      	cmp	r3, r4
 8005c38:	d9f9      	bls.n	8005c2e <_free_r+0x42>
 8005c3a:	6811      	ldr	r1, [r2, #0]
 8005c3c:	1850      	adds	r0, r2, r1
 8005c3e:	42a0      	cmp	r0, r4
 8005c40:	d10b      	bne.n	8005c5a <_free_r+0x6e>
 8005c42:	6820      	ldr	r0, [r4, #0]
 8005c44:	1809      	adds	r1, r1, r0
 8005c46:	1850      	adds	r0, r2, r1
 8005c48:	6011      	str	r1, [r2, #0]
 8005c4a:	4283      	cmp	r3, r0
 8005c4c:	d1e0      	bne.n	8005c10 <_free_r+0x24>
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	1841      	adds	r1, r0, r1
 8005c54:	6011      	str	r1, [r2, #0]
 8005c56:	6053      	str	r3, [r2, #4]
 8005c58:	e7da      	b.n	8005c10 <_free_r+0x24>
 8005c5a:	42a0      	cmp	r0, r4
 8005c5c:	d902      	bls.n	8005c64 <_free_r+0x78>
 8005c5e:	230c      	movs	r3, #12
 8005c60:	602b      	str	r3, [r5, #0]
 8005c62:	e7d5      	b.n	8005c10 <_free_r+0x24>
 8005c64:	6820      	ldr	r0, [r4, #0]
 8005c66:	1821      	adds	r1, r4, r0
 8005c68:	428b      	cmp	r3, r1
 8005c6a:	d103      	bne.n	8005c74 <_free_r+0x88>
 8005c6c:	6819      	ldr	r1, [r3, #0]
 8005c6e:	685b      	ldr	r3, [r3, #4]
 8005c70:	1809      	adds	r1, r1, r0
 8005c72:	6021      	str	r1, [r4, #0]
 8005c74:	6063      	str	r3, [r4, #4]
 8005c76:	6054      	str	r4, [r2, #4]
 8005c78:	e7ca      	b.n	8005c10 <_free_r+0x24>
 8005c7a:	46c0      	nop			; (mov r8, r8)
 8005c7c:	2000042c 	.word	0x2000042c

08005c80 <malloc>:
 8005c80:	b510      	push	{r4, lr}
 8005c82:	4b03      	ldr	r3, [pc, #12]	; (8005c90 <malloc+0x10>)
 8005c84:	0001      	movs	r1, r0
 8005c86:	6818      	ldr	r0, [r3, #0]
 8005c88:	f000 f826 	bl	8005cd8 <_malloc_r>
 8005c8c:	bd10      	pop	{r4, pc}
 8005c8e:	46c0      	nop			; (mov r8, r8)
 8005c90:	20000064 	.word	0x20000064

08005c94 <sbrk_aligned>:
 8005c94:	b570      	push	{r4, r5, r6, lr}
 8005c96:	4e0f      	ldr	r6, [pc, #60]	; (8005cd4 <sbrk_aligned+0x40>)
 8005c98:	000d      	movs	r5, r1
 8005c9a:	6831      	ldr	r1, [r6, #0]
 8005c9c:	0004      	movs	r4, r0
 8005c9e:	2900      	cmp	r1, #0
 8005ca0:	d102      	bne.n	8005ca8 <sbrk_aligned+0x14>
 8005ca2:	f000 fee5 	bl	8006a70 <_sbrk_r>
 8005ca6:	6030      	str	r0, [r6, #0]
 8005ca8:	0029      	movs	r1, r5
 8005caa:	0020      	movs	r0, r4
 8005cac:	f000 fee0 	bl	8006a70 <_sbrk_r>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d00a      	beq.n	8005cca <sbrk_aligned+0x36>
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	1cc5      	adds	r5, r0, #3
 8005cb8:	439d      	bics	r5, r3
 8005cba:	42a8      	cmp	r0, r5
 8005cbc:	d007      	beq.n	8005cce <sbrk_aligned+0x3a>
 8005cbe:	1a29      	subs	r1, r5, r0
 8005cc0:	0020      	movs	r0, r4
 8005cc2:	f000 fed5 	bl	8006a70 <_sbrk_r>
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	d101      	bne.n	8005cce <sbrk_aligned+0x3a>
 8005cca:	2501      	movs	r5, #1
 8005ccc:	426d      	negs	r5, r5
 8005cce:	0028      	movs	r0, r5
 8005cd0:	bd70      	pop	{r4, r5, r6, pc}
 8005cd2:	46c0      	nop			; (mov r8, r8)
 8005cd4:	20000430 	.word	0x20000430

08005cd8 <_malloc_r>:
 8005cd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cda:	2203      	movs	r2, #3
 8005cdc:	1ccb      	adds	r3, r1, #3
 8005cde:	4393      	bics	r3, r2
 8005ce0:	3308      	adds	r3, #8
 8005ce2:	0006      	movs	r6, r0
 8005ce4:	001f      	movs	r7, r3
 8005ce6:	2b0c      	cmp	r3, #12
 8005ce8:	d238      	bcs.n	8005d5c <_malloc_r+0x84>
 8005cea:	270c      	movs	r7, #12
 8005cec:	42b9      	cmp	r1, r7
 8005cee:	d837      	bhi.n	8005d60 <_malloc_r+0x88>
 8005cf0:	0030      	movs	r0, r6
 8005cf2:	f000 f873 	bl	8005ddc <__malloc_lock>
 8005cf6:	4b38      	ldr	r3, [pc, #224]	; (8005dd8 <_malloc_r+0x100>)
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	001c      	movs	r4, r3
 8005cfe:	2c00      	cmp	r4, #0
 8005d00:	d133      	bne.n	8005d6a <_malloc_r+0x92>
 8005d02:	0039      	movs	r1, r7
 8005d04:	0030      	movs	r0, r6
 8005d06:	f7ff ffc5 	bl	8005c94 <sbrk_aligned>
 8005d0a:	0004      	movs	r4, r0
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d15e      	bne.n	8005dce <_malloc_r+0xf6>
 8005d10:	9b00      	ldr	r3, [sp, #0]
 8005d12:	681c      	ldr	r4, [r3, #0]
 8005d14:	0025      	movs	r5, r4
 8005d16:	2d00      	cmp	r5, #0
 8005d18:	d14e      	bne.n	8005db8 <_malloc_r+0xe0>
 8005d1a:	2c00      	cmp	r4, #0
 8005d1c:	d051      	beq.n	8005dc2 <_malloc_r+0xea>
 8005d1e:	6823      	ldr	r3, [r4, #0]
 8005d20:	0029      	movs	r1, r5
 8005d22:	18e3      	adds	r3, r4, r3
 8005d24:	0030      	movs	r0, r6
 8005d26:	9301      	str	r3, [sp, #4]
 8005d28:	f000 fea2 	bl	8006a70 <_sbrk_r>
 8005d2c:	9b01      	ldr	r3, [sp, #4]
 8005d2e:	4283      	cmp	r3, r0
 8005d30:	d147      	bne.n	8005dc2 <_malloc_r+0xea>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	0030      	movs	r0, r6
 8005d36:	1aff      	subs	r7, r7, r3
 8005d38:	0039      	movs	r1, r7
 8005d3a:	f7ff ffab 	bl	8005c94 <sbrk_aligned>
 8005d3e:	3001      	adds	r0, #1
 8005d40:	d03f      	beq.n	8005dc2 <_malloc_r+0xea>
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	19db      	adds	r3, r3, r7
 8005d46:	6023      	str	r3, [r4, #0]
 8005d48:	9b00      	ldr	r3, [sp, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d040      	beq.n	8005dd2 <_malloc_r+0xfa>
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	42a2      	cmp	r2, r4
 8005d54:	d133      	bne.n	8005dbe <_malloc_r+0xe6>
 8005d56:	2200      	movs	r2, #0
 8005d58:	605a      	str	r2, [r3, #4]
 8005d5a:	e014      	b.n	8005d86 <_malloc_r+0xae>
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	dac5      	bge.n	8005cec <_malloc_r+0x14>
 8005d60:	230c      	movs	r3, #12
 8005d62:	2500      	movs	r5, #0
 8005d64:	6033      	str	r3, [r6, #0]
 8005d66:	0028      	movs	r0, r5
 8005d68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d6a:	6821      	ldr	r1, [r4, #0]
 8005d6c:	1bc9      	subs	r1, r1, r7
 8005d6e:	d420      	bmi.n	8005db2 <_malloc_r+0xda>
 8005d70:	290b      	cmp	r1, #11
 8005d72:	d918      	bls.n	8005da6 <_malloc_r+0xce>
 8005d74:	19e2      	adds	r2, r4, r7
 8005d76:	6027      	str	r7, [r4, #0]
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	d112      	bne.n	8005da2 <_malloc_r+0xca>
 8005d7c:	9b00      	ldr	r3, [sp, #0]
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	6011      	str	r1, [r2, #0]
 8005d84:	6053      	str	r3, [r2, #4]
 8005d86:	0030      	movs	r0, r6
 8005d88:	0025      	movs	r5, r4
 8005d8a:	f000 f82f 	bl	8005dec <__malloc_unlock>
 8005d8e:	2207      	movs	r2, #7
 8005d90:	350b      	adds	r5, #11
 8005d92:	1d23      	adds	r3, r4, #4
 8005d94:	4395      	bics	r5, r2
 8005d96:	1aea      	subs	r2, r5, r3
 8005d98:	429d      	cmp	r5, r3
 8005d9a:	d0e4      	beq.n	8005d66 <_malloc_r+0x8e>
 8005d9c:	1b5b      	subs	r3, r3, r5
 8005d9e:	50a3      	str	r3, [r4, r2]
 8005da0:	e7e1      	b.n	8005d66 <_malloc_r+0x8e>
 8005da2:	605a      	str	r2, [r3, #4]
 8005da4:	e7ec      	b.n	8005d80 <_malloc_r+0xa8>
 8005da6:	6862      	ldr	r2, [r4, #4]
 8005da8:	42a3      	cmp	r3, r4
 8005daa:	d1d5      	bne.n	8005d58 <_malloc_r+0x80>
 8005dac:	9b00      	ldr	r3, [sp, #0]
 8005dae:	601a      	str	r2, [r3, #0]
 8005db0:	e7e9      	b.n	8005d86 <_malloc_r+0xae>
 8005db2:	0023      	movs	r3, r4
 8005db4:	6864      	ldr	r4, [r4, #4]
 8005db6:	e7a2      	b.n	8005cfe <_malloc_r+0x26>
 8005db8:	002c      	movs	r4, r5
 8005dba:	686d      	ldr	r5, [r5, #4]
 8005dbc:	e7ab      	b.n	8005d16 <_malloc_r+0x3e>
 8005dbe:	0013      	movs	r3, r2
 8005dc0:	e7c4      	b.n	8005d4c <_malloc_r+0x74>
 8005dc2:	230c      	movs	r3, #12
 8005dc4:	0030      	movs	r0, r6
 8005dc6:	6033      	str	r3, [r6, #0]
 8005dc8:	f000 f810 	bl	8005dec <__malloc_unlock>
 8005dcc:	e7cb      	b.n	8005d66 <_malloc_r+0x8e>
 8005dce:	6027      	str	r7, [r4, #0]
 8005dd0:	e7d9      	b.n	8005d86 <_malloc_r+0xae>
 8005dd2:	605b      	str	r3, [r3, #4]
 8005dd4:	deff      	udf	#255	; 0xff
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	2000042c 	.word	0x2000042c

08005ddc <__malloc_lock>:
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	4802      	ldr	r0, [pc, #8]	; (8005de8 <__malloc_lock+0xc>)
 8005de0:	f7ff f859 	bl	8004e96 <__retarget_lock_acquire_recursive>
 8005de4:	bd10      	pop	{r4, pc}
 8005de6:	46c0      	nop			; (mov r8, r8)
 8005de8:	20000428 	.word	0x20000428

08005dec <__malloc_unlock>:
 8005dec:	b510      	push	{r4, lr}
 8005dee:	4802      	ldr	r0, [pc, #8]	; (8005df8 <__malloc_unlock+0xc>)
 8005df0:	f7ff f852 	bl	8004e98 <__retarget_lock_release_recursive>
 8005df4:	bd10      	pop	{r4, pc}
 8005df6:	46c0      	nop			; (mov r8, r8)
 8005df8:	20000428 	.word	0x20000428

08005dfc <_Balloc>:
 8005dfc:	b570      	push	{r4, r5, r6, lr}
 8005dfe:	69c5      	ldr	r5, [r0, #28]
 8005e00:	0006      	movs	r6, r0
 8005e02:	000c      	movs	r4, r1
 8005e04:	2d00      	cmp	r5, #0
 8005e06:	d10e      	bne.n	8005e26 <_Balloc+0x2a>
 8005e08:	2010      	movs	r0, #16
 8005e0a:	f7ff ff39 	bl	8005c80 <malloc>
 8005e0e:	1e02      	subs	r2, r0, #0
 8005e10:	61f0      	str	r0, [r6, #28]
 8005e12:	d104      	bne.n	8005e1e <_Balloc+0x22>
 8005e14:	216b      	movs	r1, #107	; 0x6b
 8005e16:	4b19      	ldr	r3, [pc, #100]	; (8005e7c <_Balloc+0x80>)
 8005e18:	4819      	ldr	r0, [pc, #100]	; (8005e80 <_Balloc+0x84>)
 8005e1a:	f000 fe45 	bl	8006aa8 <__assert_func>
 8005e1e:	6045      	str	r5, [r0, #4]
 8005e20:	6085      	str	r5, [r0, #8]
 8005e22:	6005      	str	r5, [r0, #0]
 8005e24:	60c5      	str	r5, [r0, #12]
 8005e26:	69f5      	ldr	r5, [r6, #28]
 8005e28:	68eb      	ldr	r3, [r5, #12]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d013      	beq.n	8005e56 <_Balloc+0x5a>
 8005e2e:	69f3      	ldr	r3, [r6, #28]
 8005e30:	00a2      	lsls	r2, r4, #2
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	189b      	adds	r3, r3, r2
 8005e36:	6818      	ldr	r0, [r3, #0]
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d118      	bne.n	8005e6e <_Balloc+0x72>
 8005e3c:	2101      	movs	r1, #1
 8005e3e:	000d      	movs	r5, r1
 8005e40:	40a5      	lsls	r5, r4
 8005e42:	1d6a      	adds	r2, r5, #5
 8005e44:	0030      	movs	r0, r6
 8005e46:	0092      	lsls	r2, r2, #2
 8005e48:	f000 fe4c 	bl	8006ae4 <_calloc_r>
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	d00c      	beq.n	8005e6a <_Balloc+0x6e>
 8005e50:	6044      	str	r4, [r0, #4]
 8005e52:	6085      	str	r5, [r0, #8]
 8005e54:	e00d      	b.n	8005e72 <_Balloc+0x76>
 8005e56:	2221      	movs	r2, #33	; 0x21
 8005e58:	2104      	movs	r1, #4
 8005e5a:	0030      	movs	r0, r6
 8005e5c:	f000 fe42 	bl	8006ae4 <_calloc_r>
 8005e60:	69f3      	ldr	r3, [r6, #28]
 8005e62:	60e8      	str	r0, [r5, #12]
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d1e1      	bne.n	8005e2e <_Balloc+0x32>
 8005e6a:	2000      	movs	r0, #0
 8005e6c:	bd70      	pop	{r4, r5, r6, pc}
 8005e6e:	6802      	ldr	r2, [r0, #0]
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	2300      	movs	r3, #0
 8005e74:	6103      	str	r3, [r0, #16]
 8005e76:	60c3      	str	r3, [r0, #12]
 8005e78:	e7f8      	b.n	8005e6c <_Balloc+0x70>
 8005e7a:	46c0      	nop			; (mov r8, r8)
 8005e7c:	08006e35 	.word	0x08006e35
 8005e80:	08006eb5 	.word	0x08006eb5

08005e84 <_Bfree>:
 8005e84:	b570      	push	{r4, r5, r6, lr}
 8005e86:	69c6      	ldr	r6, [r0, #28]
 8005e88:	0005      	movs	r5, r0
 8005e8a:	000c      	movs	r4, r1
 8005e8c:	2e00      	cmp	r6, #0
 8005e8e:	d10e      	bne.n	8005eae <_Bfree+0x2a>
 8005e90:	2010      	movs	r0, #16
 8005e92:	f7ff fef5 	bl	8005c80 <malloc>
 8005e96:	1e02      	subs	r2, r0, #0
 8005e98:	61e8      	str	r0, [r5, #28]
 8005e9a:	d104      	bne.n	8005ea6 <_Bfree+0x22>
 8005e9c:	218f      	movs	r1, #143	; 0x8f
 8005e9e:	4b09      	ldr	r3, [pc, #36]	; (8005ec4 <_Bfree+0x40>)
 8005ea0:	4809      	ldr	r0, [pc, #36]	; (8005ec8 <_Bfree+0x44>)
 8005ea2:	f000 fe01 	bl	8006aa8 <__assert_func>
 8005ea6:	6046      	str	r6, [r0, #4]
 8005ea8:	6086      	str	r6, [r0, #8]
 8005eaa:	6006      	str	r6, [r0, #0]
 8005eac:	60c6      	str	r6, [r0, #12]
 8005eae:	2c00      	cmp	r4, #0
 8005eb0:	d007      	beq.n	8005ec2 <_Bfree+0x3e>
 8005eb2:	69eb      	ldr	r3, [r5, #28]
 8005eb4:	6862      	ldr	r2, [r4, #4]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	0092      	lsls	r2, r2, #2
 8005eba:	189b      	adds	r3, r3, r2
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	6022      	str	r2, [r4, #0]
 8005ec0:	601c      	str	r4, [r3, #0]
 8005ec2:	bd70      	pop	{r4, r5, r6, pc}
 8005ec4:	08006e35 	.word	0x08006e35
 8005ec8:	08006eb5 	.word	0x08006eb5

08005ecc <__multadd>:
 8005ecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ece:	000e      	movs	r6, r1
 8005ed0:	9001      	str	r0, [sp, #4]
 8005ed2:	000c      	movs	r4, r1
 8005ed4:	001d      	movs	r5, r3
 8005ed6:	2000      	movs	r0, #0
 8005ed8:	690f      	ldr	r7, [r1, #16]
 8005eda:	3614      	adds	r6, #20
 8005edc:	6833      	ldr	r3, [r6, #0]
 8005ede:	3001      	adds	r0, #1
 8005ee0:	b299      	uxth	r1, r3
 8005ee2:	4351      	muls	r1, r2
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	4353      	muls	r3, r2
 8005ee8:	1949      	adds	r1, r1, r5
 8005eea:	0c0d      	lsrs	r5, r1, #16
 8005eec:	195b      	adds	r3, r3, r5
 8005eee:	0c1d      	lsrs	r5, r3, #16
 8005ef0:	b289      	uxth	r1, r1
 8005ef2:	041b      	lsls	r3, r3, #16
 8005ef4:	185b      	adds	r3, r3, r1
 8005ef6:	c608      	stmia	r6!, {r3}
 8005ef8:	4287      	cmp	r7, r0
 8005efa:	dcef      	bgt.n	8005edc <__multadd+0x10>
 8005efc:	2d00      	cmp	r5, #0
 8005efe:	d022      	beq.n	8005f46 <__multadd+0x7a>
 8005f00:	68a3      	ldr	r3, [r4, #8]
 8005f02:	42bb      	cmp	r3, r7
 8005f04:	dc19      	bgt.n	8005f3a <__multadd+0x6e>
 8005f06:	6861      	ldr	r1, [r4, #4]
 8005f08:	9801      	ldr	r0, [sp, #4]
 8005f0a:	3101      	adds	r1, #1
 8005f0c:	f7ff ff76 	bl	8005dfc <_Balloc>
 8005f10:	1e06      	subs	r6, r0, #0
 8005f12:	d105      	bne.n	8005f20 <__multadd+0x54>
 8005f14:	0032      	movs	r2, r6
 8005f16:	21ba      	movs	r1, #186	; 0xba
 8005f18:	4b0c      	ldr	r3, [pc, #48]	; (8005f4c <__multadd+0x80>)
 8005f1a:	480d      	ldr	r0, [pc, #52]	; (8005f50 <__multadd+0x84>)
 8005f1c:	f000 fdc4 	bl	8006aa8 <__assert_func>
 8005f20:	0021      	movs	r1, r4
 8005f22:	6922      	ldr	r2, [r4, #16]
 8005f24:	310c      	adds	r1, #12
 8005f26:	3202      	adds	r2, #2
 8005f28:	0092      	lsls	r2, r2, #2
 8005f2a:	300c      	adds	r0, #12
 8005f2c:	f000 fdb2 	bl	8006a94 <memcpy>
 8005f30:	0021      	movs	r1, r4
 8005f32:	9801      	ldr	r0, [sp, #4]
 8005f34:	f7ff ffa6 	bl	8005e84 <_Bfree>
 8005f38:	0034      	movs	r4, r6
 8005f3a:	1d3b      	adds	r3, r7, #4
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	18e3      	adds	r3, r4, r3
 8005f40:	605d      	str	r5, [r3, #4]
 8005f42:	1c7b      	adds	r3, r7, #1
 8005f44:	6123      	str	r3, [r4, #16]
 8005f46:	0020      	movs	r0, r4
 8005f48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f4a:	46c0      	nop			; (mov r8, r8)
 8005f4c:	08006ea4 	.word	0x08006ea4
 8005f50:	08006eb5 	.word	0x08006eb5

08005f54 <__hi0bits>:
 8005f54:	0003      	movs	r3, r0
 8005f56:	0c02      	lsrs	r2, r0, #16
 8005f58:	2000      	movs	r0, #0
 8005f5a:	4282      	cmp	r2, r0
 8005f5c:	d101      	bne.n	8005f62 <__hi0bits+0xe>
 8005f5e:	041b      	lsls	r3, r3, #16
 8005f60:	3010      	adds	r0, #16
 8005f62:	0e1a      	lsrs	r2, r3, #24
 8005f64:	d101      	bne.n	8005f6a <__hi0bits+0x16>
 8005f66:	3008      	adds	r0, #8
 8005f68:	021b      	lsls	r3, r3, #8
 8005f6a:	0f1a      	lsrs	r2, r3, #28
 8005f6c:	d101      	bne.n	8005f72 <__hi0bits+0x1e>
 8005f6e:	3004      	adds	r0, #4
 8005f70:	011b      	lsls	r3, r3, #4
 8005f72:	0f9a      	lsrs	r2, r3, #30
 8005f74:	d101      	bne.n	8005f7a <__hi0bits+0x26>
 8005f76:	3002      	adds	r0, #2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	db03      	blt.n	8005f86 <__hi0bits+0x32>
 8005f7e:	3001      	adds	r0, #1
 8005f80:	005b      	lsls	r3, r3, #1
 8005f82:	d400      	bmi.n	8005f86 <__hi0bits+0x32>
 8005f84:	2020      	movs	r0, #32
 8005f86:	4770      	bx	lr

08005f88 <__lo0bits>:
 8005f88:	6803      	ldr	r3, [r0, #0]
 8005f8a:	0001      	movs	r1, r0
 8005f8c:	2207      	movs	r2, #7
 8005f8e:	0018      	movs	r0, r3
 8005f90:	4010      	ands	r0, r2
 8005f92:	4213      	tst	r3, r2
 8005f94:	d00d      	beq.n	8005fb2 <__lo0bits+0x2a>
 8005f96:	3a06      	subs	r2, #6
 8005f98:	2000      	movs	r0, #0
 8005f9a:	4213      	tst	r3, r2
 8005f9c:	d105      	bne.n	8005faa <__lo0bits+0x22>
 8005f9e:	3002      	adds	r0, #2
 8005fa0:	4203      	tst	r3, r0
 8005fa2:	d003      	beq.n	8005fac <__lo0bits+0x24>
 8005fa4:	40d3      	lsrs	r3, r2
 8005fa6:	0010      	movs	r0, r2
 8005fa8:	600b      	str	r3, [r1, #0]
 8005faa:	4770      	bx	lr
 8005fac:	089b      	lsrs	r3, r3, #2
 8005fae:	600b      	str	r3, [r1, #0]
 8005fb0:	e7fb      	b.n	8005faa <__lo0bits+0x22>
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	2a00      	cmp	r2, #0
 8005fb6:	d101      	bne.n	8005fbc <__lo0bits+0x34>
 8005fb8:	2010      	movs	r0, #16
 8005fba:	0c1b      	lsrs	r3, r3, #16
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	2a00      	cmp	r2, #0
 8005fc0:	d101      	bne.n	8005fc6 <__lo0bits+0x3e>
 8005fc2:	3008      	adds	r0, #8
 8005fc4:	0a1b      	lsrs	r3, r3, #8
 8005fc6:	071a      	lsls	r2, r3, #28
 8005fc8:	d101      	bne.n	8005fce <__lo0bits+0x46>
 8005fca:	3004      	adds	r0, #4
 8005fcc:	091b      	lsrs	r3, r3, #4
 8005fce:	079a      	lsls	r2, r3, #30
 8005fd0:	d101      	bne.n	8005fd6 <__lo0bits+0x4e>
 8005fd2:	3002      	adds	r0, #2
 8005fd4:	089b      	lsrs	r3, r3, #2
 8005fd6:	07da      	lsls	r2, r3, #31
 8005fd8:	d4e9      	bmi.n	8005fae <__lo0bits+0x26>
 8005fda:	3001      	adds	r0, #1
 8005fdc:	085b      	lsrs	r3, r3, #1
 8005fde:	d1e6      	bne.n	8005fae <__lo0bits+0x26>
 8005fe0:	2020      	movs	r0, #32
 8005fe2:	e7e2      	b.n	8005faa <__lo0bits+0x22>

08005fe4 <__i2b>:
 8005fe4:	b510      	push	{r4, lr}
 8005fe6:	000c      	movs	r4, r1
 8005fe8:	2101      	movs	r1, #1
 8005fea:	f7ff ff07 	bl	8005dfc <_Balloc>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	d107      	bne.n	8006002 <__i2b+0x1e>
 8005ff2:	2146      	movs	r1, #70	; 0x46
 8005ff4:	4c05      	ldr	r4, [pc, #20]	; (800600c <__i2b+0x28>)
 8005ff6:	0002      	movs	r2, r0
 8005ff8:	4b05      	ldr	r3, [pc, #20]	; (8006010 <__i2b+0x2c>)
 8005ffa:	0020      	movs	r0, r4
 8005ffc:	31ff      	adds	r1, #255	; 0xff
 8005ffe:	f000 fd53 	bl	8006aa8 <__assert_func>
 8006002:	2301      	movs	r3, #1
 8006004:	6144      	str	r4, [r0, #20]
 8006006:	6103      	str	r3, [r0, #16]
 8006008:	bd10      	pop	{r4, pc}
 800600a:	46c0      	nop			; (mov r8, r8)
 800600c:	08006eb5 	.word	0x08006eb5
 8006010:	08006ea4 	.word	0x08006ea4

08006014 <__multiply>:
 8006014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006016:	0015      	movs	r5, r2
 8006018:	690a      	ldr	r2, [r1, #16]
 800601a:	692b      	ldr	r3, [r5, #16]
 800601c:	000c      	movs	r4, r1
 800601e:	b08b      	sub	sp, #44	; 0x2c
 8006020:	429a      	cmp	r2, r3
 8006022:	da01      	bge.n	8006028 <__multiply+0x14>
 8006024:	002c      	movs	r4, r5
 8006026:	000d      	movs	r5, r1
 8006028:	6927      	ldr	r7, [r4, #16]
 800602a:	692e      	ldr	r6, [r5, #16]
 800602c:	6861      	ldr	r1, [r4, #4]
 800602e:	19bb      	adds	r3, r7, r6
 8006030:	9303      	str	r3, [sp, #12]
 8006032:	68a3      	ldr	r3, [r4, #8]
 8006034:	19ba      	adds	r2, r7, r6
 8006036:	4293      	cmp	r3, r2
 8006038:	da00      	bge.n	800603c <__multiply+0x28>
 800603a:	3101      	adds	r1, #1
 800603c:	f7ff fede 	bl	8005dfc <_Balloc>
 8006040:	9002      	str	r0, [sp, #8]
 8006042:	2800      	cmp	r0, #0
 8006044:	d106      	bne.n	8006054 <__multiply+0x40>
 8006046:	21b1      	movs	r1, #177	; 0xb1
 8006048:	4b48      	ldr	r3, [pc, #288]	; (800616c <__multiply+0x158>)
 800604a:	4849      	ldr	r0, [pc, #292]	; (8006170 <__multiply+0x15c>)
 800604c:	9a02      	ldr	r2, [sp, #8]
 800604e:	0049      	lsls	r1, r1, #1
 8006050:	f000 fd2a 	bl	8006aa8 <__assert_func>
 8006054:	9b02      	ldr	r3, [sp, #8]
 8006056:	2200      	movs	r2, #0
 8006058:	3314      	adds	r3, #20
 800605a:	469c      	mov	ip, r3
 800605c:	19bb      	adds	r3, r7, r6
 800605e:	009b      	lsls	r3, r3, #2
 8006060:	4463      	add	r3, ip
 8006062:	9304      	str	r3, [sp, #16]
 8006064:	4663      	mov	r3, ip
 8006066:	9904      	ldr	r1, [sp, #16]
 8006068:	428b      	cmp	r3, r1
 800606a:	d32a      	bcc.n	80060c2 <__multiply+0xae>
 800606c:	0023      	movs	r3, r4
 800606e:	00bf      	lsls	r7, r7, #2
 8006070:	3314      	adds	r3, #20
 8006072:	3514      	adds	r5, #20
 8006074:	9308      	str	r3, [sp, #32]
 8006076:	00b6      	lsls	r6, r6, #2
 8006078:	19db      	adds	r3, r3, r7
 800607a:	9305      	str	r3, [sp, #20]
 800607c:	19ab      	adds	r3, r5, r6
 800607e:	9309      	str	r3, [sp, #36]	; 0x24
 8006080:	2304      	movs	r3, #4
 8006082:	9306      	str	r3, [sp, #24]
 8006084:	0023      	movs	r3, r4
 8006086:	9a05      	ldr	r2, [sp, #20]
 8006088:	3315      	adds	r3, #21
 800608a:	9501      	str	r5, [sp, #4]
 800608c:	429a      	cmp	r2, r3
 800608e:	d305      	bcc.n	800609c <__multiply+0x88>
 8006090:	1b13      	subs	r3, r2, r4
 8006092:	3b15      	subs	r3, #21
 8006094:	089b      	lsrs	r3, r3, #2
 8006096:	3301      	adds	r3, #1
 8006098:	009b      	lsls	r3, r3, #2
 800609a:	9306      	str	r3, [sp, #24]
 800609c:	9b01      	ldr	r3, [sp, #4]
 800609e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d310      	bcc.n	80060c6 <__multiply+0xb2>
 80060a4:	9b03      	ldr	r3, [sp, #12]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	dd05      	ble.n	80060b6 <__multiply+0xa2>
 80060aa:	9b04      	ldr	r3, [sp, #16]
 80060ac:	3b04      	subs	r3, #4
 80060ae:	9304      	str	r3, [sp, #16]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d056      	beq.n	8006164 <__multiply+0x150>
 80060b6:	9b02      	ldr	r3, [sp, #8]
 80060b8:	9a03      	ldr	r2, [sp, #12]
 80060ba:	0018      	movs	r0, r3
 80060bc:	611a      	str	r2, [r3, #16]
 80060be:	b00b      	add	sp, #44	; 0x2c
 80060c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060c2:	c304      	stmia	r3!, {r2}
 80060c4:	e7cf      	b.n	8006066 <__multiply+0x52>
 80060c6:	9b01      	ldr	r3, [sp, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	b280      	uxth	r0, r0
 80060cc:	2800      	cmp	r0, #0
 80060ce:	d01e      	beq.n	800610e <__multiply+0xfa>
 80060d0:	4667      	mov	r7, ip
 80060d2:	2500      	movs	r5, #0
 80060d4:	9e08      	ldr	r6, [sp, #32]
 80060d6:	ce02      	ldmia	r6!, {r1}
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	9307      	str	r3, [sp, #28]
 80060dc:	b28b      	uxth	r3, r1
 80060de:	4343      	muls	r3, r0
 80060e0:	001a      	movs	r2, r3
 80060e2:	466b      	mov	r3, sp
 80060e4:	8b9b      	ldrh	r3, [r3, #28]
 80060e6:	18d3      	adds	r3, r2, r3
 80060e8:	195b      	adds	r3, r3, r5
 80060ea:	0c0d      	lsrs	r5, r1, #16
 80060ec:	4345      	muls	r5, r0
 80060ee:	9a07      	ldr	r2, [sp, #28]
 80060f0:	0c11      	lsrs	r1, r2, #16
 80060f2:	1869      	adds	r1, r5, r1
 80060f4:	0c1a      	lsrs	r2, r3, #16
 80060f6:	188a      	adds	r2, r1, r2
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	0c15      	lsrs	r5, r2, #16
 80060fc:	0412      	lsls	r2, r2, #16
 80060fe:	431a      	orrs	r2, r3
 8006100:	9b05      	ldr	r3, [sp, #20]
 8006102:	c704      	stmia	r7!, {r2}
 8006104:	42b3      	cmp	r3, r6
 8006106:	d8e6      	bhi.n	80060d6 <__multiply+0xc2>
 8006108:	4663      	mov	r3, ip
 800610a:	9a06      	ldr	r2, [sp, #24]
 800610c:	509d      	str	r5, [r3, r2]
 800610e:	9b01      	ldr	r3, [sp, #4]
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	0c00      	lsrs	r0, r0, #16
 8006114:	d020      	beq.n	8006158 <__multiply+0x144>
 8006116:	4663      	mov	r3, ip
 8006118:	0025      	movs	r5, r4
 800611a:	4661      	mov	r1, ip
 800611c:	2700      	movs	r7, #0
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	3514      	adds	r5, #20
 8006122:	682a      	ldr	r2, [r5, #0]
 8006124:	680e      	ldr	r6, [r1, #0]
 8006126:	b292      	uxth	r2, r2
 8006128:	4342      	muls	r2, r0
 800612a:	0c36      	lsrs	r6, r6, #16
 800612c:	1992      	adds	r2, r2, r6
 800612e:	19d2      	adds	r2, r2, r7
 8006130:	0416      	lsls	r6, r2, #16
 8006132:	b29b      	uxth	r3, r3
 8006134:	431e      	orrs	r6, r3
 8006136:	600e      	str	r6, [r1, #0]
 8006138:	cd40      	ldmia	r5!, {r6}
 800613a:	684b      	ldr	r3, [r1, #4]
 800613c:	0c36      	lsrs	r6, r6, #16
 800613e:	4346      	muls	r6, r0
 8006140:	b29b      	uxth	r3, r3
 8006142:	0c12      	lsrs	r2, r2, #16
 8006144:	18f3      	adds	r3, r6, r3
 8006146:	189b      	adds	r3, r3, r2
 8006148:	9a05      	ldr	r2, [sp, #20]
 800614a:	0c1f      	lsrs	r7, r3, #16
 800614c:	3104      	adds	r1, #4
 800614e:	42aa      	cmp	r2, r5
 8006150:	d8e7      	bhi.n	8006122 <__multiply+0x10e>
 8006152:	4662      	mov	r2, ip
 8006154:	9906      	ldr	r1, [sp, #24]
 8006156:	5053      	str	r3, [r2, r1]
 8006158:	9b01      	ldr	r3, [sp, #4]
 800615a:	3304      	adds	r3, #4
 800615c:	9301      	str	r3, [sp, #4]
 800615e:	2304      	movs	r3, #4
 8006160:	449c      	add	ip, r3
 8006162:	e79b      	b.n	800609c <__multiply+0x88>
 8006164:	9b03      	ldr	r3, [sp, #12]
 8006166:	3b01      	subs	r3, #1
 8006168:	9303      	str	r3, [sp, #12]
 800616a:	e79b      	b.n	80060a4 <__multiply+0x90>
 800616c:	08006ea4 	.word	0x08006ea4
 8006170:	08006eb5 	.word	0x08006eb5

08006174 <__pow5mult>:
 8006174:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006176:	2303      	movs	r3, #3
 8006178:	0015      	movs	r5, r2
 800617a:	0007      	movs	r7, r0
 800617c:	000e      	movs	r6, r1
 800617e:	401a      	ands	r2, r3
 8006180:	421d      	tst	r5, r3
 8006182:	d008      	beq.n	8006196 <__pow5mult+0x22>
 8006184:	4925      	ldr	r1, [pc, #148]	; (800621c <__pow5mult+0xa8>)
 8006186:	3a01      	subs	r2, #1
 8006188:	0092      	lsls	r2, r2, #2
 800618a:	5852      	ldr	r2, [r2, r1]
 800618c:	2300      	movs	r3, #0
 800618e:	0031      	movs	r1, r6
 8006190:	f7ff fe9c 	bl	8005ecc <__multadd>
 8006194:	0006      	movs	r6, r0
 8006196:	10ad      	asrs	r5, r5, #2
 8006198:	d03d      	beq.n	8006216 <__pow5mult+0xa2>
 800619a:	69fc      	ldr	r4, [r7, #28]
 800619c:	2c00      	cmp	r4, #0
 800619e:	d10f      	bne.n	80061c0 <__pow5mult+0x4c>
 80061a0:	2010      	movs	r0, #16
 80061a2:	f7ff fd6d 	bl	8005c80 <malloc>
 80061a6:	1e02      	subs	r2, r0, #0
 80061a8:	61f8      	str	r0, [r7, #28]
 80061aa:	d105      	bne.n	80061b8 <__pow5mult+0x44>
 80061ac:	21b4      	movs	r1, #180	; 0xb4
 80061ae:	4b1c      	ldr	r3, [pc, #112]	; (8006220 <__pow5mult+0xac>)
 80061b0:	481c      	ldr	r0, [pc, #112]	; (8006224 <__pow5mult+0xb0>)
 80061b2:	31ff      	adds	r1, #255	; 0xff
 80061b4:	f000 fc78 	bl	8006aa8 <__assert_func>
 80061b8:	6044      	str	r4, [r0, #4]
 80061ba:	6084      	str	r4, [r0, #8]
 80061bc:	6004      	str	r4, [r0, #0]
 80061be:	60c4      	str	r4, [r0, #12]
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	689c      	ldr	r4, [r3, #8]
 80061c4:	9301      	str	r3, [sp, #4]
 80061c6:	2c00      	cmp	r4, #0
 80061c8:	d108      	bne.n	80061dc <__pow5mult+0x68>
 80061ca:	0038      	movs	r0, r7
 80061cc:	4916      	ldr	r1, [pc, #88]	; (8006228 <__pow5mult+0xb4>)
 80061ce:	f7ff ff09 	bl	8005fe4 <__i2b>
 80061d2:	9b01      	ldr	r3, [sp, #4]
 80061d4:	0004      	movs	r4, r0
 80061d6:	6098      	str	r0, [r3, #8]
 80061d8:	2300      	movs	r3, #0
 80061da:	6003      	str	r3, [r0, #0]
 80061dc:	2301      	movs	r3, #1
 80061de:	421d      	tst	r5, r3
 80061e0:	d00a      	beq.n	80061f8 <__pow5mult+0x84>
 80061e2:	0031      	movs	r1, r6
 80061e4:	0022      	movs	r2, r4
 80061e6:	0038      	movs	r0, r7
 80061e8:	f7ff ff14 	bl	8006014 <__multiply>
 80061ec:	0031      	movs	r1, r6
 80061ee:	9001      	str	r0, [sp, #4]
 80061f0:	0038      	movs	r0, r7
 80061f2:	f7ff fe47 	bl	8005e84 <_Bfree>
 80061f6:	9e01      	ldr	r6, [sp, #4]
 80061f8:	106d      	asrs	r5, r5, #1
 80061fa:	d00c      	beq.n	8006216 <__pow5mult+0xa2>
 80061fc:	6820      	ldr	r0, [r4, #0]
 80061fe:	2800      	cmp	r0, #0
 8006200:	d107      	bne.n	8006212 <__pow5mult+0x9e>
 8006202:	0022      	movs	r2, r4
 8006204:	0021      	movs	r1, r4
 8006206:	0038      	movs	r0, r7
 8006208:	f7ff ff04 	bl	8006014 <__multiply>
 800620c:	2300      	movs	r3, #0
 800620e:	6020      	str	r0, [r4, #0]
 8006210:	6003      	str	r3, [r0, #0]
 8006212:	0004      	movs	r4, r0
 8006214:	e7e2      	b.n	80061dc <__pow5mult+0x68>
 8006216:	0030      	movs	r0, r6
 8006218:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800621a:	46c0      	nop			; (mov r8, r8)
 800621c:	08007000 	.word	0x08007000
 8006220:	08006e35 	.word	0x08006e35
 8006224:	08006eb5 	.word	0x08006eb5
 8006228:	00000271 	.word	0x00000271

0800622c <__lshift>:
 800622c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800622e:	000c      	movs	r4, r1
 8006230:	0017      	movs	r7, r2
 8006232:	6923      	ldr	r3, [r4, #16]
 8006234:	1155      	asrs	r5, r2, #5
 8006236:	b087      	sub	sp, #28
 8006238:	18eb      	adds	r3, r5, r3
 800623a:	9302      	str	r3, [sp, #8]
 800623c:	3301      	adds	r3, #1
 800623e:	9301      	str	r3, [sp, #4]
 8006240:	6849      	ldr	r1, [r1, #4]
 8006242:	68a3      	ldr	r3, [r4, #8]
 8006244:	9004      	str	r0, [sp, #16]
 8006246:	9a01      	ldr	r2, [sp, #4]
 8006248:	4293      	cmp	r3, r2
 800624a:	db10      	blt.n	800626e <__lshift+0x42>
 800624c:	9804      	ldr	r0, [sp, #16]
 800624e:	f7ff fdd5 	bl	8005dfc <_Balloc>
 8006252:	2300      	movs	r3, #0
 8006254:	0002      	movs	r2, r0
 8006256:	0006      	movs	r6, r0
 8006258:	0019      	movs	r1, r3
 800625a:	3214      	adds	r2, #20
 800625c:	4298      	cmp	r0, r3
 800625e:	d10c      	bne.n	800627a <__lshift+0x4e>
 8006260:	31df      	adds	r1, #223	; 0xdf
 8006262:	0032      	movs	r2, r6
 8006264:	4b26      	ldr	r3, [pc, #152]	; (8006300 <__lshift+0xd4>)
 8006266:	4827      	ldr	r0, [pc, #156]	; (8006304 <__lshift+0xd8>)
 8006268:	31ff      	adds	r1, #255	; 0xff
 800626a:	f000 fc1d 	bl	8006aa8 <__assert_func>
 800626e:	3101      	adds	r1, #1
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	e7e8      	b.n	8006246 <__lshift+0x1a>
 8006274:	0098      	lsls	r0, r3, #2
 8006276:	5011      	str	r1, [r2, r0]
 8006278:	3301      	adds	r3, #1
 800627a:	42ab      	cmp	r3, r5
 800627c:	dbfa      	blt.n	8006274 <__lshift+0x48>
 800627e:	43eb      	mvns	r3, r5
 8006280:	17db      	asrs	r3, r3, #31
 8006282:	401d      	ands	r5, r3
 8006284:	211f      	movs	r1, #31
 8006286:	0023      	movs	r3, r4
 8006288:	0038      	movs	r0, r7
 800628a:	00ad      	lsls	r5, r5, #2
 800628c:	1955      	adds	r5, r2, r5
 800628e:	6922      	ldr	r2, [r4, #16]
 8006290:	3314      	adds	r3, #20
 8006292:	0092      	lsls	r2, r2, #2
 8006294:	4008      	ands	r0, r1
 8006296:	4684      	mov	ip, r0
 8006298:	189a      	adds	r2, r3, r2
 800629a:	420f      	tst	r7, r1
 800629c:	d02a      	beq.n	80062f4 <__lshift+0xc8>
 800629e:	3101      	adds	r1, #1
 80062a0:	1a09      	subs	r1, r1, r0
 80062a2:	9105      	str	r1, [sp, #20]
 80062a4:	2100      	movs	r1, #0
 80062a6:	9503      	str	r5, [sp, #12]
 80062a8:	4667      	mov	r7, ip
 80062aa:	6818      	ldr	r0, [r3, #0]
 80062ac:	40b8      	lsls	r0, r7
 80062ae:	4308      	orrs	r0, r1
 80062b0:	9903      	ldr	r1, [sp, #12]
 80062b2:	c101      	stmia	r1!, {r0}
 80062b4:	9103      	str	r1, [sp, #12]
 80062b6:	9805      	ldr	r0, [sp, #20]
 80062b8:	cb02      	ldmia	r3!, {r1}
 80062ba:	40c1      	lsrs	r1, r0
 80062bc:	429a      	cmp	r2, r3
 80062be:	d8f3      	bhi.n	80062a8 <__lshift+0x7c>
 80062c0:	0020      	movs	r0, r4
 80062c2:	3015      	adds	r0, #21
 80062c4:	2304      	movs	r3, #4
 80062c6:	4282      	cmp	r2, r0
 80062c8:	d304      	bcc.n	80062d4 <__lshift+0xa8>
 80062ca:	1b13      	subs	r3, r2, r4
 80062cc:	3b15      	subs	r3, #21
 80062ce:	089b      	lsrs	r3, r3, #2
 80062d0:	3301      	adds	r3, #1
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	50e9      	str	r1, [r5, r3]
 80062d6:	2900      	cmp	r1, #0
 80062d8:	d002      	beq.n	80062e0 <__lshift+0xb4>
 80062da:	9b02      	ldr	r3, [sp, #8]
 80062dc:	3302      	adds	r3, #2
 80062de:	9301      	str	r3, [sp, #4]
 80062e0:	9b01      	ldr	r3, [sp, #4]
 80062e2:	9804      	ldr	r0, [sp, #16]
 80062e4:	3b01      	subs	r3, #1
 80062e6:	0021      	movs	r1, r4
 80062e8:	6133      	str	r3, [r6, #16]
 80062ea:	f7ff fdcb 	bl	8005e84 <_Bfree>
 80062ee:	0030      	movs	r0, r6
 80062f0:	b007      	add	sp, #28
 80062f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062f4:	cb02      	ldmia	r3!, {r1}
 80062f6:	c502      	stmia	r5!, {r1}
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d8fb      	bhi.n	80062f4 <__lshift+0xc8>
 80062fc:	e7f0      	b.n	80062e0 <__lshift+0xb4>
 80062fe:	46c0      	nop			; (mov r8, r8)
 8006300:	08006ea4 	.word	0x08006ea4
 8006304:	08006eb5 	.word	0x08006eb5

08006308 <__mcmp>:
 8006308:	b530      	push	{r4, r5, lr}
 800630a:	690b      	ldr	r3, [r1, #16]
 800630c:	6904      	ldr	r4, [r0, #16]
 800630e:	0002      	movs	r2, r0
 8006310:	1ae0      	subs	r0, r4, r3
 8006312:	429c      	cmp	r4, r3
 8006314:	d10e      	bne.n	8006334 <__mcmp+0x2c>
 8006316:	3214      	adds	r2, #20
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	3114      	adds	r1, #20
 800631c:	0014      	movs	r4, r2
 800631e:	18c9      	adds	r1, r1, r3
 8006320:	18d2      	adds	r2, r2, r3
 8006322:	3a04      	subs	r2, #4
 8006324:	3904      	subs	r1, #4
 8006326:	6815      	ldr	r5, [r2, #0]
 8006328:	680b      	ldr	r3, [r1, #0]
 800632a:	429d      	cmp	r5, r3
 800632c:	d003      	beq.n	8006336 <__mcmp+0x2e>
 800632e:	2001      	movs	r0, #1
 8006330:	429d      	cmp	r5, r3
 8006332:	d303      	bcc.n	800633c <__mcmp+0x34>
 8006334:	bd30      	pop	{r4, r5, pc}
 8006336:	4294      	cmp	r4, r2
 8006338:	d3f3      	bcc.n	8006322 <__mcmp+0x1a>
 800633a:	e7fb      	b.n	8006334 <__mcmp+0x2c>
 800633c:	4240      	negs	r0, r0
 800633e:	e7f9      	b.n	8006334 <__mcmp+0x2c>

08006340 <__mdiff>:
 8006340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006342:	000e      	movs	r6, r1
 8006344:	0007      	movs	r7, r0
 8006346:	0011      	movs	r1, r2
 8006348:	0030      	movs	r0, r6
 800634a:	b087      	sub	sp, #28
 800634c:	0014      	movs	r4, r2
 800634e:	f7ff ffdb 	bl	8006308 <__mcmp>
 8006352:	1e05      	subs	r5, r0, #0
 8006354:	d110      	bne.n	8006378 <__mdiff+0x38>
 8006356:	0001      	movs	r1, r0
 8006358:	0038      	movs	r0, r7
 800635a:	f7ff fd4f 	bl	8005dfc <_Balloc>
 800635e:	1e02      	subs	r2, r0, #0
 8006360:	d104      	bne.n	800636c <__mdiff+0x2c>
 8006362:	4b3f      	ldr	r3, [pc, #252]	; (8006460 <__mdiff+0x120>)
 8006364:	483f      	ldr	r0, [pc, #252]	; (8006464 <__mdiff+0x124>)
 8006366:	4940      	ldr	r1, [pc, #256]	; (8006468 <__mdiff+0x128>)
 8006368:	f000 fb9e 	bl	8006aa8 <__assert_func>
 800636c:	2301      	movs	r3, #1
 800636e:	6145      	str	r5, [r0, #20]
 8006370:	6103      	str	r3, [r0, #16]
 8006372:	0010      	movs	r0, r2
 8006374:	b007      	add	sp, #28
 8006376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006378:	2301      	movs	r3, #1
 800637a:	9301      	str	r3, [sp, #4]
 800637c:	2800      	cmp	r0, #0
 800637e:	db04      	blt.n	800638a <__mdiff+0x4a>
 8006380:	0023      	movs	r3, r4
 8006382:	0034      	movs	r4, r6
 8006384:	001e      	movs	r6, r3
 8006386:	2300      	movs	r3, #0
 8006388:	9301      	str	r3, [sp, #4]
 800638a:	0038      	movs	r0, r7
 800638c:	6861      	ldr	r1, [r4, #4]
 800638e:	f7ff fd35 	bl	8005dfc <_Balloc>
 8006392:	1e02      	subs	r2, r0, #0
 8006394:	d103      	bne.n	800639e <__mdiff+0x5e>
 8006396:	4b32      	ldr	r3, [pc, #200]	; (8006460 <__mdiff+0x120>)
 8006398:	4832      	ldr	r0, [pc, #200]	; (8006464 <__mdiff+0x124>)
 800639a:	4934      	ldr	r1, [pc, #208]	; (800646c <__mdiff+0x12c>)
 800639c:	e7e4      	b.n	8006368 <__mdiff+0x28>
 800639e:	9b01      	ldr	r3, [sp, #4]
 80063a0:	2700      	movs	r7, #0
 80063a2:	60c3      	str	r3, [r0, #12]
 80063a4:	6920      	ldr	r0, [r4, #16]
 80063a6:	3414      	adds	r4, #20
 80063a8:	0083      	lsls	r3, r0, #2
 80063aa:	18e3      	adds	r3, r4, r3
 80063ac:	0021      	movs	r1, r4
 80063ae:	9401      	str	r4, [sp, #4]
 80063b0:	0034      	movs	r4, r6
 80063b2:	9302      	str	r3, [sp, #8]
 80063b4:	6933      	ldr	r3, [r6, #16]
 80063b6:	3414      	adds	r4, #20
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	18e3      	adds	r3, r4, r3
 80063bc:	9303      	str	r3, [sp, #12]
 80063be:	0013      	movs	r3, r2
 80063c0:	3314      	adds	r3, #20
 80063c2:	469c      	mov	ip, r3
 80063c4:	9305      	str	r3, [sp, #20]
 80063c6:	9104      	str	r1, [sp, #16]
 80063c8:	9b04      	ldr	r3, [sp, #16]
 80063ca:	cc02      	ldmia	r4!, {r1}
 80063cc:	cb20      	ldmia	r3!, {r5}
 80063ce:	9304      	str	r3, [sp, #16]
 80063d0:	b2ab      	uxth	r3, r5
 80063d2:	19df      	adds	r7, r3, r7
 80063d4:	b28b      	uxth	r3, r1
 80063d6:	1afb      	subs	r3, r7, r3
 80063d8:	0c09      	lsrs	r1, r1, #16
 80063da:	0c2d      	lsrs	r5, r5, #16
 80063dc:	1a6d      	subs	r5, r5, r1
 80063de:	1419      	asrs	r1, r3, #16
 80063e0:	1869      	adds	r1, r5, r1
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	140f      	asrs	r7, r1, #16
 80063e6:	0409      	lsls	r1, r1, #16
 80063e8:	4319      	orrs	r1, r3
 80063ea:	4663      	mov	r3, ip
 80063ec:	c302      	stmia	r3!, {r1}
 80063ee:	469c      	mov	ip, r3
 80063f0:	9b03      	ldr	r3, [sp, #12]
 80063f2:	42a3      	cmp	r3, r4
 80063f4:	d8e8      	bhi.n	80063c8 <__mdiff+0x88>
 80063f6:	0031      	movs	r1, r6
 80063f8:	9c03      	ldr	r4, [sp, #12]
 80063fa:	3115      	adds	r1, #21
 80063fc:	2304      	movs	r3, #4
 80063fe:	428c      	cmp	r4, r1
 8006400:	d304      	bcc.n	800640c <__mdiff+0xcc>
 8006402:	1ba3      	subs	r3, r4, r6
 8006404:	3b15      	subs	r3, #21
 8006406:	089b      	lsrs	r3, r3, #2
 8006408:	3301      	adds	r3, #1
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	9901      	ldr	r1, [sp, #4]
 800640e:	18cd      	adds	r5, r1, r3
 8006410:	9905      	ldr	r1, [sp, #20]
 8006412:	002e      	movs	r6, r5
 8006414:	18cb      	adds	r3, r1, r3
 8006416:	469c      	mov	ip, r3
 8006418:	9902      	ldr	r1, [sp, #8]
 800641a:	428e      	cmp	r6, r1
 800641c:	d310      	bcc.n	8006440 <__mdiff+0x100>
 800641e:	9e02      	ldr	r6, [sp, #8]
 8006420:	1ee9      	subs	r1, r5, #3
 8006422:	2400      	movs	r4, #0
 8006424:	428e      	cmp	r6, r1
 8006426:	d304      	bcc.n	8006432 <__mdiff+0xf2>
 8006428:	0031      	movs	r1, r6
 800642a:	3103      	adds	r1, #3
 800642c:	1b49      	subs	r1, r1, r5
 800642e:	0889      	lsrs	r1, r1, #2
 8006430:	008c      	lsls	r4, r1, #2
 8006432:	191b      	adds	r3, r3, r4
 8006434:	3b04      	subs	r3, #4
 8006436:	6819      	ldr	r1, [r3, #0]
 8006438:	2900      	cmp	r1, #0
 800643a:	d00f      	beq.n	800645c <__mdiff+0x11c>
 800643c:	6110      	str	r0, [r2, #16]
 800643e:	e798      	b.n	8006372 <__mdiff+0x32>
 8006440:	ce02      	ldmia	r6!, {r1}
 8006442:	b28c      	uxth	r4, r1
 8006444:	19e4      	adds	r4, r4, r7
 8006446:	0c0f      	lsrs	r7, r1, #16
 8006448:	1421      	asrs	r1, r4, #16
 800644a:	1879      	adds	r1, r7, r1
 800644c:	b2a4      	uxth	r4, r4
 800644e:	140f      	asrs	r7, r1, #16
 8006450:	0409      	lsls	r1, r1, #16
 8006452:	4321      	orrs	r1, r4
 8006454:	4664      	mov	r4, ip
 8006456:	c402      	stmia	r4!, {r1}
 8006458:	46a4      	mov	ip, r4
 800645a:	e7dd      	b.n	8006418 <__mdiff+0xd8>
 800645c:	3801      	subs	r0, #1
 800645e:	e7e9      	b.n	8006434 <__mdiff+0xf4>
 8006460:	08006ea4 	.word	0x08006ea4
 8006464:	08006eb5 	.word	0x08006eb5
 8006468:	00000237 	.word	0x00000237
 800646c:	00000245 	.word	0x00000245

08006470 <__d2b>:
 8006470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006472:	2101      	movs	r1, #1
 8006474:	0014      	movs	r4, r2
 8006476:	001d      	movs	r5, r3
 8006478:	9f08      	ldr	r7, [sp, #32]
 800647a:	f7ff fcbf 	bl	8005dfc <_Balloc>
 800647e:	1e06      	subs	r6, r0, #0
 8006480:	d105      	bne.n	800648e <__d2b+0x1e>
 8006482:	0032      	movs	r2, r6
 8006484:	4b24      	ldr	r3, [pc, #144]	; (8006518 <__d2b+0xa8>)
 8006486:	4825      	ldr	r0, [pc, #148]	; (800651c <__d2b+0xac>)
 8006488:	4925      	ldr	r1, [pc, #148]	; (8006520 <__d2b+0xb0>)
 800648a:	f000 fb0d 	bl	8006aa8 <__assert_func>
 800648e:	032b      	lsls	r3, r5, #12
 8006490:	006d      	lsls	r5, r5, #1
 8006492:	0b1b      	lsrs	r3, r3, #12
 8006494:	0d6d      	lsrs	r5, r5, #21
 8006496:	d125      	bne.n	80064e4 <__d2b+0x74>
 8006498:	9301      	str	r3, [sp, #4]
 800649a:	2c00      	cmp	r4, #0
 800649c:	d028      	beq.n	80064f0 <__d2b+0x80>
 800649e:	4668      	mov	r0, sp
 80064a0:	9400      	str	r4, [sp, #0]
 80064a2:	f7ff fd71 	bl	8005f88 <__lo0bits>
 80064a6:	9b01      	ldr	r3, [sp, #4]
 80064a8:	9900      	ldr	r1, [sp, #0]
 80064aa:	2800      	cmp	r0, #0
 80064ac:	d01e      	beq.n	80064ec <__d2b+0x7c>
 80064ae:	2220      	movs	r2, #32
 80064b0:	001c      	movs	r4, r3
 80064b2:	1a12      	subs	r2, r2, r0
 80064b4:	4094      	lsls	r4, r2
 80064b6:	0022      	movs	r2, r4
 80064b8:	40c3      	lsrs	r3, r0
 80064ba:	430a      	orrs	r2, r1
 80064bc:	6172      	str	r2, [r6, #20]
 80064be:	9301      	str	r3, [sp, #4]
 80064c0:	9c01      	ldr	r4, [sp, #4]
 80064c2:	61b4      	str	r4, [r6, #24]
 80064c4:	1e63      	subs	r3, r4, #1
 80064c6:	419c      	sbcs	r4, r3
 80064c8:	3401      	adds	r4, #1
 80064ca:	6134      	str	r4, [r6, #16]
 80064cc:	2d00      	cmp	r5, #0
 80064ce:	d017      	beq.n	8006500 <__d2b+0x90>
 80064d0:	2435      	movs	r4, #53	; 0x35
 80064d2:	4b14      	ldr	r3, [pc, #80]	; (8006524 <__d2b+0xb4>)
 80064d4:	18ed      	adds	r5, r5, r3
 80064d6:	182d      	adds	r5, r5, r0
 80064d8:	603d      	str	r5, [r7, #0]
 80064da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064dc:	1a24      	subs	r4, r4, r0
 80064de:	601c      	str	r4, [r3, #0]
 80064e0:	0030      	movs	r0, r6
 80064e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80064e4:	2280      	movs	r2, #128	; 0x80
 80064e6:	0352      	lsls	r2, r2, #13
 80064e8:	4313      	orrs	r3, r2
 80064ea:	e7d5      	b.n	8006498 <__d2b+0x28>
 80064ec:	6171      	str	r1, [r6, #20]
 80064ee:	e7e7      	b.n	80064c0 <__d2b+0x50>
 80064f0:	a801      	add	r0, sp, #4
 80064f2:	f7ff fd49 	bl	8005f88 <__lo0bits>
 80064f6:	9b01      	ldr	r3, [sp, #4]
 80064f8:	2401      	movs	r4, #1
 80064fa:	6173      	str	r3, [r6, #20]
 80064fc:	3020      	adds	r0, #32
 80064fe:	e7e4      	b.n	80064ca <__d2b+0x5a>
 8006500:	4b09      	ldr	r3, [pc, #36]	; (8006528 <__d2b+0xb8>)
 8006502:	18c0      	adds	r0, r0, r3
 8006504:	4b09      	ldr	r3, [pc, #36]	; (800652c <__d2b+0xbc>)
 8006506:	6038      	str	r0, [r7, #0]
 8006508:	18e3      	adds	r3, r4, r3
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	18f3      	adds	r3, r6, r3
 800650e:	6958      	ldr	r0, [r3, #20]
 8006510:	f7ff fd20 	bl	8005f54 <__hi0bits>
 8006514:	0164      	lsls	r4, r4, #5
 8006516:	e7e0      	b.n	80064da <__d2b+0x6a>
 8006518:	08006ea4 	.word	0x08006ea4
 800651c:	08006eb5 	.word	0x08006eb5
 8006520:	0000030f 	.word	0x0000030f
 8006524:	fffffbcd 	.word	0xfffffbcd
 8006528:	fffffbce 	.word	0xfffffbce
 800652c:	3fffffff 	.word	0x3fffffff

08006530 <__sfputc_r>:
 8006530:	6893      	ldr	r3, [r2, #8]
 8006532:	b510      	push	{r4, lr}
 8006534:	3b01      	subs	r3, #1
 8006536:	6093      	str	r3, [r2, #8]
 8006538:	2b00      	cmp	r3, #0
 800653a:	da04      	bge.n	8006546 <__sfputc_r+0x16>
 800653c:	6994      	ldr	r4, [r2, #24]
 800653e:	42a3      	cmp	r3, r4
 8006540:	db07      	blt.n	8006552 <__sfputc_r+0x22>
 8006542:	290a      	cmp	r1, #10
 8006544:	d005      	beq.n	8006552 <__sfputc_r+0x22>
 8006546:	6813      	ldr	r3, [r2, #0]
 8006548:	1c58      	adds	r0, r3, #1
 800654a:	6010      	str	r0, [r2, #0]
 800654c:	7019      	strb	r1, [r3, #0]
 800654e:	0008      	movs	r0, r1
 8006550:	bd10      	pop	{r4, pc}
 8006552:	f000 f9e6 	bl	8006922 <__swbuf_r>
 8006556:	0001      	movs	r1, r0
 8006558:	e7f9      	b.n	800654e <__sfputc_r+0x1e>

0800655a <__sfputs_r>:
 800655a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800655c:	0006      	movs	r6, r0
 800655e:	000f      	movs	r7, r1
 8006560:	0014      	movs	r4, r2
 8006562:	18d5      	adds	r5, r2, r3
 8006564:	42ac      	cmp	r4, r5
 8006566:	d101      	bne.n	800656c <__sfputs_r+0x12>
 8006568:	2000      	movs	r0, #0
 800656a:	e007      	b.n	800657c <__sfputs_r+0x22>
 800656c:	7821      	ldrb	r1, [r4, #0]
 800656e:	003a      	movs	r2, r7
 8006570:	0030      	movs	r0, r6
 8006572:	f7ff ffdd 	bl	8006530 <__sfputc_r>
 8006576:	3401      	adds	r4, #1
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d1f3      	bne.n	8006564 <__sfputs_r+0xa>
 800657c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006580 <_vfiprintf_r>:
 8006580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006582:	b0a1      	sub	sp, #132	; 0x84
 8006584:	000f      	movs	r7, r1
 8006586:	0015      	movs	r5, r2
 8006588:	001e      	movs	r6, r3
 800658a:	9003      	str	r0, [sp, #12]
 800658c:	2800      	cmp	r0, #0
 800658e:	d004      	beq.n	800659a <_vfiprintf_r+0x1a>
 8006590:	6a03      	ldr	r3, [r0, #32]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d101      	bne.n	800659a <_vfiprintf_r+0x1a>
 8006596:	f7fe fb69 	bl	8004c6c <__sinit>
 800659a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800659c:	07db      	lsls	r3, r3, #31
 800659e:	d405      	bmi.n	80065ac <_vfiprintf_r+0x2c>
 80065a0:	89bb      	ldrh	r3, [r7, #12]
 80065a2:	059b      	lsls	r3, r3, #22
 80065a4:	d402      	bmi.n	80065ac <_vfiprintf_r+0x2c>
 80065a6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80065a8:	f7fe fc75 	bl	8004e96 <__retarget_lock_acquire_recursive>
 80065ac:	89bb      	ldrh	r3, [r7, #12]
 80065ae:	071b      	lsls	r3, r3, #28
 80065b0:	d502      	bpl.n	80065b8 <_vfiprintf_r+0x38>
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d113      	bne.n	80065e0 <_vfiprintf_r+0x60>
 80065b8:	0039      	movs	r1, r7
 80065ba:	9803      	ldr	r0, [sp, #12]
 80065bc:	f000 f9f4 	bl	80069a8 <__swsetup_r>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d00d      	beq.n	80065e0 <_vfiprintf_r+0x60>
 80065c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065c6:	07db      	lsls	r3, r3, #31
 80065c8:	d503      	bpl.n	80065d2 <_vfiprintf_r+0x52>
 80065ca:	2001      	movs	r0, #1
 80065cc:	4240      	negs	r0, r0
 80065ce:	b021      	add	sp, #132	; 0x84
 80065d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065d2:	89bb      	ldrh	r3, [r7, #12]
 80065d4:	059b      	lsls	r3, r3, #22
 80065d6:	d4f8      	bmi.n	80065ca <_vfiprintf_r+0x4a>
 80065d8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80065da:	f7fe fc5d 	bl	8004e98 <__retarget_lock_release_recursive>
 80065de:	e7f4      	b.n	80065ca <_vfiprintf_r+0x4a>
 80065e0:	2300      	movs	r3, #0
 80065e2:	ac08      	add	r4, sp, #32
 80065e4:	6163      	str	r3, [r4, #20]
 80065e6:	3320      	adds	r3, #32
 80065e8:	7663      	strb	r3, [r4, #25]
 80065ea:	3310      	adds	r3, #16
 80065ec:	76a3      	strb	r3, [r4, #26]
 80065ee:	9607      	str	r6, [sp, #28]
 80065f0:	002e      	movs	r6, r5
 80065f2:	7833      	ldrb	r3, [r6, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d001      	beq.n	80065fc <_vfiprintf_r+0x7c>
 80065f8:	2b25      	cmp	r3, #37	; 0x25
 80065fa:	d148      	bne.n	800668e <_vfiprintf_r+0x10e>
 80065fc:	1b73      	subs	r3, r6, r5
 80065fe:	9305      	str	r3, [sp, #20]
 8006600:	42ae      	cmp	r6, r5
 8006602:	d00b      	beq.n	800661c <_vfiprintf_r+0x9c>
 8006604:	002a      	movs	r2, r5
 8006606:	0039      	movs	r1, r7
 8006608:	9803      	ldr	r0, [sp, #12]
 800660a:	f7ff ffa6 	bl	800655a <__sfputs_r>
 800660e:	3001      	adds	r0, #1
 8006610:	d100      	bne.n	8006614 <_vfiprintf_r+0x94>
 8006612:	e0af      	b.n	8006774 <_vfiprintf_r+0x1f4>
 8006614:	6963      	ldr	r3, [r4, #20]
 8006616:	9a05      	ldr	r2, [sp, #20]
 8006618:	189b      	adds	r3, r3, r2
 800661a:	6163      	str	r3, [r4, #20]
 800661c:	7833      	ldrb	r3, [r6, #0]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d100      	bne.n	8006624 <_vfiprintf_r+0xa4>
 8006622:	e0a7      	b.n	8006774 <_vfiprintf_r+0x1f4>
 8006624:	2201      	movs	r2, #1
 8006626:	2300      	movs	r3, #0
 8006628:	4252      	negs	r2, r2
 800662a:	6062      	str	r2, [r4, #4]
 800662c:	a904      	add	r1, sp, #16
 800662e:	3254      	adds	r2, #84	; 0x54
 8006630:	1852      	adds	r2, r2, r1
 8006632:	1c75      	adds	r5, r6, #1
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	60e3      	str	r3, [r4, #12]
 8006638:	60a3      	str	r3, [r4, #8]
 800663a:	7013      	strb	r3, [r2, #0]
 800663c:	65a3      	str	r3, [r4, #88]	; 0x58
 800663e:	4b59      	ldr	r3, [pc, #356]	; (80067a4 <_vfiprintf_r+0x224>)
 8006640:	2205      	movs	r2, #5
 8006642:	0018      	movs	r0, r3
 8006644:	7829      	ldrb	r1, [r5, #0]
 8006646:	9305      	str	r3, [sp, #20]
 8006648:	f7fe fc27 	bl	8004e9a <memchr>
 800664c:	1c6e      	adds	r6, r5, #1
 800664e:	2800      	cmp	r0, #0
 8006650:	d11f      	bne.n	8006692 <_vfiprintf_r+0x112>
 8006652:	6822      	ldr	r2, [r4, #0]
 8006654:	06d3      	lsls	r3, r2, #27
 8006656:	d504      	bpl.n	8006662 <_vfiprintf_r+0xe2>
 8006658:	2353      	movs	r3, #83	; 0x53
 800665a:	a904      	add	r1, sp, #16
 800665c:	185b      	adds	r3, r3, r1
 800665e:	2120      	movs	r1, #32
 8006660:	7019      	strb	r1, [r3, #0]
 8006662:	0713      	lsls	r3, r2, #28
 8006664:	d504      	bpl.n	8006670 <_vfiprintf_r+0xf0>
 8006666:	2353      	movs	r3, #83	; 0x53
 8006668:	a904      	add	r1, sp, #16
 800666a:	185b      	adds	r3, r3, r1
 800666c:	212b      	movs	r1, #43	; 0x2b
 800666e:	7019      	strb	r1, [r3, #0]
 8006670:	782b      	ldrb	r3, [r5, #0]
 8006672:	2b2a      	cmp	r3, #42	; 0x2a
 8006674:	d016      	beq.n	80066a4 <_vfiprintf_r+0x124>
 8006676:	002e      	movs	r6, r5
 8006678:	2100      	movs	r1, #0
 800667a:	200a      	movs	r0, #10
 800667c:	68e3      	ldr	r3, [r4, #12]
 800667e:	7832      	ldrb	r2, [r6, #0]
 8006680:	1c75      	adds	r5, r6, #1
 8006682:	3a30      	subs	r2, #48	; 0x30
 8006684:	2a09      	cmp	r2, #9
 8006686:	d94e      	bls.n	8006726 <_vfiprintf_r+0x1a6>
 8006688:	2900      	cmp	r1, #0
 800668a:	d111      	bne.n	80066b0 <_vfiprintf_r+0x130>
 800668c:	e017      	b.n	80066be <_vfiprintf_r+0x13e>
 800668e:	3601      	adds	r6, #1
 8006690:	e7af      	b.n	80065f2 <_vfiprintf_r+0x72>
 8006692:	9b05      	ldr	r3, [sp, #20]
 8006694:	6822      	ldr	r2, [r4, #0]
 8006696:	1ac0      	subs	r0, r0, r3
 8006698:	2301      	movs	r3, #1
 800669a:	4083      	lsls	r3, r0
 800669c:	4313      	orrs	r3, r2
 800669e:	0035      	movs	r5, r6
 80066a0:	6023      	str	r3, [r4, #0]
 80066a2:	e7cc      	b.n	800663e <_vfiprintf_r+0xbe>
 80066a4:	9b07      	ldr	r3, [sp, #28]
 80066a6:	1d19      	adds	r1, r3, #4
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	9107      	str	r1, [sp, #28]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	db01      	blt.n	80066b4 <_vfiprintf_r+0x134>
 80066b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80066b2:	e004      	b.n	80066be <_vfiprintf_r+0x13e>
 80066b4:	425b      	negs	r3, r3
 80066b6:	60e3      	str	r3, [r4, #12]
 80066b8:	2302      	movs	r3, #2
 80066ba:	4313      	orrs	r3, r2
 80066bc:	6023      	str	r3, [r4, #0]
 80066be:	7833      	ldrb	r3, [r6, #0]
 80066c0:	2b2e      	cmp	r3, #46	; 0x2e
 80066c2:	d10a      	bne.n	80066da <_vfiprintf_r+0x15a>
 80066c4:	7873      	ldrb	r3, [r6, #1]
 80066c6:	2b2a      	cmp	r3, #42	; 0x2a
 80066c8:	d135      	bne.n	8006736 <_vfiprintf_r+0x1b6>
 80066ca:	9b07      	ldr	r3, [sp, #28]
 80066cc:	3602      	adds	r6, #2
 80066ce:	1d1a      	adds	r2, r3, #4
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	9207      	str	r2, [sp, #28]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	db2b      	blt.n	8006730 <_vfiprintf_r+0x1b0>
 80066d8:	9309      	str	r3, [sp, #36]	; 0x24
 80066da:	4d33      	ldr	r5, [pc, #204]	; (80067a8 <_vfiprintf_r+0x228>)
 80066dc:	2203      	movs	r2, #3
 80066de:	0028      	movs	r0, r5
 80066e0:	7831      	ldrb	r1, [r6, #0]
 80066e2:	f7fe fbda 	bl	8004e9a <memchr>
 80066e6:	2800      	cmp	r0, #0
 80066e8:	d006      	beq.n	80066f8 <_vfiprintf_r+0x178>
 80066ea:	2340      	movs	r3, #64	; 0x40
 80066ec:	1b40      	subs	r0, r0, r5
 80066ee:	4083      	lsls	r3, r0
 80066f0:	6822      	ldr	r2, [r4, #0]
 80066f2:	3601      	adds	r6, #1
 80066f4:	4313      	orrs	r3, r2
 80066f6:	6023      	str	r3, [r4, #0]
 80066f8:	7831      	ldrb	r1, [r6, #0]
 80066fa:	2206      	movs	r2, #6
 80066fc:	482b      	ldr	r0, [pc, #172]	; (80067ac <_vfiprintf_r+0x22c>)
 80066fe:	1c75      	adds	r5, r6, #1
 8006700:	7621      	strb	r1, [r4, #24]
 8006702:	f7fe fbca 	bl	8004e9a <memchr>
 8006706:	2800      	cmp	r0, #0
 8006708:	d043      	beq.n	8006792 <_vfiprintf_r+0x212>
 800670a:	4b29      	ldr	r3, [pc, #164]	; (80067b0 <_vfiprintf_r+0x230>)
 800670c:	2b00      	cmp	r3, #0
 800670e:	d125      	bne.n	800675c <_vfiprintf_r+0x1dc>
 8006710:	2207      	movs	r2, #7
 8006712:	9b07      	ldr	r3, [sp, #28]
 8006714:	3307      	adds	r3, #7
 8006716:	4393      	bics	r3, r2
 8006718:	3308      	adds	r3, #8
 800671a:	9307      	str	r3, [sp, #28]
 800671c:	6963      	ldr	r3, [r4, #20]
 800671e:	9a04      	ldr	r2, [sp, #16]
 8006720:	189b      	adds	r3, r3, r2
 8006722:	6163      	str	r3, [r4, #20]
 8006724:	e764      	b.n	80065f0 <_vfiprintf_r+0x70>
 8006726:	4343      	muls	r3, r0
 8006728:	002e      	movs	r6, r5
 800672a:	2101      	movs	r1, #1
 800672c:	189b      	adds	r3, r3, r2
 800672e:	e7a6      	b.n	800667e <_vfiprintf_r+0xfe>
 8006730:	2301      	movs	r3, #1
 8006732:	425b      	negs	r3, r3
 8006734:	e7d0      	b.n	80066d8 <_vfiprintf_r+0x158>
 8006736:	2300      	movs	r3, #0
 8006738:	200a      	movs	r0, #10
 800673a:	001a      	movs	r2, r3
 800673c:	3601      	adds	r6, #1
 800673e:	6063      	str	r3, [r4, #4]
 8006740:	7831      	ldrb	r1, [r6, #0]
 8006742:	1c75      	adds	r5, r6, #1
 8006744:	3930      	subs	r1, #48	; 0x30
 8006746:	2909      	cmp	r1, #9
 8006748:	d903      	bls.n	8006752 <_vfiprintf_r+0x1d2>
 800674a:	2b00      	cmp	r3, #0
 800674c:	d0c5      	beq.n	80066da <_vfiprintf_r+0x15a>
 800674e:	9209      	str	r2, [sp, #36]	; 0x24
 8006750:	e7c3      	b.n	80066da <_vfiprintf_r+0x15a>
 8006752:	4342      	muls	r2, r0
 8006754:	002e      	movs	r6, r5
 8006756:	2301      	movs	r3, #1
 8006758:	1852      	adds	r2, r2, r1
 800675a:	e7f1      	b.n	8006740 <_vfiprintf_r+0x1c0>
 800675c:	aa07      	add	r2, sp, #28
 800675e:	9200      	str	r2, [sp, #0]
 8006760:	0021      	movs	r1, r4
 8006762:	003a      	movs	r2, r7
 8006764:	4b13      	ldr	r3, [pc, #76]	; (80067b4 <_vfiprintf_r+0x234>)
 8006766:	9803      	ldr	r0, [sp, #12]
 8006768:	f7fd fe1a 	bl	80043a0 <_printf_float>
 800676c:	9004      	str	r0, [sp, #16]
 800676e:	9b04      	ldr	r3, [sp, #16]
 8006770:	3301      	adds	r3, #1
 8006772:	d1d3      	bne.n	800671c <_vfiprintf_r+0x19c>
 8006774:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006776:	07db      	lsls	r3, r3, #31
 8006778:	d405      	bmi.n	8006786 <_vfiprintf_r+0x206>
 800677a:	89bb      	ldrh	r3, [r7, #12]
 800677c:	059b      	lsls	r3, r3, #22
 800677e:	d402      	bmi.n	8006786 <_vfiprintf_r+0x206>
 8006780:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006782:	f7fe fb89 	bl	8004e98 <__retarget_lock_release_recursive>
 8006786:	89bb      	ldrh	r3, [r7, #12]
 8006788:	065b      	lsls	r3, r3, #25
 800678a:	d500      	bpl.n	800678e <_vfiprintf_r+0x20e>
 800678c:	e71d      	b.n	80065ca <_vfiprintf_r+0x4a>
 800678e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006790:	e71d      	b.n	80065ce <_vfiprintf_r+0x4e>
 8006792:	aa07      	add	r2, sp, #28
 8006794:	9200      	str	r2, [sp, #0]
 8006796:	0021      	movs	r1, r4
 8006798:	003a      	movs	r2, r7
 800679a:	4b06      	ldr	r3, [pc, #24]	; (80067b4 <_vfiprintf_r+0x234>)
 800679c:	9803      	ldr	r0, [sp, #12]
 800679e:	f7fe f8c5 	bl	800492c <_printf_i>
 80067a2:	e7e3      	b.n	800676c <_vfiprintf_r+0x1ec>
 80067a4:	0800700c 	.word	0x0800700c
 80067a8:	08007012 	.word	0x08007012
 80067ac:	08007016 	.word	0x08007016
 80067b0:	080043a1 	.word	0x080043a1
 80067b4:	0800655b 	.word	0x0800655b

080067b8 <__sflush_r>:
 80067b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067ba:	898b      	ldrh	r3, [r1, #12]
 80067bc:	0005      	movs	r5, r0
 80067be:	000c      	movs	r4, r1
 80067c0:	071a      	lsls	r2, r3, #28
 80067c2:	d45c      	bmi.n	800687e <__sflush_r+0xc6>
 80067c4:	684a      	ldr	r2, [r1, #4]
 80067c6:	2a00      	cmp	r2, #0
 80067c8:	dc04      	bgt.n	80067d4 <__sflush_r+0x1c>
 80067ca:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80067cc:	2a00      	cmp	r2, #0
 80067ce:	dc01      	bgt.n	80067d4 <__sflush_r+0x1c>
 80067d0:	2000      	movs	r0, #0
 80067d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80067d4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80067d6:	2f00      	cmp	r7, #0
 80067d8:	d0fa      	beq.n	80067d0 <__sflush_r+0x18>
 80067da:	2200      	movs	r2, #0
 80067dc:	2080      	movs	r0, #128	; 0x80
 80067de:	682e      	ldr	r6, [r5, #0]
 80067e0:	602a      	str	r2, [r5, #0]
 80067e2:	001a      	movs	r2, r3
 80067e4:	0140      	lsls	r0, r0, #5
 80067e6:	6a21      	ldr	r1, [r4, #32]
 80067e8:	4002      	ands	r2, r0
 80067ea:	4203      	tst	r3, r0
 80067ec:	d034      	beq.n	8006858 <__sflush_r+0xa0>
 80067ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067f0:	89a3      	ldrh	r3, [r4, #12]
 80067f2:	075b      	lsls	r3, r3, #29
 80067f4:	d506      	bpl.n	8006804 <__sflush_r+0x4c>
 80067f6:	6863      	ldr	r3, [r4, #4]
 80067f8:	1ac0      	subs	r0, r0, r3
 80067fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d001      	beq.n	8006804 <__sflush_r+0x4c>
 8006800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006802:	1ac0      	subs	r0, r0, r3
 8006804:	0002      	movs	r2, r0
 8006806:	2300      	movs	r3, #0
 8006808:	0028      	movs	r0, r5
 800680a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800680c:	6a21      	ldr	r1, [r4, #32]
 800680e:	47b8      	blx	r7
 8006810:	89a2      	ldrh	r2, [r4, #12]
 8006812:	1c43      	adds	r3, r0, #1
 8006814:	d106      	bne.n	8006824 <__sflush_r+0x6c>
 8006816:	6829      	ldr	r1, [r5, #0]
 8006818:	291d      	cmp	r1, #29
 800681a:	d82c      	bhi.n	8006876 <__sflush_r+0xbe>
 800681c:	4b2a      	ldr	r3, [pc, #168]	; (80068c8 <__sflush_r+0x110>)
 800681e:	410b      	asrs	r3, r1
 8006820:	07db      	lsls	r3, r3, #31
 8006822:	d428      	bmi.n	8006876 <__sflush_r+0xbe>
 8006824:	2300      	movs	r3, #0
 8006826:	6063      	str	r3, [r4, #4]
 8006828:	6923      	ldr	r3, [r4, #16]
 800682a:	6023      	str	r3, [r4, #0]
 800682c:	04d2      	lsls	r2, r2, #19
 800682e:	d505      	bpl.n	800683c <__sflush_r+0x84>
 8006830:	1c43      	adds	r3, r0, #1
 8006832:	d102      	bne.n	800683a <__sflush_r+0x82>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d100      	bne.n	800683c <__sflush_r+0x84>
 800683a:	6560      	str	r0, [r4, #84]	; 0x54
 800683c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800683e:	602e      	str	r6, [r5, #0]
 8006840:	2900      	cmp	r1, #0
 8006842:	d0c5      	beq.n	80067d0 <__sflush_r+0x18>
 8006844:	0023      	movs	r3, r4
 8006846:	3344      	adds	r3, #68	; 0x44
 8006848:	4299      	cmp	r1, r3
 800684a:	d002      	beq.n	8006852 <__sflush_r+0x9a>
 800684c:	0028      	movs	r0, r5
 800684e:	f7ff f9cd 	bl	8005bec <_free_r>
 8006852:	2000      	movs	r0, #0
 8006854:	6360      	str	r0, [r4, #52]	; 0x34
 8006856:	e7bc      	b.n	80067d2 <__sflush_r+0x1a>
 8006858:	2301      	movs	r3, #1
 800685a:	0028      	movs	r0, r5
 800685c:	47b8      	blx	r7
 800685e:	1c43      	adds	r3, r0, #1
 8006860:	d1c6      	bne.n	80067f0 <__sflush_r+0x38>
 8006862:	682b      	ldr	r3, [r5, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0c3      	beq.n	80067f0 <__sflush_r+0x38>
 8006868:	2b1d      	cmp	r3, #29
 800686a:	d001      	beq.n	8006870 <__sflush_r+0xb8>
 800686c:	2b16      	cmp	r3, #22
 800686e:	d101      	bne.n	8006874 <__sflush_r+0xbc>
 8006870:	602e      	str	r6, [r5, #0]
 8006872:	e7ad      	b.n	80067d0 <__sflush_r+0x18>
 8006874:	89a2      	ldrh	r2, [r4, #12]
 8006876:	2340      	movs	r3, #64	; 0x40
 8006878:	4313      	orrs	r3, r2
 800687a:	81a3      	strh	r3, [r4, #12]
 800687c:	e7a9      	b.n	80067d2 <__sflush_r+0x1a>
 800687e:	690e      	ldr	r6, [r1, #16]
 8006880:	2e00      	cmp	r6, #0
 8006882:	d0a5      	beq.n	80067d0 <__sflush_r+0x18>
 8006884:	680f      	ldr	r7, [r1, #0]
 8006886:	600e      	str	r6, [r1, #0]
 8006888:	1bba      	subs	r2, r7, r6
 800688a:	9201      	str	r2, [sp, #4]
 800688c:	2200      	movs	r2, #0
 800688e:	079b      	lsls	r3, r3, #30
 8006890:	d100      	bne.n	8006894 <__sflush_r+0xdc>
 8006892:	694a      	ldr	r2, [r1, #20]
 8006894:	60a2      	str	r2, [r4, #8]
 8006896:	9b01      	ldr	r3, [sp, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	dd99      	ble.n	80067d0 <__sflush_r+0x18>
 800689c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800689e:	0032      	movs	r2, r6
 80068a0:	001f      	movs	r7, r3
 80068a2:	0028      	movs	r0, r5
 80068a4:	9b01      	ldr	r3, [sp, #4]
 80068a6:	6a21      	ldr	r1, [r4, #32]
 80068a8:	47b8      	blx	r7
 80068aa:	2800      	cmp	r0, #0
 80068ac:	dc06      	bgt.n	80068bc <__sflush_r+0x104>
 80068ae:	2340      	movs	r3, #64	; 0x40
 80068b0:	2001      	movs	r0, #1
 80068b2:	89a2      	ldrh	r2, [r4, #12]
 80068b4:	4240      	negs	r0, r0
 80068b6:	4313      	orrs	r3, r2
 80068b8:	81a3      	strh	r3, [r4, #12]
 80068ba:	e78a      	b.n	80067d2 <__sflush_r+0x1a>
 80068bc:	9b01      	ldr	r3, [sp, #4]
 80068be:	1836      	adds	r6, r6, r0
 80068c0:	1a1b      	subs	r3, r3, r0
 80068c2:	9301      	str	r3, [sp, #4]
 80068c4:	e7e7      	b.n	8006896 <__sflush_r+0xde>
 80068c6:	46c0      	nop			; (mov r8, r8)
 80068c8:	dfbffffe 	.word	0xdfbffffe

080068cc <_fflush_r>:
 80068cc:	690b      	ldr	r3, [r1, #16]
 80068ce:	b570      	push	{r4, r5, r6, lr}
 80068d0:	0005      	movs	r5, r0
 80068d2:	000c      	movs	r4, r1
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d102      	bne.n	80068de <_fflush_r+0x12>
 80068d8:	2500      	movs	r5, #0
 80068da:	0028      	movs	r0, r5
 80068dc:	bd70      	pop	{r4, r5, r6, pc}
 80068de:	2800      	cmp	r0, #0
 80068e0:	d004      	beq.n	80068ec <_fflush_r+0x20>
 80068e2:	6a03      	ldr	r3, [r0, #32]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d101      	bne.n	80068ec <_fflush_r+0x20>
 80068e8:	f7fe f9c0 	bl	8004c6c <__sinit>
 80068ec:	220c      	movs	r2, #12
 80068ee:	5ea3      	ldrsh	r3, [r4, r2]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d0f1      	beq.n	80068d8 <_fflush_r+0xc>
 80068f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80068f6:	07d2      	lsls	r2, r2, #31
 80068f8:	d404      	bmi.n	8006904 <_fflush_r+0x38>
 80068fa:	059b      	lsls	r3, r3, #22
 80068fc:	d402      	bmi.n	8006904 <_fflush_r+0x38>
 80068fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006900:	f7fe fac9 	bl	8004e96 <__retarget_lock_acquire_recursive>
 8006904:	0028      	movs	r0, r5
 8006906:	0021      	movs	r1, r4
 8006908:	f7ff ff56 	bl	80067b8 <__sflush_r>
 800690c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800690e:	0005      	movs	r5, r0
 8006910:	07db      	lsls	r3, r3, #31
 8006912:	d4e2      	bmi.n	80068da <_fflush_r+0xe>
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	059b      	lsls	r3, r3, #22
 8006918:	d4df      	bmi.n	80068da <_fflush_r+0xe>
 800691a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800691c:	f7fe fabc 	bl	8004e98 <__retarget_lock_release_recursive>
 8006920:	e7db      	b.n	80068da <_fflush_r+0xe>

08006922 <__swbuf_r>:
 8006922:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006924:	0006      	movs	r6, r0
 8006926:	000d      	movs	r5, r1
 8006928:	0014      	movs	r4, r2
 800692a:	2800      	cmp	r0, #0
 800692c:	d004      	beq.n	8006938 <__swbuf_r+0x16>
 800692e:	6a03      	ldr	r3, [r0, #32]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <__swbuf_r+0x16>
 8006934:	f7fe f99a 	bl	8004c6c <__sinit>
 8006938:	69a3      	ldr	r3, [r4, #24]
 800693a:	60a3      	str	r3, [r4, #8]
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	071b      	lsls	r3, r3, #28
 8006940:	d528      	bpl.n	8006994 <__swbuf_r+0x72>
 8006942:	6923      	ldr	r3, [r4, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d025      	beq.n	8006994 <__swbuf_r+0x72>
 8006948:	6923      	ldr	r3, [r4, #16]
 800694a:	6820      	ldr	r0, [r4, #0]
 800694c:	b2ef      	uxtb	r7, r5
 800694e:	1ac0      	subs	r0, r0, r3
 8006950:	6963      	ldr	r3, [r4, #20]
 8006952:	b2ed      	uxtb	r5, r5
 8006954:	4283      	cmp	r3, r0
 8006956:	dc05      	bgt.n	8006964 <__swbuf_r+0x42>
 8006958:	0021      	movs	r1, r4
 800695a:	0030      	movs	r0, r6
 800695c:	f7ff ffb6 	bl	80068cc <_fflush_r>
 8006960:	2800      	cmp	r0, #0
 8006962:	d11d      	bne.n	80069a0 <__swbuf_r+0x7e>
 8006964:	68a3      	ldr	r3, [r4, #8]
 8006966:	3001      	adds	r0, #1
 8006968:	3b01      	subs	r3, #1
 800696a:	60a3      	str	r3, [r4, #8]
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	6022      	str	r2, [r4, #0]
 8006972:	701f      	strb	r7, [r3, #0]
 8006974:	6963      	ldr	r3, [r4, #20]
 8006976:	4283      	cmp	r3, r0
 8006978:	d004      	beq.n	8006984 <__swbuf_r+0x62>
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	07db      	lsls	r3, r3, #31
 800697e:	d507      	bpl.n	8006990 <__swbuf_r+0x6e>
 8006980:	2d0a      	cmp	r5, #10
 8006982:	d105      	bne.n	8006990 <__swbuf_r+0x6e>
 8006984:	0021      	movs	r1, r4
 8006986:	0030      	movs	r0, r6
 8006988:	f7ff ffa0 	bl	80068cc <_fflush_r>
 800698c:	2800      	cmp	r0, #0
 800698e:	d107      	bne.n	80069a0 <__swbuf_r+0x7e>
 8006990:	0028      	movs	r0, r5
 8006992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006994:	0021      	movs	r1, r4
 8006996:	0030      	movs	r0, r6
 8006998:	f000 f806 	bl	80069a8 <__swsetup_r>
 800699c:	2800      	cmp	r0, #0
 800699e:	d0d3      	beq.n	8006948 <__swbuf_r+0x26>
 80069a0:	2501      	movs	r5, #1
 80069a2:	426d      	negs	r5, r5
 80069a4:	e7f4      	b.n	8006990 <__swbuf_r+0x6e>
	...

080069a8 <__swsetup_r>:
 80069a8:	4b30      	ldr	r3, [pc, #192]	; (8006a6c <__swsetup_r+0xc4>)
 80069aa:	b570      	push	{r4, r5, r6, lr}
 80069ac:	0005      	movs	r5, r0
 80069ae:	6818      	ldr	r0, [r3, #0]
 80069b0:	000c      	movs	r4, r1
 80069b2:	2800      	cmp	r0, #0
 80069b4:	d004      	beq.n	80069c0 <__swsetup_r+0x18>
 80069b6:	6a03      	ldr	r3, [r0, #32]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d101      	bne.n	80069c0 <__swsetup_r+0x18>
 80069bc:	f7fe f956 	bl	8004c6c <__sinit>
 80069c0:	230c      	movs	r3, #12
 80069c2:	5ee2      	ldrsh	r2, [r4, r3]
 80069c4:	b293      	uxth	r3, r2
 80069c6:	0711      	lsls	r1, r2, #28
 80069c8:	d423      	bmi.n	8006a12 <__swsetup_r+0x6a>
 80069ca:	06d9      	lsls	r1, r3, #27
 80069cc:	d407      	bmi.n	80069de <__swsetup_r+0x36>
 80069ce:	2309      	movs	r3, #9
 80069d0:	2001      	movs	r0, #1
 80069d2:	602b      	str	r3, [r5, #0]
 80069d4:	3337      	adds	r3, #55	; 0x37
 80069d6:	4313      	orrs	r3, r2
 80069d8:	81a3      	strh	r3, [r4, #12]
 80069da:	4240      	negs	r0, r0
 80069dc:	bd70      	pop	{r4, r5, r6, pc}
 80069de:	075b      	lsls	r3, r3, #29
 80069e0:	d513      	bpl.n	8006a0a <__swsetup_r+0x62>
 80069e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069e4:	2900      	cmp	r1, #0
 80069e6:	d008      	beq.n	80069fa <__swsetup_r+0x52>
 80069e8:	0023      	movs	r3, r4
 80069ea:	3344      	adds	r3, #68	; 0x44
 80069ec:	4299      	cmp	r1, r3
 80069ee:	d002      	beq.n	80069f6 <__swsetup_r+0x4e>
 80069f0:	0028      	movs	r0, r5
 80069f2:	f7ff f8fb 	bl	8005bec <_free_r>
 80069f6:	2300      	movs	r3, #0
 80069f8:	6363      	str	r3, [r4, #52]	; 0x34
 80069fa:	2224      	movs	r2, #36	; 0x24
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	4393      	bics	r3, r2
 8006a00:	81a3      	strh	r3, [r4, #12]
 8006a02:	2300      	movs	r3, #0
 8006a04:	6063      	str	r3, [r4, #4]
 8006a06:	6923      	ldr	r3, [r4, #16]
 8006a08:	6023      	str	r3, [r4, #0]
 8006a0a:	2308      	movs	r3, #8
 8006a0c:	89a2      	ldrh	r2, [r4, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	81a3      	strh	r3, [r4, #12]
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d10b      	bne.n	8006a30 <__swsetup_r+0x88>
 8006a18:	21a0      	movs	r1, #160	; 0xa0
 8006a1a:	2280      	movs	r2, #128	; 0x80
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	0089      	lsls	r1, r1, #2
 8006a20:	0092      	lsls	r2, r2, #2
 8006a22:	400b      	ands	r3, r1
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <__swsetup_r+0x88>
 8006a28:	0021      	movs	r1, r4
 8006a2a:	0028      	movs	r0, r5
 8006a2c:	f000 f8de 	bl	8006bec <__smakebuf_r>
 8006a30:	220c      	movs	r2, #12
 8006a32:	5ea3      	ldrsh	r3, [r4, r2]
 8006a34:	2001      	movs	r0, #1
 8006a36:	001a      	movs	r2, r3
 8006a38:	b299      	uxth	r1, r3
 8006a3a:	4002      	ands	r2, r0
 8006a3c:	4203      	tst	r3, r0
 8006a3e:	d00f      	beq.n	8006a60 <__swsetup_r+0xb8>
 8006a40:	2200      	movs	r2, #0
 8006a42:	60a2      	str	r2, [r4, #8]
 8006a44:	6962      	ldr	r2, [r4, #20]
 8006a46:	4252      	negs	r2, r2
 8006a48:	61a2      	str	r2, [r4, #24]
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	6922      	ldr	r2, [r4, #16]
 8006a4e:	4282      	cmp	r2, r0
 8006a50:	d1c4      	bne.n	80069dc <__swsetup_r+0x34>
 8006a52:	0609      	lsls	r1, r1, #24
 8006a54:	d5c2      	bpl.n	80069dc <__swsetup_r+0x34>
 8006a56:	2240      	movs	r2, #64	; 0x40
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	81a3      	strh	r3, [r4, #12]
 8006a5c:	3801      	subs	r0, #1
 8006a5e:	e7bd      	b.n	80069dc <__swsetup_r+0x34>
 8006a60:	0788      	lsls	r0, r1, #30
 8006a62:	d400      	bmi.n	8006a66 <__swsetup_r+0xbe>
 8006a64:	6962      	ldr	r2, [r4, #20]
 8006a66:	60a2      	str	r2, [r4, #8]
 8006a68:	e7ef      	b.n	8006a4a <__swsetup_r+0xa2>
 8006a6a:	46c0      	nop			; (mov r8, r8)
 8006a6c:	20000064 	.word	0x20000064

08006a70 <_sbrk_r>:
 8006a70:	2300      	movs	r3, #0
 8006a72:	b570      	push	{r4, r5, r6, lr}
 8006a74:	4d06      	ldr	r5, [pc, #24]	; (8006a90 <_sbrk_r+0x20>)
 8006a76:	0004      	movs	r4, r0
 8006a78:	0008      	movs	r0, r1
 8006a7a:	602b      	str	r3, [r5, #0]
 8006a7c:	f7fb fe5c 	bl	8002738 <_sbrk>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d103      	bne.n	8006a8c <_sbrk_r+0x1c>
 8006a84:	682b      	ldr	r3, [r5, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d000      	beq.n	8006a8c <_sbrk_r+0x1c>
 8006a8a:	6023      	str	r3, [r4, #0]
 8006a8c:	bd70      	pop	{r4, r5, r6, pc}
 8006a8e:	46c0      	nop			; (mov r8, r8)
 8006a90:	20000424 	.word	0x20000424

08006a94 <memcpy>:
 8006a94:	2300      	movs	r3, #0
 8006a96:	b510      	push	{r4, lr}
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d100      	bne.n	8006a9e <memcpy+0xa>
 8006a9c:	bd10      	pop	{r4, pc}
 8006a9e:	5ccc      	ldrb	r4, [r1, r3]
 8006aa0:	54c4      	strb	r4, [r0, r3]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	e7f8      	b.n	8006a98 <memcpy+0x4>
	...

08006aa8 <__assert_func>:
 8006aa8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8006aaa:	0014      	movs	r4, r2
 8006aac:	001a      	movs	r2, r3
 8006aae:	4b09      	ldr	r3, [pc, #36]	; (8006ad4 <__assert_func+0x2c>)
 8006ab0:	0005      	movs	r5, r0
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	000e      	movs	r6, r1
 8006ab6:	68d8      	ldr	r0, [r3, #12]
 8006ab8:	4b07      	ldr	r3, [pc, #28]	; (8006ad8 <__assert_func+0x30>)
 8006aba:	2c00      	cmp	r4, #0
 8006abc:	d101      	bne.n	8006ac2 <__assert_func+0x1a>
 8006abe:	4b07      	ldr	r3, [pc, #28]	; (8006adc <__assert_func+0x34>)
 8006ac0:	001c      	movs	r4, r3
 8006ac2:	4907      	ldr	r1, [pc, #28]	; (8006ae0 <__assert_func+0x38>)
 8006ac4:	9301      	str	r3, [sp, #4]
 8006ac6:	9402      	str	r4, [sp, #8]
 8006ac8:	002b      	movs	r3, r5
 8006aca:	9600      	str	r6, [sp, #0]
 8006acc:	f000 f856 	bl	8006b7c <fiprintf>
 8006ad0:	f000 f8ee 	bl	8006cb0 <abort>
 8006ad4:	20000064 	.word	0x20000064
 8006ad8:	08007027 	.word	0x08007027
 8006adc:	08007062 	.word	0x08007062
 8006ae0:	08007034 	.word	0x08007034

08006ae4 <_calloc_r>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	0c0b      	lsrs	r3, r1, #16
 8006ae8:	0c15      	lsrs	r5, r2, #16
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d11e      	bne.n	8006b2c <_calloc_r+0x48>
 8006aee:	2d00      	cmp	r5, #0
 8006af0:	d10c      	bne.n	8006b0c <_calloc_r+0x28>
 8006af2:	b289      	uxth	r1, r1
 8006af4:	b294      	uxth	r4, r2
 8006af6:	434c      	muls	r4, r1
 8006af8:	0021      	movs	r1, r4
 8006afa:	f7ff f8ed 	bl	8005cd8 <_malloc_r>
 8006afe:	1e05      	subs	r5, r0, #0
 8006b00:	d01b      	beq.n	8006b3a <_calloc_r+0x56>
 8006b02:	0022      	movs	r2, r4
 8006b04:	2100      	movs	r1, #0
 8006b06:	f7fe f941 	bl	8004d8c <memset>
 8006b0a:	e016      	b.n	8006b3a <_calloc_r+0x56>
 8006b0c:	1c2b      	adds	r3, r5, #0
 8006b0e:	1c0c      	adds	r4, r1, #0
 8006b10:	b289      	uxth	r1, r1
 8006b12:	b292      	uxth	r2, r2
 8006b14:	434a      	muls	r2, r1
 8006b16:	b2a1      	uxth	r1, r4
 8006b18:	b29c      	uxth	r4, r3
 8006b1a:	434c      	muls	r4, r1
 8006b1c:	0c13      	lsrs	r3, r2, #16
 8006b1e:	18e4      	adds	r4, r4, r3
 8006b20:	0c23      	lsrs	r3, r4, #16
 8006b22:	d107      	bne.n	8006b34 <_calloc_r+0x50>
 8006b24:	0424      	lsls	r4, r4, #16
 8006b26:	b292      	uxth	r2, r2
 8006b28:	4314      	orrs	r4, r2
 8006b2a:	e7e5      	b.n	8006af8 <_calloc_r+0x14>
 8006b2c:	2d00      	cmp	r5, #0
 8006b2e:	d101      	bne.n	8006b34 <_calloc_r+0x50>
 8006b30:	1c14      	adds	r4, r2, #0
 8006b32:	e7ed      	b.n	8006b10 <_calloc_r+0x2c>
 8006b34:	230c      	movs	r3, #12
 8006b36:	2500      	movs	r5, #0
 8006b38:	6003      	str	r3, [r0, #0]
 8006b3a:	0028      	movs	r0, r5
 8006b3c:	bd70      	pop	{r4, r5, r6, pc}

08006b3e <__ascii_mbtowc>:
 8006b3e:	b082      	sub	sp, #8
 8006b40:	2900      	cmp	r1, #0
 8006b42:	d100      	bne.n	8006b46 <__ascii_mbtowc+0x8>
 8006b44:	a901      	add	r1, sp, #4
 8006b46:	1e10      	subs	r0, r2, #0
 8006b48:	d006      	beq.n	8006b58 <__ascii_mbtowc+0x1a>
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d006      	beq.n	8006b5c <__ascii_mbtowc+0x1e>
 8006b4e:	7813      	ldrb	r3, [r2, #0]
 8006b50:	600b      	str	r3, [r1, #0]
 8006b52:	7810      	ldrb	r0, [r2, #0]
 8006b54:	1e43      	subs	r3, r0, #1
 8006b56:	4198      	sbcs	r0, r3
 8006b58:	b002      	add	sp, #8
 8006b5a:	4770      	bx	lr
 8006b5c:	2002      	movs	r0, #2
 8006b5e:	4240      	negs	r0, r0
 8006b60:	e7fa      	b.n	8006b58 <__ascii_mbtowc+0x1a>

08006b62 <__ascii_wctomb>:
 8006b62:	0003      	movs	r3, r0
 8006b64:	1e08      	subs	r0, r1, #0
 8006b66:	d005      	beq.n	8006b74 <__ascii_wctomb+0x12>
 8006b68:	2aff      	cmp	r2, #255	; 0xff
 8006b6a:	d904      	bls.n	8006b76 <__ascii_wctomb+0x14>
 8006b6c:	228a      	movs	r2, #138	; 0x8a
 8006b6e:	2001      	movs	r0, #1
 8006b70:	601a      	str	r2, [r3, #0]
 8006b72:	4240      	negs	r0, r0
 8006b74:	4770      	bx	lr
 8006b76:	2001      	movs	r0, #1
 8006b78:	700a      	strb	r2, [r1, #0]
 8006b7a:	e7fb      	b.n	8006b74 <__ascii_wctomb+0x12>

08006b7c <fiprintf>:
 8006b7c:	b40e      	push	{r1, r2, r3}
 8006b7e:	b517      	push	{r0, r1, r2, r4, lr}
 8006b80:	4c05      	ldr	r4, [pc, #20]	; (8006b98 <fiprintf+0x1c>)
 8006b82:	ab05      	add	r3, sp, #20
 8006b84:	cb04      	ldmia	r3!, {r2}
 8006b86:	0001      	movs	r1, r0
 8006b88:	6820      	ldr	r0, [r4, #0]
 8006b8a:	9301      	str	r3, [sp, #4]
 8006b8c:	f7ff fcf8 	bl	8006580 <_vfiprintf_r>
 8006b90:	bc1e      	pop	{r1, r2, r3, r4}
 8006b92:	bc08      	pop	{r3}
 8006b94:	b003      	add	sp, #12
 8006b96:	4718      	bx	r3
 8006b98:	20000064 	.word	0x20000064

08006b9c <__swhatbuf_r>:
 8006b9c:	b570      	push	{r4, r5, r6, lr}
 8006b9e:	000e      	movs	r6, r1
 8006ba0:	001d      	movs	r5, r3
 8006ba2:	230e      	movs	r3, #14
 8006ba4:	5ec9      	ldrsh	r1, [r1, r3]
 8006ba6:	0014      	movs	r4, r2
 8006ba8:	b096      	sub	sp, #88	; 0x58
 8006baa:	2900      	cmp	r1, #0
 8006bac:	da0c      	bge.n	8006bc8 <__swhatbuf_r+0x2c>
 8006bae:	89b2      	ldrh	r2, [r6, #12]
 8006bb0:	2380      	movs	r3, #128	; 0x80
 8006bb2:	0011      	movs	r1, r2
 8006bb4:	4019      	ands	r1, r3
 8006bb6:	421a      	tst	r2, r3
 8006bb8:	d013      	beq.n	8006be2 <__swhatbuf_r+0x46>
 8006bba:	2100      	movs	r1, #0
 8006bbc:	3b40      	subs	r3, #64	; 0x40
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	6029      	str	r1, [r5, #0]
 8006bc2:	6023      	str	r3, [r4, #0]
 8006bc4:	b016      	add	sp, #88	; 0x58
 8006bc6:	bd70      	pop	{r4, r5, r6, pc}
 8006bc8:	466a      	mov	r2, sp
 8006bca:	f000 f84d 	bl	8006c68 <_fstat_r>
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	dbed      	blt.n	8006bae <__swhatbuf_r+0x12>
 8006bd2:	23f0      	movs	r3, #240	; 0xf0
 8006bd4:	9901      	ldr	r1, [sp, #4]
 8006bd6:	021b      	lsls	r3, r3, #8
 8006bd8:	4019      	ands	r1, r3
 8006bda:	4b03      	ldr	r3, [pc, #12]	; (8006be8 <__swhatbuf_r+0x4c>)
 8006bdc:	18c9      	adds	r1, r1, r3
 8006bde:	424b      	negs	r3, r1
 8006be0:	4159      	adcs	r1, r3
 8006be2:	2380      	movs	r3, #128	; 0x80
 8006be4:	00db      	lsls	r3, r3, #3
 8006be6:	e7ea      	b.n	8006bbe <__swhatbuf_r+0x22>
 8006be8:	ffffe000 	.word	0xffffe000

08006bec <__smakebuf_r>:
 8006bec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bee:	2602      	movs	r6, #2
 8006bf0:	898b      	ldrh	r3, [r1, #12]
 8006bf2:	0005      	movs	r5, r0
 8006bf4:	000c      	movs	r4, r1
 8006bf6:	4233      	tst	r3, r6
 8006bf8:	d006      	beq.n	8006c08 <__smakebuf_r+0x1c>
 8006bfa:	0023      	movs	r3, r4
 8006bfc:	3347      	adds	r3, #71	; 0x47
 8006bfe:	6023      	str	r3, [r4, #0]
 8006c00:	6123      	str	r3, [r4, #16]
 8006c02:	2301      	movs	r3, #1
 8006c04:	6163      	str	r3, [r4, #20]
 8006c06:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006c08:	466a      	mov	r2, sp
 8006c0a:	ab01      	add	r3, sp, #4
 8006c0c:	f7ff ffc6 	bl	8006b9c <__swhatbuf_r>
 8006c10:	9900      	ldr	r1, [sp, #0]
 8006c12:	0007      	movs	r7, r0
 8006c14:	0028      	movs	r0, r5
 8006c16:	f7ff f85f 	bl	8005cd8 <_malloc_r>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d108      	bne.n	8006c30 <__smakebuf_r+0x44>
 8006c1e:	220c      	movs	r2, #12
 8006c20:	5ea3      	ldrsh	r3, [r4, r2]
 8006c22:	059a      	lsls	r2, r3, #22
 8006c24:	d4ef      	bmi.n	8006c06 <__smakebuf_r+0x1a>
 8006c26:	2203      	movs	r2, #3
 8006c28:	4393      	bics	r3, r2
 8006c2a:	431e      	orrs	r6, r3
 8006c2c:	81a6      	strh	r6, [r4, #12]
 8006c2e:	e7e4      	b.n	8006bfa <__smakebuf_r+0xe>
 8006c30:	2380      	movs	r3, #128	; 0x80
 8006c32:	89a2      	ldrh	r2, [r4, #12]
 8006c34:	6020      	str	r0, [r4, #0]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	81a3      	strh	r3, [r4, #12]
 8006c3a:	9b00      	ldr	r3, [sp, #0]
 8006c3c:	6120      	str	r0, [r4, #16]
 8006c3e:	6163      	str	r3, [r4, #20]
 8006c40:	9b01      	ldr	r3, [sp, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00c      	beq.n	8006c60 <__smakebuf_r+0x74>
 8006c46:	0028      	movs	r0, r5
 8006c48:	230e      	movs	r3, #14
 8006c4a:	5ee1      	ldrsh	r1, [r4, r3]
 8006c4c:	f000 f81e 	bl	8006c8c <_isatty_r>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d005      	beq.n	8006c60 <__smakebuf_r+0x74>
 8006c54:	2303      	movs	r3, #3
 8006c56:	89a2      	ldrh	r2, [r4, #12]
 8006c58:	439a      	bics	r2, r3
 8006c5a:	3b02      	subs	r3, #2
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	81a3      	strh	r3, [r4, #12]
 8006c60:	89a3      	ldrh	r3, [r4, #12]
 8006c62:	433b      	orrs	r3, r7
 8006c64:	81a3      	strh	r3, [r4, #12]
 8006c66:	e7ce      	b.n	8006c06 <__smakebuf_r+0x1a>

08006c68 <_fstat_r>:
 8006c68:	2300      	movs	r3, #0
 8006c6a:	b570      	push	{r4, r5, r6, lr}
 8006c6c:	4d06      	ldr	r5, [pc, #24]	; (8006c88 <_fstat_r+0x20>)
 8006c6e:	0004      	movs	r4, r0
 8006c70:	0008      	movs	r0, r1
 8006c72:	0011      	movs	r1, r2
 8006c74:	602b      	str	r3, [r5, #0]
 8006c76:	f7fb fd3d 	bl	80026f4 <_fstat>
 8006c7a:	1c43      	adds	r3, r0, #1
 8006c7c:	d103      	bne.n	8006c86 <_fstat_r+0x1e>
 8006c7e:	682b      	ldr	r3, [r5, #0]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d000      	beq.n	8006c86 <_fstat_r+0x1e>
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	20000424 	.word	0x20000424

08006c8c <_isatty_r>:
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	b570      	push	{r4, r5, r6, lr}
 8006c90:	4d06      	ldr	r5, [pc, #24]	; (8006cac <_isatty_r+0x20>)
 8006c92:	0004      	movs	r4, r0
 8006c94:	0008      	movs	r0, r1
 8006c96:	602b      	str	r3, [r5, #0]
 8006c98:	f7fb fd3a 	bl	8002710 <_isatty>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d103      	bne.n	8006ca8 <_isatty_r+0x1c>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d000      	beq.n	8006ca8 <_isatty_r+0x1c>
 8006ca6:	6023      	str	r3, [r4, #0]
 8006ca8:	bd70      	pop	{r4, r5, r6, pc}
 8006caa:	46c0      	nop			; (mov r8, r8)
 8006cac:	20000424 	.word	0x20000424

08006cb0 <abort>:
 8006cb0:	2006      	movs	r0, #6
 8006cb2:	b510      	push	{r4, lr}
 8006cb4:	f000 f82e 	bl	8006d14 <raise>
 8006cb8:	2001      	movs	r0, #1
 8006cba:	f7fb fccc 	bl	8002656 <_exit>

08006cbe <_raise_r>:
 8006cbe:	b570      	push	{r4, r5, r6, lr}
 8006cc0:	0004      	movs	r4, r0
 8006cc2:	000d      	movs	r5, r1
 8006cc4:	291f      	cmp	r1, #31
 8006cc6:	d904      	bls.n	8006cd2 <_raise_r+0x14>
 8006cc8:	2316      	movs	r3, #22
 8006cca:	6003      	str	r3, [r0, #0]
 8006ccc:	2001      	movs	r0, #1
 8006cce:	4240      	negs	r0, r0
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
 8006cd2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d004      	beq.n	8006ce2 <_raise_r+0x24>
 8006cd8:	008a      	lsls	r2, r1, #2
 8006cda:	189b      	adds	r3, r3, r2
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	2a00      	cmp	r2, #0
 8006ce0:	d108      	bne.n	8006cf4 <_raise_r+0x36>
 8006ce2:	0020      	movs	r0, r4
 8006ce4:	f000 f832 	bl	8006d4c <_getpid_r>
 8006ce8:	002a      	movs	r2, r5
 8006cea:	0001      	movs	r1, r0
 8006cec:	0020      	movs	r0, r4
 8006cee:	f000 f81b 	bl	8006d28 <_kill_r>
 8006cf2:	e7ed      	b.n	8006cd0 <_raise_r+0x12>
 8006cf4:	2000      	movs	r0, #0
 8006cf6:	2a01      	cmp	r2, #1
 8006cf8:	d0ea      	beq.n	8006cd0 <_raise_r+0x12>
 8006cfa:	1c51      	adds	r1, r2, #1
 8006cfc:	d103      	bne.n	8006d06 <_raise_r+0x48>
 8006cfe:	2316      	movs	r3, #22
 8006d00:	3001      	adds	r0, #1
 8006d02:	6023      	str	r3, [r4, #0]
 8006d04:	e7e4      	b.n	8006cd0 <_raise_r+0x12>
 8006d06:	2400      	movs	r4, #0
 8006d08:	0028      	movs	r0, r5
 8006d0a:	601c      	str	r4, [r3, #0]
 8006d0c:	4790      	blx	r2
 8006d0e:	0020      	movs	r0, r4
 8006d10:	e7de      	b.n	8006cd0 <_raise_r+0x12>
	...

08006d14 <raise>:
 8006d14:	b510      	push	{r4, lr}
 8006d16:	4b03      	ldr	r3, [pc, #12]	; (8006d24 <raise+0x10>)
 8006d18:	0001      	movs	r1, r0
 8006d1a:	6818      	ldr	r0, [r3, #0]
 8006d1c:	f7ff ffcf 	bl	8006cbe <_raise_r>
 8006d20:	bd10      	pop	{r4, pc}
 8006d22:	46c0      	nop			; (mov r8, r8)
 8006d24:	20000064 	.word	0x20000064

08006d28 <_kill_r>:
 8006d28:	2300      	movs	r3, #0
 8006d2a:	b570      	push	{r4, r5, r6, lr}
 8006d2c:	4d06      	ldr	r5, [pc, #24]	; (8006d48 <_kill_r+0x20>)
 8006d2e:	0004      	movs	r4, r0
 8006d30:	0008      	movs	r0, r1
 8006d32:	0011      	movs	r1, r2
 8006d34:	602b      	str	r3, [r5, #0]
 8006d36:	f7fb fc7e 	bl	8002636 <_kill>
 8006d3a:	1c43      	adds	r3, r0, #1
 8006d3c:	d103      	bne.n	8006d46 <_kill_r+0x1e>
 8006d3e:	682b      	ldr	r3, [r5, #0]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d000      	beq.n	8006d46 <_kill_r+0x1e>
 8006d44:	6023      	str	r3, [r4, #0]
 8006d46:	bd70      	pop	{r4, r5, r6, pc}
 8006d48:	20000424 	.word	0x20000424

08006d4c <_getpid_r>:
 8006d4c:	b510      	push	{r4, lr}
 8006d4e:	f7fb fc6c 	bl	800262a <_getpid>
 8006d52:	bd10      	pop	{r4, pc}

08006d54 <_init>:
 8006d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d56:	46c0      	nop			; (mov r8, r8)
 8006d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d5a:	bc08      	pop	{r3}
 8006d5c:	469e      	mov	lr, r3
 8006d5e:	4770      	bx	lr

08006d60 <_fini>:
 8006d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d62:	46c0      	nop			; (mov r8, r8)
 8006d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d66:	bc08      	pop	{r3}
 8006d68:	469e      	mov	lr, r3
 8006d6a:	4770      	bx	lr
