
*** Running vivado
    with args -log u96v2_sbc_mp4d_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source u96v2_sbc_mp4d_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source u96v2_sbc_mp4d_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/MPSoC4Drones/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' generated file not found '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' generated file not found '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/c9f0/hdl/axi_bram_ctrl_v4_1_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' generated file not found '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' generated file not found '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/2985/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
Command: synth_design -top u96v2_sbc_mp4d_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 409921
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2734.363 ; gain = 29.906 ; free physical = 160 ; free virtual = 18022
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_wrapper' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:14' bound to instance 'u96v2_sbc_mp4d_i' of component 'u96v2_sbc_mp4d' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:420]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:463]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_axi_smc_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'u96v2_sbc_mp4d_axi_smc_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:483]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_axi_smc_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_axi_smc_0_stub.vhdl:132]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:607]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_rst_ps8_0_100M_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_0_1' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_1/synth/u96v2_sbc_mp4d_xlconstant_0_1.v:57' bound to instance 'xlconstant_0' of component 'u96v2_sbc_mp4d_xlconstant_0_1' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:620]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_0_1' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_1/synth/u96v2_sbc_mp4d_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_0_1' (2#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_0_1/synth/u96v2_sbc_mp4d_xlconstant_0_1.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_1_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'u96v2_sbc_mp4d_xlconstant_1_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:624]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_1_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 4'b1111 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (2#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_1_0' (3#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_1_0/synth/u96v2_sbc_mp4d_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_2_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_2_0/synth/u96v2_sbc_mp4d_xlconstant_2_0.v:57' bound to instance 'xlconstant_2' of component 'u96v2_sbc_mp4d_xlconstant_2_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:628]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_2_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_2_0/synth/u96v2_sbc_mp4d_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: -1610612736 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (3#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_2_0' (4#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_2_0/synth/u96v2_sbc_mp4d_xlconstant_2_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_xlconstant_3_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_3_0/synth/u96v2_sbc_mp4d_xlconstant_3_0.v:57' bound to instance 'xlconstant_3' of component 'u96v2_sbc_mp4d_xlconstant_3_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:632]
INFO: [Synth 8-6157] synthesizing module 'u96v2_sbc_mp4d_xlconstant_3_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_3_0/synth/u96v2_sbc_mp4d_xlconstant_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 65535 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized2' (4#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'u96v2_sbc_mp4d_xlconstant_3_0' (5#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_xlconstant_3_0/synth/u96v2_sbc_mp4d_xlconstant_3_0.v:57]
INFO: [Synth 8-3491] module 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' declared at '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:636]
INFO: [Synth 8-638] synthesizing module 'u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0' [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/.Xil/Vivado-409914-nicklas-PC/realtime/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_stub.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_mp4d' (6#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/synth/u96v2_sbc_mp4d.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'u96v2_sbc_mp4d_wrapper' (7#1) [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/hdl/u96v2_sbc_mp4d_wrapper.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2780.270 ; gain = 75.812 ; free physical = 942 ; free virtual = 18807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.113 ; gain = 92.656 ; free physical = 936 ; free virtual = 18801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.113 ; gain = 92.656 ; free physical = 936 ; free virtual = 18801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2797.113 ; gain = 0.000 ; free physical = 930 ; free virtual = 18795
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc'
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0/u96v2_sbc_mp4d_axi_smc_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_smc'
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M'
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0/u96v2_sbc_mp4d_rst_ps8_0_100M_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/rst_ps8_0_100M'
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0/u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0'
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0'
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.gen/sources_1/bd/u96v2_sbc_mp4d/ip/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0/u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.srcs/constrs_1/imports/src/u96v2_sbc_mp4d.xdc]
Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.957 ; gain = 0.000 ; free physical = 854 ; free virtual = 18719
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2880.957 ; gain = 0.000 ; free physical = 854 ; free virtual = 18719
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2880.957 ; gain = 176.500 ; free physical = 907 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2880.957 ; gain = 176.500 ; free physical = 907 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u96v2_sbc_mp4d_i/xlconstant_3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2880.957 ; gain = 176.500 ; free physical = 907 ; free virtual = 18772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2880.957 ; gain = 176.500 ; free physical = 911 ; free virtual = 18777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2880.957 ; gain = 176.500 ; free physical = 906 ; free virtual = 18775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3323.371 ; gain = 618.914 ; free physical = 336 ; free virtual = 18209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 3323.371 ; gain = 618.914 ; free physical = 336 ; free virtual = 18209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 3342.402 ; gain = 637.945 ; free physical = 333 ; free virtual = 18207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |u96v2_sbc_mp4d_axi_bram_ctrl_0_0      |         1|
|2     |u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0 |         1|
|3     |u96v2_sbc_mp4d_axi_smc_0              |         1|
|4     |u96v2_sbc_mp4d_rst_ps8_0_100M_0       |         1|
|5     |u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |u96v2_sbc_mp4d_axi_bram_ctrl_0_0_bbox      |     1|
|2     |u96v2_sbc_mp4d_axi_bram_ctrl_0_bram_0_bbox |     1|
|3     |u96v2_sbc_mp4d_axi_smc_0_bbox              |     1|
|4     |u96v2_sbc_mp4d_rst_ps8_0_100M_0_bbox       |     1|
|5     |u96v2_sbc_mp4d_zynq_ultra_ps_e_0_0_bbox    |     1|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.340 ; gain = 643.883 ; free physical = 346 ; free virtual = 18219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 3348.340 ; gain = 560.039 ; free physical = 384 ; free virtual = 18257
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 3348.348 ; gain = 643.883 ; free physical = 384 ; free virtual = 18257
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3348.348 ; gain = 0.000 ; free physical = 377 ; free virtual = 18250
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3375.121 ; gain = 0.000 ; free physical = 410 ; free virtual = 18283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:59 . Memory (MB): peak = 3387.090 ; gain = 1017.031 ; free physical = 542 ; free virtual = 18415
INFO: [Common 17-1381] The checkpoint '/tools/Xilinx/MPSoC4Drones/hdl/projects/u96v2_sbc_mp4d_2020_2/u96v2_sbc_mp4d.runs/synth_1/u96v2_sbc_mp4d_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file u96v2_sbc_mp4d_wrapper_utilization_synth.rpt -pb u96v2_sbc_mp4d_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 14:16:44 2024...
