=====
SETUP
6.433
14.610
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.187
6.813
uCpu/uAlu/n41_s1
7.650
8.200
uCpu/uAlu/n40_s1
8.200
8.257
uCpu/uAlu/n39_s1
8.257
8.820
uCpu/uAlu/aluResult_Z_2_s1
9.625
10.724
uCpu/uAlu/aluResult_Z_2_s0
11.528
12.350
uCpu/uAlu/aluResult_Z_2_s
12.356
13.158
uCpu/uAlu/zeroOut_Z_s
13.578
14.610
uCpu/uDecoder/zeroFlag_s1
14.610
=====
SETUP
6.487
14.557
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.187
6.813
uCpu/uAlu/n41_s1
7.650
8.200
uCpu/uAlu/n40_s1
8.200
8.257
uCpu/uAlu/n39_s1
8.257
8.314
uCpu/uAlu/n38_s1
8.314
8.877
uCpu/uAlu/aluResult_Z_3_s1
9.682
10.714
uCpu/uAlu/aluResult_Z_3_s0
11.518
12.544
uCpu/uAlu/aluResult_Z_3_s
12.963
13.589
uCpu/uAccTemp/accOut_3_s0
14.557
=====
SETUP
6.899
14.145
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.187
6.813
uCpu/uAlu/n41_s1
7.650
8.200
uCpu/uAlu/n40_s1
8.200
8.257
uCpu/uAlu/n39_s1
8.257
8.820
uCpu/uAlu/aluResult_Z_2_s1
9.625
10.724
uCpu/uAlu/aluResult_Z_2_s0
11.528
12.350
uCpu/uAlu/aluResult_Z_2_s
12.356
13.178
uCpu/uAccTemp/accOut_2_s0
14.145
=====
SETUP
7.212
13.832
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.187
6.813
uCpu/uAlu/n41_s1
7.650
8.200
uCpu/uAlu/n40_s1
8.200
8.763
uCpu/uAlu/aluResult_Z_1_s1
9.568
10.390
uCpu/uAlu/aluResult_Z_1_s0
11.194
11.819
uCpu/uAlu/aluResult_Z_1_s
12.238
12.864
uCpu/uAccTemp/accOut_1_s0
13.832
=====
SETUP
7.581
13.462
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_0_s1
6.187
6.813
uCpu/uAlu/n41_s1
7.650
8.351
uCpu/uAlu/aluResult_Z_0_s1
9.138
10.237
uCpu/uAlu/aluResult_Z_0_s0
11.041
11.667
uCpu/uAlu/aluResult_Z_0_s
11.673
12.495
uCpu/uAccTemp/accOut_0_s0
13.462
=====
SETUP
7.689
13.355
21.044
uCpu/uRam/ramMem_ramMem_0_0_s
1.444
4.904
uCpu/aluOpaSrc_3_s1
6.187
7.286
uCpu/uAlu/n38_s1
8.107
8.657
uCpu/uDecoder/n438_s41
9.971
10.597
uCpu/uDecoder/n438_s39
11.428
12.527
uCpu/uDecoder/n438_s36
12.533
13.355
uCpu/uDecoder/carryFlag_s1
13.355
=====
SETUP
8.739
13.174
21.913
uMux/uClkDiv/n51_s4
12.075
13.174
uMux/uClkDiv/count_5_s0
13.174
=====
SETUP
8.739
13.174
21.913
uMux/uClkDiv/n50_s2
12.075
13.174
uMux/uClkDiv/count_6_s0
13.174
=====
SETUP
8.762
13.151
21.913
uMux/uClkDiv/n52_s5
12.052
13.151
uMux/uClkDiv/count_4_s0
13.151
=====
SETUP
8.762
13.151
21.913
uMux/uClkDiv/n49_s5
12.052
13.151
uMux/uClkDiv/count_7_s0
13.151
=====
SETUP
9.212
12.701
21.913
uMux/uClkDiv/n47_s5
12.075
12.701
uMux/uClkDiv/count_9_s0
12.701
=====
SETUP
9.235
12.678
21.913
uMux/uClkDiv/n48_s2
12.052
12.678
uMux/uClkDiv/count_8_s0
12.678
=====
SETUP
10.762
11.181
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_2_s0
2.343
2.801
u_clkDiv1Hz/n52_s3
3.630
4.452
u_clkDiv1Hz/pulse1Hz_s0
5.756
6.578
u_clkDiv1Hz/pulse1Hz_s8
7.878
8.700
u_clkDiv1Hz/n45_s2
10.082
11.181
u_clkDiv1Hz/count_11_s0
11.181
=====
SETUP
10.848
11.065
21.913
uMux/uClkDiv/n56_s4
10.033
11.065
uMux/uClkDiv/count_0_s0
11.065
=====
SETUP
10.848
11.065
21.913
uMux/uClkDiv/n55_s4
10.033
11.065
uMux/uClkDiv/count_1_s0
11.065
=====
SETUP
10.848
11.065
21.913
uMux/uClkDiv/n54_s4
10.033
11.065
uMux/uClkDiv/count_2_s0
11.065
=====
SETUP
10.848
11.065
21.913
uMux/uClkDiv/n53_s2
10.033
11.065
uMux/uClkDiv/count_3_s0
11.065
=====
SETUP
10.848
11.065
21.913
uMux/uClkDiv/n46_s2
10.033
11.065
uMux/uClkDiv/count_10_s0
11.065
=====
SETUP
11.004
10.939
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_13_s0
2.343
2.801
u_clkDiv1Hz/n41_s4
3.617
4.716
u_clkDiv1Hz/n38_s5
5.547
6.646
u_clkDiv1Hz/n38_s3
7.945
8.767
u_clkDiv1Hz/n37_s2
9.907
10.939
u_clkDiv1Hz/count_19_s0
10.939
=====
SETUP
11.004
10.939
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_13_s0
2.343
2.801
u_clkDiv1Hz/n41_s4
3.617
4.716
u_clkDiv1Hz/n38_s5
5.547
6.646
u_clkDiv1Hz/n38_s3
7.945
8.767
u_clkDiv1Hz/n36_s2
9.907
10.939
u_clkDiv1Hz/count_20_s0
10.939
=====
SETUP
11.235
10.708
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_2_s0
2.343
2.801
u_clkDiv1Hz/n52_s3
3.630
4.452
u_clkDiv1Hz/pulse1Hz_s0
5.756
6.578
u_clkDiv1Hz/pulse1Hz_s8
7.878
8.700
u_clkDiv1Hz/n46_s4
10.082
10.708
u_clkDiv1Hz/count_10_s0
10.708
=====
SETUP
11.245
10.698
21.943
clk_ibuf
0.000
0.982
uDebounce/clkDivInst/count_0_s0
2.343
2.801
uDebounce/clkDivInst/n52_s3
4.114
4.936
uDebounce/clkDivInst/n47_s3
5.792
6.824
uDebounce/clkDivInst/n45_s3
7.660
8.692
uDebounce/clkDivInst/n45_s2
9.666
10.698
uDebounce/clkDivInst/count_11_s0
10.698
=====
SETUP
11.263
10.680
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_2_s0
2.343
2.801
u_clkDiv1Hz/n52_s3
3.630
4.452
u_clkDiv1Hz/pulse1Hz_s0
5.756
6.578
u_clkDiv1Hz/pulse1Hz_s8
7.878
8.700
u_toggle1Hz/prevIn_s0
10.680
=====
SETUP
11.280
10.663
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_2_s0
2.343
2.801
u_clkDiv1Hz/n52_s3
3.630
4.452
u_clkDiv1Hz/pulse1Hz_s0
5.756
6.578
u_clkDiv1Hz/pulse1Hz_s8
7.878
8.700
u_clkDiv1Hz/n35_s2
9.564
10.663
u_clkDiv1Hz/count_21_s0
10.663
=====
SETUP
11.285
10.658
21.943
clk_ibuf
0.000
0.982
u_clkDiv1Hz/count_2_s0
2.343
2.801
u_clkDiv1Hz/n52_s3
3.630
4.452
u_clkDiv1Hz/pulse1Hz_s0
5.756
6.578
u_clkDiv1Hz/pulse1Hz_s8
7.878
8.700
u_clkDiv1Hz/n52_s2
9.559
10.658
u_clkDiv1Hz/count_4_s0
10.658
=====
HOLD
-1.105
0.736
1.841
uMux/uClkDiv/n56_s4
0.010
0.736
uMux/uClkDiv/count_0_s0
0.736
=====
HOLD
-1.105
0.736
1.841
uMux/uClkDiv/n55_s4
0.010
0.736
uMux/uClkDiv/count_1_s0
0.736
=====
HOLD
-1.105
0.736
1.841
uMux/uClkDiv/n54_s4
0.010
0.736
uMux/uClkDiv/count_2_s0
0.736
=====
HOLD
-1.105
0.736
1.841
uMux/uClkDiv/n53_s2
0.010
0.736
uMux/uClkDiv/count_3_s0
0.736
=====
HOLD
-1.105
0.736
1.841
uMux/uClkDiv/n46_s2
0.010
0.736
uMux/uClkDiv/count_10_s0
0.736
=====
HOLD
-0.119
1.722
1.841
uMux/uClkDiv/n48_s2
1.350
1.722
uMux/uClkDiv/count_8_s0
1.722
=====
HOLD
-0.116
1.725
1.841
uMux/uClkDiv/n47_s5
1.353
1.725
uMux/uClkDiv/count_9_s0
1.725
=====
HOLD
0.233
2.074
1.841
uMux/uClkDiv/n52_s5
1.350
2.074
uMux/uClkDiv/count_4_s0
2.074
=====
HOLD
0.233
2.074
1.841
uMux/uClkDiv/n49_s5
1.350
2.074
uMux/uClkDiv/count_7_s0
2.074
=====
HOLD
0.236
2.077
1.841
uMux/uClkDiv/n51_s4
1.353
2.077
uMux/uClkDiv/count_5_s0
2.077
=====
HOLD
0.236
2.077
1.841
uMux/uClkDiv/n50_s2
1.353
2.077
uMux/uClkDiv/count_6_s0
2.077
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uDebounce/clkDivInst/count_0_s0
1.811
2.144
uDebounce/clkDivInst/n56_s2
2.146
2.518
uDebounce/clkDivInst/count_0_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uDebounce/clkDivInst/count_13_s0
1.811
2.144
uDebounce/clkDivInst/n43_s2
2.146
2.518
uDebounce/clkDivInst/count_13_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_toggle1Hz/out_s0
1.811
2.144
u_toggle1Hz/n10_s0
2.146
2.518
u_toggle1Hz/out_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_3_s0
1.811
2.144
u_clkDiv10Hz/n53_s2
2.146
2.518
u_clkDiv10Hz/count_3_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_13_s0
1.811
2.144
u_clkDiv10Hz/n43_s2
2.146
2.518
u_clkDiv10Hz/count_13_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_17_s0
1.811
2.144
u_clkDiv10Hz/n39_s2
2.146
2.518
u_clkDiv10Hz/count_17_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_3_s0
1.811
2.144
u_clkDiv1Hz/n53_s2
2.146
2.518
u_clkDiv1Hz/count_3_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_11_s0
1.811
2.144
u_clkDiv1Hz/n45_s2
2.146
2.518
u_clkDiv1Hz/count_11_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
u_clkDiv1Hz/count_17_s0
1.811
2.144
u_clkDiv1Hz/n39_s2
2.146
2.518
u_clkDiv1Hz/count_17_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
porCnt_0_s0
1.811
2.144
n22_s2
2.146
2.518
porCnt_0_s0
2.518
=====
HOLD
0.709
1.745
1.037
uCpu/uMc/cycle_2_s0
1.037
1.370
uclockReset/n15_s2
1.373
1.745
uCpu/uMc/cycle_2_s0
1.745
=====
HOLD
0.709
1.745
1.037
uCpu/uMc/cycle_1_s0
1.037
1.370
uclockReset/n16_s2
1.373
1.745
uCpu/uMc/cycle_1_s0
1.745
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_1_s0
1.811
2.144
u_clkDiv10Hz/n55_s2
2.148
2.520
u_clkDiv10Hz/count_1_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
u_clkDiv10Hz/count_14_s0
1.811
2.144
u_clkDiv10Hz/n42_s2
2.148
2.520
u_clkDiv10Hz/count_14_s0
2.520
