// Seed: 2693865567
module module_0 (
    output tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output tri   id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri0  id_7,
    input  uwire id_8
);
  always id_0 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    output wor id_8,
    output wand id_9,
    output uwire id_10,
    output supply1 id_11,
    input supply0 id_12
);
  assign id_0 = id_12;
  module_0(
      id_11, id_5, id_5, id_11, id_11, id_12, id_7, id_12, id_4
  );
endmodule
