
State Machine - |RISC_V|S
Name S.FSM_ERROR S.DECODE_ERROR S.MEM_ERROR S.CLEANUP_UPDATE S.INCREMENT_BYTE S.INCREMENT_DISPLAY S.PRINT_DONE S.WAIT_BYTE S.DISP_BYTE S.DISP_REG S.WAIT_REG S.GET_REG S.DONE S.WAIT_UPDATE S.UPDATE S.WAIT_MEM_ACCESS S.MEM_ACCESS S.EXECUTE S.DECODE S.WAIT_FETCH S.FETCH S.START 
S.START 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
S.FETCH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
S.WAIT_FETCH 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
S.DECODE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
S.EXECUTE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
S.MEM_ACCESS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
S.WAIT_MEM_ACCESS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
S.UPDATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
S.WAIT_UPDATE 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
S.DONE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
S.GET_REG 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
S.WAIT_REG 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
S.DISP_REG 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
S.DISP_BYTE 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.WAIT_BYTE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.PRINT_DONE 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.INCREMENT_DISPLAY 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.INCREMENT_BYTE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.CLEANUP_UPDATE 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.MEM_ERROR 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.DECODE_ERROR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
S.FSM_ERROR 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |RISC_V|ascii_master_controller:controller|WRITE_S
Name WRITE_S.ITERATE WRITE_S.DELAY WRITE_S.CHECK WRITE_S.WRITE_START WRITE_S.WAIT_SWITCH WRITE_S.WRITE_DONE WRITE_S.START 
WRITE_S.START 0 0 0 0 0 0 0 
WRITE_S.WRITE_DONE 0 0 0 0 0 1 1 
WRITE_S.WAIT_SWITCH 0 0 0 0 1 0 1 
WRITE_S.WRITE_START 0 0 0 1 0 0 1 
WRITE_S.CHECK 0 0 1 0 0 0 1 
WRITE_S.DELAY 0 1 0 0 0 0 1 
WRITE_S.ITERATE 1 0 0 0 0 0 1 

State Machine - |RISC_V|ascii_master_controller:controller|vga_controller:controller|SWITCH_S
Name SWITCH_S.DELAY SWITCH_S.RESET SWITCH_S.SWITCH_BUFFER SWITCH_S.WAIT_SIGNAL 
SWITCH_S.WAIT_SIGNAL 0 0 0 0 
SWITCH_S.SWITCH_BUFFER 0 0 1 1 
SWITCH_S.RESET 0 1 0 1 
SWITCH_S.DELAY 1 0 0 1 

State Machine - |RISC_V|ascii_master_controller:controller|vga_controller:controller|double_buffer:buffer|S
Name S.ERROR S.B2_DISP_B1_WRITE S.B1_DISP_B2_WRITE S.START 
S.START 0 0 0 0 
S.B1_DISP_B2_WRITE 0 0 1 1 
S.B2_DISP_B1_WRITE 0 1 0 1 
S.ERROR 1 0 0 1 

State Machine - |RISC_V|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|hs
Name hs.HBACK hs.HSYNC hs.HFRONT hs.HDISP 
hs.HDISP 0 0 0 0 
hs.HFRONT 0 0 1 1 
hs.HSYNC 0 1 0 1 
hs.HBACK 1 0 0 1 

State Machine - |RISC_V|ascii_master_controller:controller|vga_controller:controller|vga_driver:driver|vs
Name vs.VBACK vs.VSYNC vs.VFRONT vs.VDISP 
vs.VDISP 0 0 0 0 
vs.VFRONT 0 0 1 1 
vs.VSYNC 0 1 0 1 
vs.VBACK 1 0 0 1 

State Machine - |RISC_V|byte_addressable:memory|S
Name S.DONE S.WRITE S.READ S.START 
S.START 0 0 0 0 
S.READ 0 0 1 1 
S.WRITE 0 1 0 1 
S.DONE 1 0 0 1 
