INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_2to4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_2to4
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux4_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "U:/CS2022/Assignment1/Assignment1.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
