\hypertarget{stm32f1xx__hal__wwdg_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+wwdg.h File Reference}
\label{stm32f1xx__hal__wwdg_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_wwdg.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_wwdg.h}}


Header file of WWDG HAL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+wwdg.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_w_w_d_g___init_type_def}{WWDG\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em WWDG Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em WWDG handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___interrupt__definition_gaf2659a7ce6e4edd7c6d1b537dbc33362}{WWDG\+\_\+\+IT\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___flag__definition_gaac081893a320f1216262be063b587edb}{WWDG\+\_\+\+FLAG\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_gac611617ca4116f9bfb55c5280abeb281}{WWDG\+\_\+\+PRESCALER\+\_\+1}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga411e50531af74cfe88b5f58119e546fa}{WWDG\+\_\+\+PRESCALER\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8}{WWDG\+\_\+\+PRESCALER\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga766a9eff85955164df09186081f3cb40}{WWDG\+\_\+\+PRESCALER\+\_\+8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___e_w_i___mode_ga4160906c5c524a9a1e1f3b133ff01787}{WWDG\+\_\+\+EWI\+\_\+\+DISABLE}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___e_w_i___mode_gafd085306f139468934c6b9b22ea6e82b}{WWDG\+\_\+\+EWI\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+PRESCALER}(\+\_\+\+\_\+\+PRESCALER\+\_\+\+\_\+)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+WINDOW}(\+\_\+\+\_\+\+WINDOW\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+WINDOW\+\_\+\+\_\+) $>$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}) \&\& ((\+\_\+\+\_\+\+WINDOW\+\_\+\+\_\+) $<$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}))
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+COUNTER}(\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+) $>$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}) \&\& ((\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+) $<$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}))
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+EWI\+\_\+\+MODE}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_gaad04976da12e2c801c72668b8e100d80}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}})
\begin{DoxyCompactList}\small\item\em Enable the WWDG peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_ga62d4eb6a7921d6f729e7a69448eac38a}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~SET\+\_\+\+BIT((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CFR, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the WWDG early wakeup interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_ga80eb5c31bde6248b9fe38a6f7bd1710d}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___w_w_d_g___exported___macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+GET\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+),(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the selected WWDG interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_ga8b36c9e3cea69d4463ca8483233bfef8}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___w_w_d_g___exported___macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+CLEAR\+\_\+\+FLAG}}((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+), (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the WWDG interrupt pending bits. bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified WWDG flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the WWDG\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___w_w_d_g___exported___macros_gaa3dae290aeb528ba7dbd1e7f481ef139}{\+\_\+\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified WWDG interrupt source is enabled or not. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+WWDG\+\_\+\+Init} (\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void {\bfseries HAL\+\_\+\+WWDG\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+WWDG\+\_\+\+Refresh} (\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void {\bfseries HAL\+\_\+\+WWDG\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void {\bfseries HAL\+\_\+\+WWDG\+\_\+\+Early\+Wakeup\+Callback} (\mbox{\hyperlink{struct_w_w_d_g___handle_type_def}{WWDG\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of WWDG HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 