# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TPNUM.srcs/sources_1/new/Cmpt0to3.vhd" \
"../../../../TPNUM.srcs/sim_1/new/Cmpt0to3_tb.vhd" \

# Do not sort compile order
nosort
