#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Dec 10 18:28:19 2018
# Process ID: 46126
# Current directory: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1
# Command line: vivado -log toplevel.vdi -applog -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel.vdi
# Journal file: /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/sine_wave_mem_synth_1/sine_wave_mem.dcp' for cell 'ndf/sine_waves_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/triangle_wave_mem_synth_1/triangle_wave_mem.dcp' for cell 'ndf/triangle_waves_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/square_wave_mem_synth_1/square_wave_mem.dcp' for cell 'ndf/square_waves_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/saw_wave_mem_synth_1/saw_wave_mem.dcp' for cell 'ndf/saw_waves_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/length_mem_synth_1/length_mem.dcp' for cell 'ndf/lengths_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/offset_mem_synth_1/offset_mem.dcp' for cell 'ndf/offsets_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/main_mem_synth_1/main_mem.dcp' for cell 'main_module/memory'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/note_decoder_clock_synth_1/note_decoder_clock.dcp' for cell 'ndc'
INFO: [Project 1-454] Reading design checkpoint '/home/kristbp2/cs296-33fa18-secret/music_box.runs/player_clock_synth_1/player_clock.dcp' for cell 'main_module/pclk'
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, main_module/pclk/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, ndc/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_module/pclk/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/.Xil/Vivado-46126-siebl-0224-38.ews.illinois.edu/dcp_10/player_clock.edf:276]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ndc/clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/.Xil/Vivado-46126-siebl-0224-38.ews.illinois.edu/dcp_9/note_decoder_clock.edf:276]
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock_board.xdc] for cell 'ndc/inst'
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock_board.xdc] for cell 'ndc/inst'
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc] for cell 'ndc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc:56]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1694.297 ; gain = 446.445 ; free physical = 10719 ; free virtual = 16856
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/note_decoder_clock/note_decoder_clock.xdc] for cell 'ndc/inst'
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_board.xdc] for cell 'main_module/pclk/inst'
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock_board.xdc] for cell 'main_module/pclk/inst'
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xdc] for cell 'main_module/pclk/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xdc:56]
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/music_box.srcs/sources_1/ip/player_clock/player_clock.xdc] for cell 'main_module/pclk/inst'
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/src/Basys3_Master.xdc]
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/src/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/sine_wave_mem_synth_1/sine_wave_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/triangle_wave_mem_synth_1/triangle_wave_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/square_wave_mem_synth_1/square_wave_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/saw_wave_mem_synth_1/saw_wave_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/length_mem_synth_1/length_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/offset_mem_synth_1/offset_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/main_mem_synth_1/main_mem.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/note_decoder_clock_synth_1/note_decoder_clock.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kristbp2/cs296-33fa18-secret/music_box.runs/player_clock_synth_1/player_clock.dcp'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1694.297 ; gain = 690.578 ; free physical = 10720 ; free virtual = 16853
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -650 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1734.316 ; gain = 32.016 ; free physical = 10719 ; free virtual = 16853
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 170928465

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 44 load(s) on clock net clk_IBUF
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 119d13cbc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1736.316 ; gain = 0.000 ; free physical = 10719 ; free virtual = 16853

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 15 cells.
Phase 2 Constant Propagation | Checksum: 112a14dfb

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1736.316 ; gain = 0.000 ; free physical = 10719 ; free virtual = 16853

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 263 unconnected nets.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 17 unconnected cells.
Phase 3 Sweep | Checksum: 19446e23c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1736.316 ; gain = 0.000 ; free physical = 10719 ; free virtual = 16853

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.316 ; gain = 0.000 ; free physical = 10719 ; free virtual = 16853
Ending Logic Optimization Task | Checksum: 19446e23c

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1736.316 ; gain = 0.000 ; free physical = 10719 ; free virtual = 16853

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 19446e23c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10629 ; free virtual = 16763
Ending Power Optimization Task | Checksum: 19446e23c

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1898.391 ; gain = 162.074 ; free physical = 10629 ; free virtual = 16763
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10628 ; free virtual = 16762
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -650 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9123f56a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9123f56a

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9123f56a

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: f767d900

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e47dba83

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 20d724d9e

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10627 ; free virtual = 16761
Phase 1.2.1 Place Init Design | Checksum: 1fa1a39c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10620 ; free virtual = 16754
Phase 1.2 Build Placer Netlist Model | Checksum: 1fa1a39c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10620 ; free virtual = 16754

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1fa1a39c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10620 ; free virtual = 16754
Phase 1.3 Constrain Clocks/Macros | Checksum: 1fa1a39c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10620 ; free virtual = 16754
Phase 1 Placer Initialization | Checksum: 1fa1a39c3

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10620 ; free virtual = 16754

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1afe5ad95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1afe5ad95

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2abe0987f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b16fb728

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1b16fb728

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 29f25dd0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b366e008

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21dd55f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21dd55f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21dd55f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21dd55f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
Phase 3.7 Small Shape Detail Placement | Checksum: 21dd55f98

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2a8f71ce2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
Phase 3 Detail Placement | Checksum: 2a8f71ce2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 2106b4522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 2106b4522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 2106b4522

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 21fb2201b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 21fb2201b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 21fb2201b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 4.1.3.2.2 updateTiming after Restore Best Placement
Phase 4.1.3.2.2 updateTiming after Restore Best Placement | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.501. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Phase 4.1.3 Post Placement Optimization | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Phase 4.1 Post Commit Optimization | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Phase 4.4 Placer Reporting | Checksum: 93c34a42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 89b94d3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 89b94d3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Ending Placer Task | Checksum: 5ea532c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10618 ; free virtual = 16752
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16753
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10617 ; free virtual = 16751
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10616 ; free virtual = 16751
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -650 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 144ab48e ConstDB: 0 ShapeSum: 4a5a7e35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c4d77111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10579 ; free virtual = 16714

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c4d77111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10579 ; free virtual = 16714

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c4d77111

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10566 ; free virtual = 16700
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25114c515

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.049 | TNS=-516.740| WHS=-0.066 | THS=-0.374 |

Phase 2 Router Initialization | Checksum: 1e8d21f31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 282b2df2d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: ba68eb01

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.669 | TNS=-520.025| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1b0e6c152

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1ab5b66f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
Phase 4.1.2 GlobIterForTiming | Checksum: 14bcf10ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
Phase 4.1 Global Iteration 0 | Checksum: 14bcf10ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 19a61275f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.407 | TNS=-540.264| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f51551a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
Phase 4 Rip-up And Reroute | Checksum: 13f51551a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e4e99fbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.669 | TNS=-520.025| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1729ebdf5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1729ebdf5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
Phase 5 Delay and Skew Optimization | Checksum: 1729ebdf5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 17448fa28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.669 | TNS=-519.980| WHS=0.109  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 17448fa28

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.344415 %
  Global Horizontal Routing Utilization  = 0.245315 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 20.7207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1546de99c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1546de99c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12226620d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.669 | TNS=-519.980| WHS=0.109  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12226620d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1898.391 ; gain = 0.000 ; free physical = 10553 ; free virtual = 16688

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1905.816 ; gain = 7.426 ; free physical = 10553 ; free virtual = 16688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1921.613 ; gain = 0.000 ; free physical = 10550 ; free virtual = 16687
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kristbp2/cs296-33fa18-secret/music_box.runs/impl_1/toplevel_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 18:29:00 2018...
