<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_IF_0_0_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_IF_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Register_0_0_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_Register_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Register_0_1_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_Register_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Register_0_2_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_Register_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Register_0_3_synth_1" LaunchDir="D:/Reza/Computer Architecture/Lab/ARM/ARM.runs/design_1_Register_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

