#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x151d830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x151d9c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x15102d0 .functor NOT 1, L_0x156bba0, C4<0>, C4<0>, C4<0>;
L_0x156b980 .functor XOR 2, L_0x156b820, L_0x156b8e0, C4<00>, C4<00>;
L_0x156ba90 .functor XOR 2, L_0x156b980, L_0x156b9f0, C4<00>, C4<00>;
v0x15672b0_0 .net *"_ivl_10", 1 0, L_0x156b9f0;  1 drivers
v0x15673b0_0 .net *"_ivl_12", 1 0, L_0x156ba90;  1 drivers
v0x1567490_0 .net *"_ivl_2", 1 0, L_0x156a670;  1 drivers
v0x1567550_0 .net *"_ivl_4", 1 0, L_0x156b820;  1 drivers
v0x1567630_0 .net *"_ivl_6", 1 0, L_0x156b8e0;  1 drivers
v0x1567760_0 .net *"_ivl_8", 1 0, L_0x156b980;  1 drivers
v0x1567840_0 .net "a", 0 0, v0x1564300_0;  1 drivers
v0x15678e0_0 .net "b", 0 0, v0x15643a0_0;  1 drivers
v0x1567980_0 .net "c", 0 0, v0x1564440_0;  1 drivers
v0x1567a20_0 .var "clk", 0 0;
v0x1567ac0_0 .net "d", 0 0, v0x1564580_0;  1 drivers
v0x1567b60_0 .net "out_pos_dut", 0 0, L_0x156b590;  1 drivers
v0x1567c00_0 .net "out_pos_ref", 0 0, L_0x1569130;  1 drivers
v0x1567ca0_0 .net "out_sop_dut", 0 0, L_0x156a090;  1 drivers
v0x1567d40_0 .net "out_sop_ref", 0 0, L_0x153eab0;  1 drivers
v0x1567de0_0 .var/2u "stats1", 223 0;
v0x1567e80_0 .var/2u "strobe", 0 0;
v0x1567f20_0 .net "tb_match", 0 0, L_0x156bba0;  1 drivers
v0x1567ff0_0 .net "tb_mismatch", 0 0, L_0x15102d0;  1 drivers
v0x1568090_0 .net "wavedrom_enable", 0 0, v0x1564850_0;  1 drivers
v0x1568160_0 .net "wavedrom_title", 511 0, v0x15648f0_0;  1 drivers
L_0x156a670 .concat [ 1 1 0 0], L_0x1569130, L_0x153eab0;
L_0x156b820 .concat [ 1 1 0 0], L_0x1569130, L_0x153eab0;
L_0x156b8e0 .concat [ 1 1 0 0], L_0x156b590, L_0x156a090;
L_0x156b9f0 .concat [ 1 1 0 0], L_0x1569130, L_0x153eab0;
L_0x156bba0 .cmp/eeq 2, L_0x156a670, L_0x156ba90;
S_0x151db50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x151d9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15106b0 .functor AND 1, v0x1564440_0, v0x1564580_0, C4<1>, C4<1>;
L_0x1510a90 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x1510e70 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x15110f0 .functor AND 1, L_0x1510a90, L_0x1510e70, C4<1>, C4<1>;
L_0x15283c0 .functor AND 1, L_0x15110f0, v0x1564440_0, C4<1>, C4<1>;
L_0x153eab0 .functor OR 1, L_0x15106b0, L_0x15283c0, C4<0>, C4<0>;
L_0x15685b0 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1568620 .functor OR 1, L_0x15685b0, v0x1564580_0, C4<0>, C4<0>;
L_0x1568730 .functor AND 1, v0x1564440_0, L_0x1568620, C4<1>, C4<1>;
L_0x15687f0 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x15688c0 .functor OR 1, L_0x15687f0, v0x15643a0_0, C4<0>, C4<0>;
L_0x1568930 .functor AND 1, L_0x1568730, L_0x15688c0, C4<1>, C4<1>;
L_0x1568ab0 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1568b20 .functor OR 1, L_0x1568ab0, v0x1564580_0, C4<0>, C4<0>;
L_0x1568a40 .functor AND 1, v0x1564440_0, L_0x1568b20, C4<1>, C4<1>;
L_0x1568cb0 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x1568db0 .functor OR 1, L_0x1568cb0, v0x1564580_0, C4<0>, C4<0>;
L_0x1568e70 .functor AND 1, L_0x1568a40, L_0x1568db0, C4<1>, C4<1>;
L_0x1569020 .functor XNOR 1, L_0x1568930, L_0x1568e70, C4<0>, C4<0>;
v0x150fc00_0 .net *"_ivl_0", 0 0, L_0x15106b0;  1 drivers
v0x1510000_0 .net *"_ivl_12", 0 0, L_0x15685b0;  1 drivers
v0x15103e0_0 .net *"_ivl_14", 0 0, L_0x1568620;  1 drivers
v0x15107c0_0 .net *"_ivl_16", 0 0, L_0x1568730;  1 drivers
v0x1510ba0_0 .net *"_ivl_18", 0 0, L_0x15687f0;  1 drivers
v0x1510f80_0 .net *"_ivl_2", 0 0, L_0x1510a90;  1 drivers
v0x1511200_0 .net *"_ivl_20", 0 0, L_0x15688c0;  1 drivers
v0x1562870_0 .net *"_ivl_24", 0 0, L_0x1568ab0;  1 drivers
v0x1562950_0 .net *"_ivl_26", 0 0, L_0x1568b20;  1 drivers
v0x1562a30_0 .net *"_ivl_28", 0 0, L_0x1568a40;  1 drivers
v0x1562b10_0 .net *"_ivl_30", 0 0, L_0x1568cb0;  1 drivers
v0x1562bf0_0 .net *"_ivl_32", 0 0, L_0x1568db0;  1 drivers
v0x1562cd0_0 .net *"_ivl_36", 0 0, L_0x1569020;  1 drivers
L_0x7f538763d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1562d90_0 .net *"_ivl_38", 0 0, L_0x7f538763d018;  1 drivers
v0x1562e70_0 .net *"_ivl_4", 0 0, L_0x1510e70;  1 drivers
v0x1562f50_0 .net *"_ivl_6", 0 0, L_0x15110f0;  1 drivers
v0x1563030_0 .net *"_ivl_8", 0 0, L_0x15283c0;  1 drivers
v0x1563110_0 .net "a", 0 0, v0x1564300_0;  alias, 1 drivers
v0x15631d0_0 .net "b", 0 0, v0x15643a0_0;  alias, 1 drivers
v0x1563290_0 .net "c", 0 0, v0x1564440_0;  alias, 1 drivers
v0x1563350_0 .net "d", 0 0, v0x1564580_0;  alias, 1 drivers
v0x1563410_0 .net "out_pos", 0 0, L_0x1569130;  alias, 1 drivers
v0x15634d0_0 .net "out_sop", 0 0, L_0x153eab0;  alias, 1 drivers
v0x1563590_0 .net "pos0", 0 0, L_0x1568930;  1 drivers
v0x1563650_0 .net "pos1", 0 0, L_0x1568e70;  1 drivers
L_0x1569130 .functor MUXZ 1, L_0x7f538763d018, L_0x1568930, L_0x1569020, C4<>;
S_0x15637d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x151d9c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1564300_0 .var "a", 0 0;
v0x15643a0_0 .var "b", 0 0;
v0x1564440_0 .var "c", 0 0;
v0x15644e0_0 .net "clk", 0 0, v0x1567a20_0;  1 drivers
v0x1564580_0 .var "d", 0 0;
v0x1564670_0 .var/2u "fail", 0 0;
v0x1564710_0 .var/2u "fail1", 0 0;
v0x15647b0_0 .net "tb_match", 0 0, L_0x156bba0;  alias, 1 drivers
v0x1564850_0 .var "wavedrom_enable", 0 0;
v0x15648f0_0 .var "wavedrom_title", 511 0;
E_0x151c1a0/0 .event negedge, v0x15644e0_0;
E_0x151c1a0/1 .event posedge, v0x15644e0_0;
E_0x151c1a0 .event/or E_0x151c1a0/0, E_0x151c1a0/1;
S_0x1563b00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x15637d0;
 .timescale -12 -12;
v0x1563d40_0 .var/2s "i", 31 0;
E_0x151c040 .event posedge, v0x15644e0_0;
S_0x1563e40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x15637d0;
 .timescale -12 -12;
v0x1564040_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1564120 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x15637d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1564ad0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x151d9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x15692e0 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x1569480 .functor AND 1, v0x1564300_0, L_0x15692e0, C4<1>, C4<1>;
L_0x1569560 .functor NOT 1, v0x1564440_0, C4<0>, C4<0>, C4<0>;
L_0x15696e0 .functor AND 1, L_0x1569480, L_0x1569560, C4<1>, C4<1>;
L_0x1569820 .functor AND 1, L_0x15696e0, v0x1564580_0, C4<1>, C4<1>;
L_0x15699f0 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x1569bb0 .functor AND 1, L_0x15699f0, v0x15643a0_0, C4<1>, C4<1>;
L_0x1569c70 .functor AND 1, L_0x1569bb0, v0x1564440_0, C4<1>, C4<1>;
L_0x1569d80 .functor NOT 1, v0x1564580_0, C4<0>, C4<0>, C4<0>;
L_0x1569df0 .functor AND 1, L_0x1569c70, L_0x1569d80, C4<1>, C4<1>;
L_0x1569f60 .functor OR 1, L_0x1569820, L_0x1569df0, C4<0>, C4<0>;
L_0x156a020 .functor AND 1, v0x1564300_0, v0x15643a0_0, C4<1>, C4<1>;
L_0x156a100 .functor AND 1, L_0x156a020, v0x1564440_0, C4<1>, C4<1>;
L_0x156a1c0 .functor AND 1, L_0x156a100, v0x1564580_0, C4<1>, C4<1>;
L_0x156a090 .functor OR 1, L_0x1569f60, L_0x156a1c0, C4<0>, C4<0>;
L_0x156a3f0 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x156a4f0 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x156a560 .functor OR 1, L_0x156a3f0, L_0x156a4f0, C4<0>, C4<0>;
L_0x156a710 .functor OR 1, L_0x156a560, v0x1564440_0, C4<0>, C4<0>;
L_0x156a7d0 .functor NOT 1, v0x1564300_0, C4<0>, C4<0>, C4<0>;
L_0x156a8f0 .functor OR 1, L_0x156a7d0, v0x15643a0_0, C4<0>, C4<0>;
L_0x156a9b0 .functor NOT 1, v0x1564440_0, C4<0>, C4<0>, C4<0>;
L_0x156aae0 .functor OR 1, L_0x156a8f0, L_0x156a9b0, C4<0>, C4<0>;
L_0x156abf0 .functor AND 1, L_0x156a710, L_0x156aae0, C4<1>, C4<1>;
L_0x156add0 .functor NOT 1, v0x15643a0_0, C4<0>, C4<0>, C4<0>;
L_0x156ae40 .functor OR 1, v0x1564300_0, L_0x156add0, C4<0>, C4<0>;
L_0x156afe0 .functor NOT 1, v0x1564440_0, C4<0>, C4<0>, C4<0>;
L_0x156b050 .functor OR 1, L_0x156ae40, L_0x156afe0, C4<0>, C4<0>;
L_0x156b250 .functor AND 1, L_0x156abf0, L_0x156b050, C4<1>, C4<1>;
L_0x156b360 .functor OR 1, v0x1564300_0, v0x15643a0_0, C4<0>, C4<0>;
L_0x156b4d0 .functor OR 1, L_0x156b360, v0x1564580_0, C4<0>, C4<0>;
L_0x156b590 .functor AND 1, L_0x156b250, L_0x156b4d0, C4<1>, C4<1>;
v0x1564c90_0 .net *"_ivl_0", 0 0, L_0x15692e0;  1 drivers
v0x1564d70_0 .net *"_ivl_10", 0 0, L_0x15699f0;  1 drivers
v0x1564e50_0 .net *"_ivl_12", 0 0, L_0x1569bb0;  1 drivers
v0x1564f40_0 .net *"_ivl_14", 0 0, L_0x1569c70;  1 drivers
v0x1565020_0 .net *"_ivl_16", 0 0, L_0x1569d80;  1 drivers
v0x1565150_0 .net *"_ivl_18", 0 0, L_0x1569df0;  1 drivers
v0x1565230_0 .net *"_ivl_2", 0 0, L_0x1569480;  1 drivers
v0x1565310_0 .net *"_ivl_20", 0 0, L_0x1569f60;  1 drivers
v0x15653f0_0 .net *"_ivl_22", 0 0, L_0x156a020;  1 drivers
v0x1565560_0 .net *"_ivl_24", 0 0, L_0x156a100;  1 drivers
v0x1565640_0 .net *"_ivl_26", 0 0, L_0x156a1c0;  1 drivers
v0x1565720_0 .net *"_ivl_30", 0 0, L_0x156a3f0;  1 drivers
v0x1565800_0 .net *"_ivl_32", 0 0, L_0x156a4f0;  1 drivers
v0x15658e0_0 .net *"_ivl_34", 0 0, L_0x156a560;  1 drivers
v0x15659c0_0 .net *"_ivl_36", 0 0, L_0x156a710;  1 drivers
v0x1565aa0_0 .net *"_ivl_38", 0 0, L_0x156a7d0;  1 drivers
v0x1565b80_0 .net *"_ivl_4", 0 0, L_0x1569560;  1 drivers
v0x1565d70_0 .net *"_ivl_40", 0 0, L_0x156a8f0;  1 drivers
v0x1565e50_0 .net *"_ivl_42", 0 0, L_0x156a9b0;  1 drivers
v0x1565f30_0 .net *"_ivl_44", 0 0, L_0x156aae0;  1 drivers
v0x1566010_0 .net *"_ivl_46", 0 0, L_0x156abf0;  1 drivers
v0x15660f0_0 .net *"_ivl_48", 0 0, L_0x156add0;  1 drivers
v0x15661d0_0 .net *"_ivl_50", 0 0, L_0x156ae40;  1 drivers
v0x15662b0_0 .net *"_ivl_52", 0 0, L_0x156afe0;  1 drivers
v0x1566390_0 .net *"_ivl_54", 0 0, L_0x156b050;  1 drivers
v0x1566470_0 .net *"_ivl_56", 0 0, L_0x156b250;  1 drivers
v0x1566550_0 .net *"_ivl_58", 0 0, L_0x156b360;  1 drivers
v0x1566630_0 .net *"_ivl_6", 0 0, L_0x15696e0;  1 drivers
v0x1566710_0 .net *"_ivl_60", 0 0, L_0x156b4d0;  1 drivers
v0x15667f0_0 .net *"_ivl_8", 0 0, L_0x1569820;  1 drivers
v0x15668d0_0 .net "a", 0 0, v0x1564300_0;  alias, 1 drivers
v0x1566970_0 .net "b", 0 0, v0x15643a0_0;  alias, 1 drivers
v0x1566a60_0 .net "c", 0 0, v0x1564440_0;  alias, 1 drivers
v0x1566d60_0 .net "d", 0 0, v0x1564580_0;  alias, 1 drivers
v0x1566e50_0 .net "out_pos", 0 0, L_0x156b590;  alias, 1 drivers
v0x1566f10_0 .net "out_sop", 0 0, L_0x156a090;  alias, 1 drivers
S_0x1567090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x151d9c0;
 .timescale -12 -12;
E_0x15059f0 .event anyedge, v0x1567e80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1567e80_0;
    %nor/r;
    %assign/vec4 v0x1567e80_0, 0;
    %wait E_0x15059f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15637d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1564670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1564710_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x15637d0;
T_4 ;
    %wait E_0x151c1a0;
    %load/vec4 v0x15647b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1564670_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15637d0;
T_5 ;
    %wait E_0x151c040;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %wait E_0x151c040;
    %load/vec4 v0x1564670_0;
    %store/vec4 v0x1564710_0, 0, 1;
    %fork t_1, S_0x1563b00;
    %jmp t_0;
    .scope S_0x1563b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1563d40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1563d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x151c040;
    %load/vec4 v0x1563d40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1563d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1563d40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x15637d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x151c1a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1564580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1564440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15643a0_0, 0;
    %assign/vec4 v0x1564300_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1564670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1564710_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x151d9c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1567a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1567e80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x151d9c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1567a20_0;
    %inv;
    %store/vec4 v0x1567a20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x151d9c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15644e0_0, v0x1567ff0_0, v0x1567840_0, v0x15678e0_0, v0x1567980_0, v0x1567ac0_0, v0x1567d40_0, v0x1567ca0_0, v0x1567c00_0, v0x1567b60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x151d9c0;
T_9 ;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x151d9c0;
T_10 ;
    %wait E_0x151c1a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1567de0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
    %load/vec4 v0x1567f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1567de0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1567d40_0;
    %load/vec4 v0x1567d40_0;
    %load/vec4 v0x1567ca0_0;
    %xor;
    %load/vec4 v0x1567d40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1567c00_0;
    %load/vec4 v0x1567c00_0;
    %load/vec4 v0x1567b60_0;
    %xor;
    %load/vec4 v0x1567c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1567de0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1567de0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
