;redcode
;assert 1
	SPL 0, <0
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #0, 9
	ADD 606, <-0
	SUB @120, 6
	JMN @12, #201
	SUB 507, <-20
	SUB 507, <-20
	SUB -65, @1
	MOV 0, <-20
	ADD @127, 106
	SUB @120, 6
	SUB 0, -2
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	JMP <120, 6
	SUB 100, 19
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN -7, @-20
	JMP 2, #200
	JMN -1, @-20
	JMP <127, -6
	JMP 2, #200
	JMP 2, #200
	SUB 0, 0
	SUB 300, 90
	CMP 2, @200
	SLT 75, 100
	MOV 0, <-20
	SUB 400, 96
	SUB 756, 0
	SUB @120, 6
	JMN @12, #201
	SUB @127, 106
	SUB 12, 0
	JMP <120, 6
	MOV -7, <-20
	JMP <120, 6
	ADD @120, 6
	ADD @120, 6
	SPL 0, <0
	MOV 0, <-20
	MOV 0, <-20
	SPL 0, <0
	SPL 7, <0
	JMP <120, 6
	MOV #0, 9
