#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 18 10:11:25 2023
# Process ID: 19608
# Current directory: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20100 C:\Users\lokes\Videos\VLSI\F0ZMJ77IJSV3B4A\cpu_udertest\cpu_udertest.xpr
# Log file: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/vivado.log
# Journal file: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 916.797 ; gain = 173.949
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Feb 18 10:13:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
set_property PROGRAM.FILE {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Feb 18 10:18:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/synth_1/runme.log
[Sat Feb 18 10:18:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'topmodule' is not ideal for floorplanning, since the cellview 'dataMem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 3053.172 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.618 . Memory (MB): peak = 3053.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3053.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.574 ; gain = 1081.629
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2458] undeclared symbol BranchW, assumed default net type wire [C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/Mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3459.594 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
"xelab -wto 2b47d735b8e04b639662d17ddf262a5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topmodule_behav xil_defaultlib.topmodule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2b47d735b8e04b639662d17ddf262a5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topmodule_behav xil_defaultlib.topmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/datapath.v:106]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.aluControl
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.topmodule
Compiling module xil_defaultlib.glbl
Built simulation snapshot topmodule_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim/xsim.dir/topmodule_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim/xsim.dir/topmodule_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Feb 18 10:34:09 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 10:34:09 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 3459.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topmodule_behav -key {Behavioral:sim_1:Functional:topmodule} -tclbatch {topmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source topmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.281 ; gain = 27.223
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 3499.281 ; gain = 39.688
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
add_force {/topmodule/clock} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/topmodule/reset} -radix hex {0 0ns}
run 100 us
add_force {/topmodule/reset} -radix hex {1 0ns}
run 100 us
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292ABF98FA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Feb 18 10:40:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/synth_1/runme.log
[Sat Feb 18 10:40:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.runs/impl_1/topmodule.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF98FA
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3959.852 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topmodule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2458] undeclared symbol BranchW, assumed default net type wire [C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/Mips.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/aluControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/shiftLeft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftLeft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lokes/Videos/VLSI/F0ZMJ77IJSV3B4A/cpu_udertest/cpu_udertest.srcs/sources_1/new/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3959.852 ; gain = 0.000
