#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 24 14:19:23 2021
# Process ID: 9032
# Current directory: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8012 C:\Users\JerryYang\Documents\GitHub\ComputerSystem\LogicDesign\Experiment\Exp6\calculator_hex\calculator_hex.xpr
# Log file: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/vivado.log
# Journal file: C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 841.238 ; gain = 204.523
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: calculator_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1077.625 ; gain = 46.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator_top' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/Exp6/calculator_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/.Xil/Vivado-9032-LAPTOP-GOHVDH8E/realtime/clk_div_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/.Xil/Vivado-9032-LAPTOP-GOHVDH8E/realtime/clk_div_stub.v:5]
WARNING: [Synth 8-350] instance 'u_clk_div' of module 'clk_div' requires 4 connections, but only 3 given [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/Exp6/calculator_top.v:26]
INFO: [Synth 8-6157] synthesizing module 'key_filter' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/new/key_filter.v:3]
	Parameter CNT_MAX bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'key_filter' (2#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/new/key_filter.v:3]
INFO: [Synth 8-6157] synthesizing module 'calculator_hex' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_hex.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator_hex' (3#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_hex.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator_display' [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_display.v:1]
	Parameter SCAN_CNT_MAX bound to: 20'b00000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'calculator_display' (4#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/tmp_file/calculator_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator_top' (5#1) [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/imports/Exp6/calculator_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1118.691 ; gain = 87.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.691 ; gain = 87.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1118.691 ; gain = 87.148
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.dcp' for cell 'u_clk_div'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div_board.xdc] for cell 'u_clk_div/inst'
Finished Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div_board.xdc] for cell 'u_clk_div/inst'
Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.xdc] for cell 'u_clk_div/inst'
Finished Parsing XDC File [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.xdc] for cell 'u_clk_div/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/sources_1/ip/clk_div/clk_div.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.422 ; gain = 0.000
Parsing XDC File [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc]
WARNING: [Vivado 12-507] No nets matched 'button_IBUF'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc:104]
Finished Parsing XDC File [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/JerryYang/Documents/GitHub/ComputerSystem/LogicDesign/Experiment/Exp6/calculator_hex/calculator_hex.srcs/constrs_1/imports/Exp_Packages/Exp_general.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/calculator_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1316.258 ; gain = 0.094
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.449 ; gain = 373.906
20 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.449 ; gain = 373.906
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 24 14:24:45 2021...
