WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250422 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250422 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 4026686 heartbeat IPC: 2.483 cumulative IPC: 1.801 (Simulation time: 00 hr 00 min 52 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 2776265 cumulative IPC: 1.801 (Simulation time: 00 hr 00 min 52 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 2776265 cumulative IPC: 1.801 (Simulation time: 00 hr 00 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_7B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.801 instructions: 5000002 cycles: 2776265
CPU 0 Branch Prediction Accuracy: 45.09% MPKI: 20.38 Average ROB Occupancy at Mispredict: 120.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      30732 HIT:      15345 MISS:      15387
LLC LOAD         ACCESS:       1018 HIT:        916 MISS:        102
LLC RFO          ACCESS:      15361 HIT:         76 MISS:      15285
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14352 HIT:      14352 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 219 cycles
cpu0_DTLB TOTAL        ACCESS:    2038768 HIT:    2037104 MISS:       1664
cpu0_DTLB LOAD         ACCESS:    2038768 HIT:    2037104 MISS:       1664
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.47 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2632923 HIT:    2380506 MISS:     252417
cpu0_L1D LOAD         ACCESS:    1849548 HIT:    1824005 MISS:      25543
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     783134 HIT:     556491 MISS:     226643
cpu0_L1D TRANSLATION  ACCESS:        241 HIT:         10 MISS:        231
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 5.739 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      43191 HIT:      26809 MISS:      16382
cpu0_L2C LOAD         ACCESS:      12208 HIT:      11190 MISS:       1018
cpu0_L2C RFO          ACCESS:      15370 HIT:          9 MISS:      15361
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15382 HIT:      15380 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        231 HIT:        230 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 226.6 cycles
cpu0_STLB TOTAL        ACCESS:        819 HIT:        578 MISS:        241
cpu0_STLB LOAD         ACCESS:        819 HIT:        578 MISS:        241
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13210
  ROW_BUFFER_MISS:       2177
 AVG DBUS CONGESTED CYCLE: 4.076
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        407
  FULL:        767
