-- -------------------------------------------------------------
-- 
-- File Name: SG_hdl_prj\hdlsrc\SG\DataPlane_rdfifo_last_classic.vhd
-- Created: 2019-06-13 13:16:18
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DataPlane_rdfifo_last_classic
-- Source Path: DataPlane/DataPlane_axi4/DataPlane_axi4_module/DataPlane_rdfifo_last/DataPlane_rdfifo_last_classic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DataPlane_rdfifo_last_classic IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        In_rsvd                           :   IN    std_logic;  -- ufix1
        Push                              :   IN    std_logic;  -- ufix1
        Pop                               :   IN    std_logic;  -- ufix1
        Out_rsvd                          :   OUT   std_logic;  -- ufix1
        Empty                             :   OUT   std_logic;  -- ufix1
        Full                              :   OUT   std_logic;  -- ufix1
        Num                               :   OUT   std_logic_vector(4 DOWNTO 0)  -- ufix5
        );
END DataPlane_rdfifo_last_classic;


ARCHITECTURE rtl OF DataPlane_rdfifo_last_classic IS

  -- Component Declarations
  COMPONENT DataPlane_SimpleDualPortRAM_singlebit
    GENERIC( AddrWidth                    : integer;
             DataWidth                    : integer
             );
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          wr_din                          :   IN    std_logic;  -- ufix1
          wr_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          wr_en                           :   IN    std_logic;  -- ufix1
          rd_addr                         :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
          rd_dout                         :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : DataPlane_SimpleDualPortRAM_singlebit
    USE ENTITY work.DataPlane_SimpleDualPortRAM_singlebit(rtl);

  -- Signals
  SIGNAL fifo_front_indx                  : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_front_dir                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_back_indx                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_back_dir                    : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_sample_count                : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL fifo_front_indx_next             : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_front_dir_next              : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_back_indx_next              : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_back_dir_next               : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_sample_count_next           : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL fifo_out3                        : std_logic;
  SIGNAL fifo_out4                        : std_logic;
  SIGNAL fifo_write_enable                : std_logic;
  SIGNAL fifo_read_enable                 : std_logic;
  SIGNAL fifo_front_indx_temp             : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL fifo_back_indx_temp              : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL w_waddr                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL w_we                             : std_logic;  -- ufix1
  SIGNAL w_raddr                          : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Num_tmp                          : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL w_cz                             : std_logic;
  SIGNAL w_const                          : std_logic;  -- ufix1
  SIGNAL w_mux1                           : std_logic;  -- ufix1
  SIGNAL w_d1                             : std_logic;  -- ufix1
  SIGNAL w_waddr_1                        : std_logic;  -- ufix1
  SIGNAL w_d2                             : std_logic;  -- ufix1
  SIGNAL w_out                            : std_logic;  -- ufix1

BEGIN
  -- us1: Upsample by 1, Sample offset 0 
  -- 
  -- us2: Upsample by 1, Sample offset 0 
  -- 
  -- us3: Upsample by 1, Sample offset 0 
  u_DataPlane_rdfifo_last_classic_ram_singlebit : DataPlane_SimpleDualPortRAM_singlebit
    GENERIC MAP( AddrWidth => 4,
                 DataWidth => 1
                 )
    PORT MAP( clk => clk,
              enb => enb,
              wr_din => In_rsvd,  -- ufix1
              wr_addr => std_logic_vector(w_waddr),
              wr_en => w_we,  -- ufix1
              rd_addr => std_logic_vector(w_raddr),
              rd_dout => w_waddr_1  -- ufix1
              );

  -- FIFO logic controller
  fifo_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      fifo_front_indx <= to_unsigned(16#0#, 4);
      fifo_front_dir <= to_unsigned(16#1#, 4);
      fifo_back_indx <= to_unsigned(16#0#, 4);
      fifo_back_dir <= to_unsigned(16#1#, 4);
      fifo_sample_count <= to_unsigned(16#00#, 5);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        fifo_front_indx <= fifo_front_indx_next;
        fifo_front_dir <= fifo_front_dir_next;
        fifo_back_indx <= fifo_back_indx_next;
        fifo_back_dir <= fifo_back_dir_next;
        fifo_sample_count <= fifo_sample_count_next;
      END IF;
    END IF;
  END PROCESS fifo_process;

  
  fifo_out4 <= '1' WHEN fifo_sample_count = to_unsigned(16#10#, 5) ELSE
      '0';
  
  fifo_out3 <= '1' WHEN fifo_sample_count = to_unsigned(16#00#, 5) ELSE
      '0';
  fifo_write_enable <= Push AND (Pop OR ( NOT fifo_out4));
  fifo_read_enable <= Pop AND ( NOT fifo_out3);
  
  fifo_front_indx_temp <= fifo_front_indx + fifo_front_dir WHEN fifo_read_enable = '1' ELSE
      fifo_front_indx;
  
  fifo_front_dir_next <= to_unsigned(16#1#, 4) WHEN fifo_front_indx_temp = to_unsigned(16#F#, 4) ELSE
      to_unsigned(16#1#, 4);
  
  fifo_back_indx_temp <= fifo_back_indx + fifo_back_dir WHEN fifo_write_enable = '1' ELSE
      fifo_back_indx;
  
  fifo_back_dir_next <= to_unsigned(16#1#, 4) WHEN fifo_back_indx_temp = to_unsigned(16#F#, 4) ELSE
      to_unsigned(16#1#, 4);
  
  fifo_sample_count_next <= fifo_sample_count + to_unsigned(16#01#, 5) WHEN (fifo_write_enable AND ( NOT fifo_read_enable)) = '1' ELSE
      fifo_sample_count + to_unsigned(16#1F#, 5) WHEN (( NOT fifo_write_enable) AND fifo_read_enable) = '1' ELSE
      fifo_sample_count;
  w_waddr <= fifo_back_indx;
  w_we <= fifo_write_enable;
  w_raddr <= fifo_front_indx;
  Empty <= fifo_out3;
  Full <= fifo_out4;
  Num_tmp <= fifo_sample_count;
  fifo_front_indx_next <= fifo_front_indx_temp;
  fifo_back_indx_next <= fifo_back_indx_temp;

  
  w_cz <= '1' WHEN Num_tmp > to_unsigned(16#00#, 5) ELSE
      '0';

  w_const <= '0';

  
  w_mux1 <= w_const WHEN w_cz = '0' ELSE
      Pop;

  f_d1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      w_d1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        w_d1 <= w_mux1;
      END IF;
    END IF;
  END PROCESS f_d1_process;


  f_d2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      w_d2 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND w_d1 = '1' THEN
        w_d2 <= w_waddr_1;
      END IF;
    END IF;
  END PROCESS f_d2_process;


  
  w_out <= w_d2 WHEN w_d1 = '0' ELSE
      w_waddr_1;

  Out_rsvd <= w_out;

  Num <= std_logic_vector(Num_tmp);

END rtl;

