{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676645814498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676645814499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 11:26:54 2023 " "Processing started: Fri Feb 17 11:26:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676645814499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1676645814499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1676645814499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1676645814961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1676645814961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 14 7 " "Found 14 design units, including 7 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-rtl " "Found design unit 1: Mux2-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FullAdder-rtl " "Found design unit 2: FullAdder-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Adder8-rtl " "Found design unit 3: Adder8-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 BitwiseOR-rtl " "Found design unit 4: BitwiseOR-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 BitwiseAND-rtl " "Found design unit 5: BitwiseAND-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ALU-main " "Found design unit 6: ALU-main" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 test_ALU-test " "Found design unit 7: test_ALU-test" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder8 " "Found entity 3: Adder8" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "4 BitwiseOR " "Found entity 4: BitwiseOR" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "5 BitwiseAND " "Found entity 5: BitwiseAND" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""} { "Info" "ISGN_ENTITY_NAME" "7 test_ALU " "Found entity 7: test_ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676645829048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676645829048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1676645829088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:Z0 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:Z0\"" {  } { { "ALU.vhd" "Z0" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676645829094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8 Adder8:Z1 " "Elaborating entity \"Adder8\" for hierarchy \"Adder8:Z1\"" {  } { { "ALU.vhd" "Z1" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676645829095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Adder8:Z1\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"Adder8:Z1\|FullAdder:FA0\"" {  } { { "ALU.vhd" "FA0" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676645829096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseOR BitwiseOR:Z2 " "Elaborating entity \"BitwiseOR\" for hierarchy \"BitwiseOR:Z2\"" {  } { { "ALU.vhd" "Z2" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676645829098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseAND BitwiseAND:Z3 " "Elaborating entity \"BitwiseAND\" for hierarchy \"BitwiseAND:Z3\"" {  } { { "ALU.vhd" "Z3" { Text "C:/Users/colem/Documents/VHDL-Projects/ALU/ALU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676645829099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676645829265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 11:27:09 2023 " "Processing ended: Fri Feb 17 11:27:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676645829265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676645829265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676645829265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1676645829265 ""}
