#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 16:26:22 2024
# Process ID: 32680
# Current directory: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18072 C:\Users\Pato\Desktop\Universida\2024-1\SEP\IEE2463_P1\Proyecto_1\proyecto_1.xpr
# Log file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/vivado.log
# Journal file: C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
ipx::edit_ip_in_project -upgrade true -name generador_f_v1_0_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/generador_f_v1_0_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/component.xml
update_compile_order -fileset sources_1
current_project proyecto_1
delete_bd_objs [get_bd_nets vio_1_probe_out0] [get_bd_cells vio_1]
current_project generador_f_v1_0_project
add_files -norecurse -copy_to c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/generador_f/src {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/hdl/SINE_RAM_v1_0.vhd C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/hdl/SINE_RAM_v1_0_S00_AXI.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::add_memory_map s00_axi_aresetn [ipx::current_core]
set_property slave_memory_map_ref s00_axi_aresetn [ipx::get_bus_interfaces s00_axi_aresetn -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project proyecto_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project generador_f_v1_0_project
startgroup
current_project proyecto_1
create_bd_cell -type ip -vlnv xilinx.com:user:SINE_RAM:3 SINE_RAM_0
endgroup
set_property location {3 530 -44} [get_bd_cells SINE_RAM_0]
set_property location {1 360 -64} [get_bd_cells SINE_RAM_0]
ipx::edit_ip_in_project -upgrade true -name SINE_RAM_v3_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/SINE_RAM_v3_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/SINE_RAM_1.0/component.xml
update_compile_order -fileset sources_1
current_project generador_f_v1_0_project
update_compile_order -fileset sources_1
ipx::remove_memory_map s00_axi_aresetn [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_bus_interface s00_axi_aresetn [ipx::current_core]
ipx::remove_bus_interface s00_axi_aclk [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores
current_project proyecto_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:generador_f:1.0 [get_ips  Proyecto_1_sep_generador_f_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_generador_f_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:generador_f:1.0 [get_ips  Proyecto_1_sep_generador_f_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_generador_f_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
connect_bd_net [get_bd_pins SINE_RAM_0/seno] [get_bd_pins Sel_funcion_0/seno]
set_property location {2 593 -66} [get_bd_cells SINE_RAM_0]
connect_bd_net [get_bd_pins SINE_RAM_0/counter] [get_bd_pins generador_f_0/sierra_o]
connect_bd_net [get_bd_ports clk] [get_bd_pins SINE_RAM_0/s00_axi_aclk]
report_ip_status -name ip_status 
set_property location {2 655 -47} [get_bd_cells SINE_RAM_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_FREC:3.0 RAM_FREC_0
endgroup
connect_bd_net [get_bd_pins RAM_FREC_0/divisor] [get_bd_pins Sel_frec_0/sw]
set_property location {0.5 30 411} [get_bd_cells RAM_FREC_0]
set_property location {1 91 241} [get_bd_cells RAM_FREC_0]
set_property location {1 -22 417} [get_bd_cells axi_traffic_gen_1]
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test} CONFIG.C_ATG_MIF_DATA_DEPTH {256}] [get_bd_cells axi_traffic_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_traffic_gen:3.0 axi_traffic_gen_2
endgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_CMD_MAX_RETRY {2147483647} CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe} CONFIG.C_ATG_MODE {AXI4-Lite} CONFIG.C_ATG_SYSINIT_MODES {System_Test}] [get_bd_cells axi_traffic_gen_2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/clk (100 MHz)} Clk_xbar {Auto} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100M/ext_reset_in]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
set_property CONFIG.FREQ_HZ 125000000 [get_bd_ports clk]
delete_bd_objs [get_bd_nets clk_0_1]
set_property location {-48 102} [get_bd_ports clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/clk (125 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
current_project SINE_RAM_v3_project
close_project
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_traffic_gen_0_axi_periph]
set_property location {8 1930 94} [get_bd_cells axi_traffic_gen_0]
connect_bd_intf_net [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1] [get_bd_intf_pins SINE_RAM_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_cells dist_mem_gen_0]
report_ip_status -name ip_status 
set_property location {3 712 105} [get_bd_cells axi_traffic_gen_2]
set_property location {4 1009 95} [get_bd_cells axi_smc]
set_property location {5 1226 106} [get_bd_cells axi_traffic_gen_1]
set_property location {5 1237 39} [get_bd_cells axi_traffic_gen_1]
set_property location {6 1466 66} [get_bd_cells axi_smc_1]
set_property location {12 3141 95} [get_bd_cells Math_0]
set_property location {10 2579 271} [get_bd_cells SINE_RAM_0]
set_property location {9 2284 575} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2331 336} [get_bd_cells SINE_RAM_0]
set_property location {9 2246 264} [get_bd_cells SINE_RAM_0]
set_property location {9 2270 407} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout -routing
set_property location {12 3070 582} [get_bd_cells ila_0]
regenerate_bd_layout -routing
set_property location {11 2905 230} [get_bd_cells Math_0]
set_property location {11 2869 144} [get_bd_cells Math_0]
set_property location {2796 -87} [get_bd_ports btn]
set_property location {2549 -236} [get_bd_ports sel]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {6 1420 153} [get_bd_cells vio_0]
set_property location {1 47 656} [get_bd_cells clk_wiz]
set_property location {1 80 570} [get_bd_cells clk_wiz]
set_property location {5 1216 475} [get_bd_cells axi_traffic_gen_1]
set_property location {5 1213 515} [get_bd_cells axi_traffic_gen_1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {9 2222 825} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2500 834} [get_bd_cells SINE_RAM_0]
set_property location {10 2541 533} [get_bd_cells Sel_funcion_0]
set_property location {10 2526 503} [get_bd_cells Sel_funcion_0]
set_property location {10 2525 454} [get_bd_cells Sel_funcion_0]
set_property location {10.5 2721 490} [get_bd_cells Sel_funcion_0]
set_property location {9.5 2289 387} [get_bd_cells generador_f_0]
regenerate_bd_layout
set_property location {11 2829 514} [get_bd_cells ila_0]
regenerate_bd_layout
set_property location {11 2852 646} [get_bd_cells Math_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name RAM_FREC_v3_0_project -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.tmp/RAM_FREC_v3_0_project c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores/RAM_FREC_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/IP_Cores
report_ip_status -name ip_status 
upgrade_ip [get_ips  Proyecto_1_sep_RAM_FREC_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Proyecto_1_sep_RAM_FREC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_vio_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_frec_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_funcion_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Math_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_ila_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_generador_f_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_SINE_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_2_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_rst_clk_100M_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
launch_runs Proyecto_1_sep_vio_0_0_synth_1 Proyecto_1_sep_Sel_frec_0_0_synth_1 Proyecto_1_sep_Sel_funcion_0_0_synth_1 Proyecto_1_sep_Math_0_0_synth_1 Proyecto_1_sep_ila_0_0_synth_1 Proyecto_1_sep_generador_f_0_0_synth_1 Proyecto_1_sep_SINE_RAM_0_0_synth_1 Proyecto_1_sep_RAM_FREC_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 Proyecto_1_sep_axi_smc_0_synth_1 Proyecto_1_sep_rst_clk_100M_0_synth_1 Proyecto_1_sep_axi_smc_1_0_synth_1 Proyecto_1_sep_clk_wiz_0_synth_1 -jobs 12
wait_on_run Proyecto_1_sep_vio_0_0_synth_1
wait_on_run Proyecto_1_sep_Sel_frec_0_0_synth_1
wait_on_run Proyecto_1_sep_Sel_funcion_0_0_synth_1
wait_on_run Proyecto_1_sep_Math_0_0_synth_1
wait_on_run Proyecto_1_sep_ila_0_0_synth_1
wait_on_run Proyecto_1_sep_generador_f_0_0_synth_1
wait_on_run Proyecto_1_sep_SINE_RAM_0_0_synth_1
wait_on_run Proyecto_1_sep_RAM_FREC_0_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1
wait_on_run Proyecto_1_sep_axi_smc_0_synth_1
wait_on_run Proyecto_1_sep_rst_clk_100M_0_synth_1
wait_on_run Proyecto_1_sep_axi_smc_1_0_synth_1
wait_on_run Proyecto_1_sep_clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files -ipstatic_source_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 15
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/Pato/Desktop/Universida/2024-1/SEP/Ayudantias/Ayudantia 1/Zybo-Z7-Master.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc
reorder_files -fileset constrs_1 -after C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Zybo-Z7-Master.xdc
delete_bd_objs [get_bd_nets reset_rtl_0_0_1] [get_bd_ports reset_rtl_0_0]
set_property location {270 466} [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_100M/ext_reset_in]
endgroup
set_property name reset_rtl [get_bd_ports reset_rtl_0]
set_property location {7 1708 320} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins rst_clk_100M/aux_reset_in]
delete_bd_objs [get_bd_ports reset_rtl]
delete_bd_objs [get_bd_nets vio_0_probe_out1]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins clk_wiz/reset]
undo
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins Sel_funcion_0/reset]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins clk_wiz/reset]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {6 1444 296} [get_bd_cells axi_traffic_gen_1]
set_property location {3 543 269} [get_bd_cells rst_clk_100M]
regenerate_bd_layout
set_property location {10 2441 237} [get_bd_cells generador_f_0]
save_bd_design
regenerate_bd_layout
regenerate_bd_layout
set_property location {10 2409 390} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2414 428} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2424 448} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2419 469} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2418 499} [get_bd_cells axi_traffic_gen_0]
set_property location {10 2409 515} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.2 [current_project]
reset_run synth_1
reset_run Proyecto_1_sep_vio_0_0_synth_1
reset_run Proyecto_1_sep_Sel_frec_0_0_synth_1
reset_run Proyecto_1_sep_Sel_funcion_0_0_synth_1
reset_run Proyecto_1_sep_Math_0_0_synth_1
reset_run Proyecto_1_sep_ila_0_0_synth_1
reset_run Proyecto_1_sep_generador_f_0_0_synth_1
reset_run Proyecto_1_sep_SINE_RAM_0_0_synth_1
reset_run Proyecto_1_sep_RAM_FREC_0_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1
reset_run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1
reset_run Proyecto_1_sep_rst_clk_100M_0_synth_1
reset_run Proyecto_1_sep_clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
connect_bd_intf_net [get_bd_intf_pins axi_traffic_gen_1/M_AXI] [get_bd_intf_pins RAM_FREC_0/S00_AXI]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {3 644 291} [get_bd_cells rst_clk_100M]
set_property location {3 589 334} [get_bd_cells rst_clk_100M]
set_property location {1 62 200} [get_bd_cells vio_0]
set_property location {1 90 129} [get_bd_cells vio_0]
set_property location {1 135 129} [get_bd_cells vio_0]
set_property location {2 298 548} [get_bd_cells clk_wiz]
set_property location {1 87 329} [get_bd_cells vio_0]
set_property location {1 86 373} [get_bd_cells vio_0]
set_property location {3 566 378} [get_bd_cells rst_clk_100M]
set_property location {3 566 416} [get_bd_cells rst_clk_100M]
set_property location {3 566 379} [get_bd_cells rst_clk_100M]
set_property location {3 552 382} [get_bd_cells rst_clk_100M]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {11 2803 462} [get_bd_cells Sel_funcion_0]
set_property location {11 2776 530} [get_bd_cells Sel_funcion_0]
set_property location {11 2736 663} [get_bd_cells Sel_funcion_0]
set_property location {12 3074 313} [get_bd_cells Math_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {8 2022 393} [get_bd_cells Sel_frec_0]
set_property location {8.5 2055 386} [get_bd_cells Sel_frec_0]
set_property location {8 2074 405} [get_bd_cells Sel_frec_0]
open_run impl_1
regenerate_bd_layout
set_property location {10 2525 258} [get_bd_cells Sel_funcion_0]
set_property location {10 2511 305} [get_bd_cells Sel_funcion_0]
set_property location {10.5 2792 249} [get_bd_cells Math_0]
set_property location {10.5 2671 218} [get_bd_cells Math_0]
set_property location {10.5 2578 258} [get_bd_cells Math_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2472 317} [get_bd_ports btn]
set_property location {2502 332} [get_bd_ports btn]
set_property location {2421 336} [get_bd_ports btn]
set_property location {2666 11} [get_bd_ports btn]
set_property location {10 2480 315} [get_bd_cells generador_f_0]
set_property location {10 2530 341} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {10 2524 365} [get_bd_cells generador_f_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {9 2192 117} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2235 564} [get_bd_cells generador_f_0]
set_property location {9 2226 652} [get_bd_cells generador_f_0]
set_property location {10 2613 281} [get_bd_cells SINE_RAM_0]
set_property location {9 2218 236} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2231 324} [get_bd_cells axi_traffic_gen_0]
set_property location {9 2236 544} [get_bd_cells generador_f_0]
set_property location {9 2232 482} [get_bd_cells generador_f_0]
set_property location {9 2259 426} [get_bd_cells generador_f_0]
set_property location {9 2231 397} [get_bd_cells generador_f_0]
set_property location {9 2240 595} [get_bd_cells generador_f_0]
set_property location {9 2231 472} [get_bd_cells generador_f_0]
set_property location {9 2233 420} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {11 2837 394} [get_bd_cells Sel_funcion_0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {9 2245 686} [get_bd_cells generador_f_0]
set_property location {9 2243 765} [get_bd_cells generador_f_0]
set_property location {9 2243 869} [get_bd_cells generador_f_0]
set_property location {9 2230 1064} [get_bd_cells generador_f_0]
set_property location {9 2250 772} [get_bd_cells generador_f_0]
set_property location {9 2230 710} [get_bd_cells generador_f_0]
set_property location {9 2221 657} [get_bd_cells generador_f_0]
set_property location {9 2231 627} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {11 2860 320} [get_bd_cells Sel_funcion_0]
set_property location {11 2842 383} [get_bd_cells Sel_funcion_0]
set_property location {11 2821 223} [get_bd_cells Sel_funcion_0]
set_property location {11 2852 176} [get_bd_cells Sel_funcion_0]
set_property location {11 2858 159} [get_bd_cells Sel_funcion_0]
set_property location {11 2866 161} [get_bd_cells Sel_funcion_0]
set_property location {11 2857 129} [get_bd_cells Sel_funcion_0]
regenerate_bd_layout -routing
set_property location {12 3095 152} [get_bd_cells Math_0]
set_property location {12 3085 38} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {12 3025 29} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {12 3010 -34} [get_bd_cells Math_0]
set_property location {12 3085 -176} [get_bd_cells Math_0]
regenerate_bd_layout -routing
report_ip_status -name ip_status 
upgrade_ip [get_ips  {Proyecto_1_sep_generador_f_0_0 Proyecto_1_sep_Math_0_0 Proyecto_1_sep_clk_wiz_0 Proyecto_1_sep_axi_traffic_gen_1_0 Proyecto_1_sep_rst_clk_100M_0 Proyecto_1_sep_SINE_RAM_0_0 Proyecto_1_sep_axi_smc_0 Proyecto_1_sep_vio_0_0 Proyecto_1_sep_RAM_FREC_0_0 Proyecto_1_sep_ila_0_0 Proyecto_1_sep_Sel_frec_0_0 Proyecto_1_sep_axi_traffic_gen_0_0 Proyecto_1_sep_axi_traffic_gen_2_0 Proyecto_1_sep_Sel_funcion_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {Proyecto_1_sep_generador_f_0_0 Proyecto_1_sep_Math_0_0 Proyecto_1_sep_clk_wiz_0 Proyecto_1_sep_axi_traffic_gen_1_0 Proyecto_1_sep_rst_clk_100M_0 Proyecto_1_sep_SINE_RAM_0_0 Proyecto_1_sep_axi_smc_0 Proyecto_1_sep_vio_0_0 Proyecto_1_sep_RAM_FREC_0_0 Proyecto_1_sep_ila_0_0 Proyecto_1_sep_Sel_frec_0_0 Proyecto_1_sep_axi_traffic_gen_0_0 Proyecto_1_sep_axi_traffic_gen_2_0 Proyecto_1_sep_Sel_funcion_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_vio_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_frec_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Sel_funcion_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_Math_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_ila_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_generador_f_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_SINE_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_RAM_FREC_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_0_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_1_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_traffic_gen_2_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_rst_clk_100M_0] }
catch { config_ip_cache -export [get_ips -all Proyecto_1_sep_clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd]
launch_runs Proyecto_1_sep_vio_0_0_synth_1 Proyecto_1_sep_Sel_frec_0_0_synth_1 Proyecto_1_sep_Sel_funcion_0_0_synth_1 Proyecto_1_sep_Math_0_0_synth_1 Proyecto_1_sep_ila_0_0_synth_1 Proyecto_1_sep_generador_f_0_0_synth_1 Proyecto_1_sep_SINE_RAM_0_0_synth_1 Proyecto_1_sep_RAM_FREC_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_0_0_synth_1 Proyecto_1_sep_axi_traffic_gen_1_0_synth_1 Proyecto_1_sep_axi_traffic_gen_2_0_synth_1 Proyecto_1_sep_axi_smc_0_synth_1 Proyecto_1_sep_rst_clk_100M_0_synth_1 Proyecto_1_sep_clk_wiz_0_synth_1 -jobs 16
wait_on_run Proyecto_1_sep_vio_0_0_synth_1
wait_on_run Proyecto_1_sep_Sel_frec_0_0_synth_1
wait_on_run Proyecto_1_sep_Sel_funcion_0_0_synth_1
wait_on_run Proyecto_1_sep_Math_0_0_synth_1
wait_on_run Proyecto_1_sep_ila_0_0_synth_1
wait_on_run Proyecto_1_sep_generador_f_0_0_synth_1
wait_on_run Proyecto_1_sep_SINE_RAM_0_0_synth_1
wait_on_run Proyecto_1_sep_RAM_FREC_0_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_1_0_synth_1
wait_on_run Proyecto_1_sep_axi_traffic_gen_2_0_synth_1
wait_on_run Proyecto_1_sep_axi_smc_0_synth_1
wait_on_run Proyecto_1_sep_rst_clk_100M_0_synth_1
wait_on_run Proyecto_1_sep_clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd] -directory C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files -ipstatic_source_dir C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/modelsim} {questa=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/questa} {riviera=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {6 1538 279} [get_bd_cells vio_0]
set_property location {5 1478 330} [get_bd_cells vio_0]
set_property location {6 1696 323} [get_bd_cells vio_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
report_ip_status -name ip_status 
set_property location {244 92} [get_bd_ports clk]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {2612 -84} [get_bd_ports btn]
set_property location {2835 -131} [get_bd_ports sel]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {-122 61} [get_bd_ports btn]
set_property location {-254 120} [get_bd_ports sel]
regenerate_bd_layout
set_property location {55 147} [get_bd_ports clk]
regenerate_bd_layout
set_property location {18 159} [get_bd_ports clk]
set_property location {-206 186} [get_bd_ports clk]
regenerate_bd_layout
set_property location {2603 -318} [get_bd_ports btn]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {10 2377 542} [get_bd_cells generador_f_0]
set_property location {10 2416 448} [get_bd_cells generador_f_0]
regenerate_bd_layout -routing
set_property location {9 2124 411} [get_bd_cells Sel_frec_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
set_property location {2664 911} [get_bd_ports sel]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {573 750} [get_bd_ports clk]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {448 31} [get_bd_ports clk]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {2907 116} [get_bd_ports sel]
set_property location {2791 862} [get_bd_ports btn]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {2823 58} [get_bd_ports sel]
regenerate_bd_layout
set_property location {358 741} [get_bd_ports clk]
regenerate_bd_layout
set_property location {7 1712 516} [get_bd_cells axi_traffic_gen_0]
set_property location {7 1650 466} [get_bd_cells axi_traffic_gen_0]
set_property location {7 1647 502} [get_bd_cells axi_traffic_gen_0]
regenerate_bd_layout -routing
set_property location {8 1961 467} [get_bd_cells Sel_frec_0]
regenerate_bd_layout -routing
set_property location {9 2207 519} [get_bd_cells SINE_RAM_0]
regenerate_bd_layout -routing
set_property location {8 1993 163} [get_bd_cells generador_f_0]
set_property location {8 2023 497} [get_bd_cells SINE_RAM_0]
set_property location {8.5 2299 354} [get_bd_cells Sel_funcion_0]
set_property location {9 2256 328} [get_bd_cells Sel_funcion_0]
set_property location {9.5 2524 302} [get_bd_cells ila_0]
set_property location {10 2479 263} [get_bd_cells ila_0]
set_property location {9 2177 901} [get_bd_cells Math_0]
regenerate_bd_layout -routing
set_property location {7 1600 486} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
set_property location {7 1658 479} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {10 2394 -375} [get_bd_cells ila_0]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {2513 -131} [get_bd_ports btn]
set_property location {2520 110} [get_bd_ports btn]
set_property location {2501 -63} [get_bd_ports btn]
set_property location {2534 272} [get_bd_ports btn]
set_property location {2442 42} [get_bd_ports btn]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {7 1721 445} [get_bd_cells RAM_FREC_0]
set_property location {7 1720 435} [get_bd_cells RAM_FREC_0]
set_property location {7 1717 418} [get_bd_cells RAM_FREC_0]
set_property location {7 1718 405} [get_bd_cells RAM_FREC_0]
set_property location {7 1720 412} [get_bd_cells RAM_FREC_0]
regenerate_bd_layout -routing
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq8'h01 [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
close_hw_manager
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_nets axi_smc_M01_AXI] [get_bd_cells axi_smc]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc_1} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_0/M_AXI_LITE_CH1]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_smc_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_cells axi_smc]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
validate_bd_design -force
report_ip_status -name ip_status 
validate_bd_design -force
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_traffic_gen_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/M_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_traffic_gen_0_axi_periph_M00_AXI] [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_cells axi_traffic_gen_0_axi_periph]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/data_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/addr_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/mask_adv.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe adv/ctrl_adv.coe}] [get_bd_cells axi_traffic_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_ATG_SYSTEM_INIT_DATA_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/data_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_ADDR_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/addr_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_MASK_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/mask_sin.coe} CONFIG.C_ATG_SYSTEM_INIT_CTRL_MIF {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Extras/coe lite/ctrl_sin.coe}] [get_bd_cells axi_traffic_gen_2]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
report_ip_status -name ip_status 
validate_bd_design
delete_bd_objs [get_bd_addr_segs axi_traffic_gen_2/Reg1/SEG_axi_traffic_gen_1_Reg0] [get_bd_addr_segs axi_traffic_gen_2/Reg1/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_RAM_FREC_0_S00_AXI_mem] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_0/Reg1/SEG_axi_traffic_gen_1_Reg0] [get_bd_addr_segs axi_traffic_gen_1/Data/SEG_SINE_RAM_0_S00_AXI_reg] [get_bd_addr_segs axi_traffic_gen_1/Data/SEG_RAM_FREC_0_S00_AXI_mem]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_1_M_AXI] [get_bd_intf_nets axi_smc_1_M00_AXI] [get_bd_cells axi_smc_1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_1/M_AXI} Slave {/RAM_FREC_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins RAM_FREC_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_2_M_AXI_LITE_CH1] [get_bd_intf_nets axi_traffic_gen_2_axi_periph_M00_AXI] [get_bd_cells axi_traffic_gen_2_axi_periph]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_2/M_AXI_LITE_CH1} Slave {/SINE_RAM_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins SINE_RAM_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets axi_traffic_gen_0_M_AXI_LITE_CH1] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/clk_wiz/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_traffic_gen_0/M_AXI_LITE_CH1} Slave {/axi_traffic_gen_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_traffic_gen_1/S_AXI]
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run Proyecto_1_sep_axi_traffic_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE_RADIX BINARY [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000001 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property TRIGGER_COMPARE_VALUE neq8'h01 [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'hXX [get_hw_probes Proyecto_1_sep_i/comp_cuadrada_0_cuadrada -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'bXXXX_XXXX [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'b0100_0000 [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property CORE_REFRESH_RATE_MS 1 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property CORE_REFRESH_RATE_MS 10000 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property CORE_REFRESH_RATE_MS 1000 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
delete_bd_objs [get_bd_nets clk_1]
undo
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
startgroup
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_0/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_1/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_traffic_gen_2_axi_periph/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins RAM_FREC_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_clk_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Sel_frec_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins vio_0/clk]
endgroup
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
report_ip_status -name ip_status 
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property CORE_REFRESH_RATE_MS 500 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
save_wave_config {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_target {localhost:3121/xilinx_tcf/Digilent/210351B3FC65A}
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
set_property OUTPUT_VALUE 10000000 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
endgroup
set_property OUTPUT_VALUE 00000010 [get_hw_probes Proyecto_1_sep_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
commit_hw_vio [get_hw_probes {Proyecto_1_sep_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq8'b0000_0000 [get_hw_probes Proyecto_1_sep_i/Dientes_de_sierra_0_sierra -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.runs/impl_1/Proyecto_1_sep_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"Proyecto_1_sep_i/ila_0"}]]
open_bd_design {C:/Users/Pato/Desktop/Universida/2024-1/SEP/IEE2463_P1/Proyecto_1/proyecto_1.srcs/sources_1/bd/Proyecto_1_sep/Proyecto_1_sep.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_1
endgroup
set_property location {9 2226 513} [get_bd_cells ila_1]
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXI] [get_bd_intf_pins RAM_FREC_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.C_PROBE43_MU_CNT {1} CONFIG.C_PROBE42_MU_CNT {1} CONFIG.C_PROBE41_MU_CNT {1} CONFIG.C_PROBE40_MU_CNT {1} CONFIG.C_PROBE39_MU_CNT {1} CONFIG.C_PROBE38_MU_CNT {1} CONFIG.C_PROBE37_MU_CNT {1} CONFIG.C_PROBE36_MU_CNT {1} CONFIG.C_PROBE35_MU_CNT {1} CONFIG.C_PROBE34_MU_CNT {1} CONFIG.C_PROBE33_MU_CNT {1} CONFIG.C_PROBE32_MU_CNT {1} CONFIG.C_PROBE31_MU_CNT {1} CONFIG.C_PROBE30_MU_CNT {1} CONFIG.C_PROBE29_MU_CNT {1} CONFIG.C_PROBE28_MU_CNT {1} CONFIG.C_PROBE27_MU_CNT {1} CONFIG.C_PROBE26_MU_CNT {1} CONFIG.C_PROBE25_MU_CNT {1} CONFIG.C_PROBE24_MU_CNT {1} CONFIG.C_PROBE23_MU_CNT {1} CONFIG.C_PROBE22_MU_CNT {1} CONFIG.C_PROBE21_MU_CNT {1} CONFIG.C_PROBE20_MU_CNT {1} CONFIG.C_PROBE19_MU_CNT {1} CONFIG.C_PROBE18_MU_CNT {1} CONFIG.C_PROBE17_MU_CNT {1} CONFIG.C_PROBE16_MU_CNT {1} CONFIG.C_PROBE15_MU_CNT {1} CONFIG.C_PROBE14_MU_CNT {1} CONFIG.C_PROBE13_MU_CNT {1} CONFIG.C_PROBE12_MU_CNT {1} CONFIG.C_PROBE11_MU_CNT {1} CONFIG.C_PROBE10_MU_CNT {1} CONFIG.C_PROBE9_MU_CNT {1} CONFIG.C_PROBE8_MU_CNT {1} CONFIG.C_PROBE7_MU_CNT {1} CONFIG.C_PROBE6_MU_CNT {1} CONFIG.C_PROBE5_MU_CNT {1} CONFIG.C_PROBE4_MU_CNT {1} CONFIG.C_PROBE3_MU_CNT {1} CONFIG.C_PROBE2_MU_CNT {1} CONFIG.C_PROBE1_MU_CNT {1} CONFIG.C_PROBE0_MU_CNT {1} CONFIG.ALL_PROBE_SAME_MU {true} CONFIG.ALL_PROBE_SAME_MU_CNT {1}] [get_bd_cells ila_1]
endgroup
copy_bd_objs /  [get_bd_cells {ila_1}]
set_property location {10 2757 440} [get_bd_cells ila_2]
connect_bd_intf_net [get_bd_intf_pins ila_2/SLOT_0_AXI] -boundary_type upper [get_bd_intf_pins axi_traffic_gen_2_axi_periph/M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk (125 MHz)} Freq {125} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_2/clk]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
validate_bd_design
delete_bd_objs [get_bd_nets clk_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {Auto} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins ila_1/clk]
