

================================================================
== Vitis HLS Report for 'two_complement_adder_Pipeline_VITIS_LOOP_8_1'
================================================================
* Date:           Mon Apr  1 07:18:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        two_complement_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.282 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |        8|        8|         1|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       56|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        7|       92|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_169_p2     |         +|   0|  0|  12|           4|           2|
    |and_ln11_1_fu_157_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_151_p2    |       and|   0|  0|   2|           1|           1|
    |lshr_ln9_1_fu_128_p2  |      lshr|   0|  0|  17|           8|           8|
    |lshr_ln9_fu_118_p2    |      lshr|   0|  0|  17|           8|           8|
    |carry_1_fu_163_p2     |        or|   0|  0|   2|           1|           1|
    |temp_sum_d0           |       xor|   0|  0|   2|           1|           1|
    |xor_ln9_fu_138_p2     |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  56|          25|          23|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_carry_phi_fu_81_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2           |   9|          2|    4|          8|
    |i_fu_42                        |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   10|         20|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |carry_reg_78  |  1|   0|    1|          0|
    |i_fu_42       |  4|   0|    4|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  7|   0|    7|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  two_complement_adder_Pipeline_VITIS_LOOP_8_1|  return value|
|a_load             |   in|    8|     ap_none|                                        a_load|        scalar|
|b_load             |   in|    8|     ap_none|                                        b_load|        scalar|
|temp_sum_address0  |  out|    4|   ap_memory|                                      temp_sum|         array|
|temp_sum_ce0       |  out|    1|   ap_memory|                                      temp_sum|         array|
|temp_sum_we0       |  out|    1|   ap_memory|                                      temp_sum|         array|
|temp_sum_d0        |  out|    1|   ap_memory|                                      temp_sum|         array|
|carry_out          |  out|    1|      ap_vld|                                     carry_out|       pointer|
|carry_out_ap_vld   |  out|    1|      ap_vld|                                     carry_out|       pointer|
+-------------------+-----+-----+------------+----------------------------------------------+--------------+

