warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	- (not selected)
	invalid end states	- (disabled by never claim)

State-vector 124 byte, depth reached 38, errors: 0
      157 states, stored
      135 states, matched
      292 transitions (= stored+matched)
      558 atomic steps
hash conflicts:         0 (resolved)

Stats on memory usage (in Megabytes):
    0.024	equivalent memory usage for states (stored*(State-vector + overhead))
    0.435	actual memory usage for states
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  128.925	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:119 2:9 3:3 4:2 ]
unreached in proctype exec
	output.pml:163, state 139, "(1)"
	output.pml:185, state 163, "running[2] = 1"
	output.pml:186, state 164, "T2_X0 = T0_X0"
	output.pml:187, state 165, "T2_X0_1 = T0_X0_1"
	output.pml:188, state 166, "T2_X0_2 = T0_X0_2"
	output.pml:189, state 167, "T2_X0_3 = T0_X0_3"
	output.pml:190, state 168, "T2_X0_4 = T0_X0_4"
	output.pml:191, state 169, "T2_X0_5 = T0_X0_5"
	output.pml:192, state 170, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:193, state 171, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:194, state 172, "T2_X1 = T0_X1"
	output.pml:195, state 173, "T2_X2 = T0_X2"
	output.pml:196, state 174, "T2_X3 = T0_X3"
	output.pml:197, state 175, "T2_X4 = 0"
	output.pml:198, state 176, "T2_X5 = 0"
	output.pml:199, state 177, "T2_X5_1 = 0"
	output.pml:200, state 178, "T2_X5_2 = 0"
	output.pml:201, state 179, "T2_X6 = 0"
	output.pml:205, state 183, "running[3] = 1"
	output.pml:206, state 184, "T3_X0 = T0_X5"
	output.pml:207, state 185, "T3_X0_1 = T0_X5_1"
	output.pml:208, state 186, "T3_X0_2 = T0_X5_2"
	output.pml:209, state 187, "T3_X0_3 = T0_X5_3"
	output.pml:210, state 188, "T3_X0_3_1 = T0_X5_3_1"
	output.pml:211, state 189, "T3_X0_4 = T0_X5_4"
	output.pml:212, state 190, "T3_X0_4_1 = T0_X5_4_1"
	output.pml:213, state 191, "T3_X1 = T0_X1"
	output.pml:214, state 192, "T3_X2 = T0_X2"
	output.pml:215, state 193, "T3_X3 = T0_X3"
	output.pml:216, state 194, "T3_X4 = 0"
	output.pml:217, state 195, "T3_X5 = 0"
	output.pml:218, state 196, "T3_X5_1 = 0"
	output.pml:222, state 200, "running[1] = 0"
	output.pml:223, state 201, "T0_X5 = T1_X0"
	output.pml:224, state 202, "T0_X5_1 = T1_X0_1"
	output.pml:225, state 203, "T0_X5_2 = T1_X0_2"
	output.pml:226, state 204, "T0_X5_3 = T1_X0_3"
	output.pml:227, state 205, "T0_X5_3_1 = T1_X0_3_1"
	output.pml:228, state 206, "T0_X5_4 = T1_X0_4"
	output.pml:229, state 207, "T0_X5_4_1 = T1_X0_4_1"
	output.pml:233, state 211, "running[2] = 0"
	output.pml:234, state 212, "T0_X6 = T2_X6"
	output.pml:238, state 216, "running[3] = 0"
	output.pml:239, state 217, "T0_X6 = T3_X4"
	output.pml:248, state 227, "T1_X0 = 0"
	output.pml:248, state 227, "T1_X0 = 13"
	output.pml:249, state 230, "T1_X0_1 = 13"
	output.pml:250, state 233, "T1_X0_2 = 13"
	output.pml:251, state 236, "T1_X0_3 = 13"
	output.pml:252, state 239, "T1_X0_3_1 = 13"
	output.pml:253, state 242, "T1_X0_4 = 13"
	output.pml:254, state 245, "T1_X0_4_1 = 13"
	output.pml:255, state 249, "T1_X1 = 0"
	output.pml:255, state 249, "T1_X1 = 13"
	output.pml:256, state 252, "T1_X1_1 = 13"
	output.pml:257, state 255, "T1_X1_2 = 13"
	output.pml:258, state 258, "T1_X1_3 = 13"
	output.pml:259, state 261, "T1_X1_3_1 = 13"
	output.pml:260, state 264, "T1_X1_4 = 13"
	output.pml:261, state 267, "T1_X1_4_1 = 13"
	output.pml:270, state 284, "T1_X0 = 0"
	output.pml:270, state 284, "T1_X0 = 13"
	output.pml:271, state 287, "T1_X0_1 = 13"
	output.pml:272, state 290, "T1_X0_2 = 13"
	output.pml:273, state 293, "T1_X0_3 = 13"
	output.pml:274, state 296, "T1_X0_3_1 = 13"
	output.pml:275, state 299, "T1_X0_4 = 13"
	output.pml:276, state 302, "T1_X0_4_1 = 13"
	output.pml:277, state 306, "T1_X1 = 0"
	output.pml:277, state 306, "T1_X1 = 13"
	output.pml:278, state 309, "T1_X1_1 = 13"
	output.pml:279, state 312, "T1_X1_2 = 13"
	output.pml:280, state 315, "T1_X1_3 = 13"
	output.pml:281, state 318, "T1_X1_3_1 = 13"
	output.pml:282, state 321, "T1_X1_4 = 13"
	output.pml:283, state 324, "T1_X1_4_1 = 13"
	output.pml:312, state 395, "(1)"
	output.pml:316, state 401, "ready[1] = 1"
	output.pml:325, state 420, "T2_X6 = S1"
	output.pml:325, state 420, "T2_X6 = S4"
	output.pml:325, state 420, "T2_X6 = S2"
	output.pml:325, state 420, "T2_X6 = S3"
	output.pml:325, state 420, "T2_X6 = S5"
	output.pml:325, state 420, "T2_X6 = S6"
	output.pml:325, state 420, "T2_X6 = S7"
	output.pml:325, state 420, "T2_X6 = S8"
	output.pml:325, state 420, "T2_X6 = S9"
	output.pml:325, state 420, "T2_X6 = 0"
	output.pml:325, state 420, "T2_X6 = 13"
	output.pml:334, state 438, "T2_X4 = S0"
	output.pml:334, state 438, "T2_X4 = 0"
	output.pml:334, state 438, "T2_X4 = 13"
	output.pml:335, state 442, "T2_X5 = 0"
	output.pml:335, state 442, "T2_X5 = 13"
	output.pml:336, state 445, "T2_X5_1 = 13"
	output.pml:337, state 448, "T2_X5_2 = 13"
	output.pml:338, state 461, "T2_X6 = S1"
	output.pml:338, state 461, "T2_X6 = S4"
	output.pml:338, state 461, "T2_X6 = S2"
	output.pml:338, state 461, "T2_X6 = S3"
	output.pml:338, state 461, "T2_X6 = S5"
	output.pml:338, state 461, "T2_X6 = S6"
	output.pml:338, state 461, "T2_X6 = S7"
	output.pml:338, state 461, "T2_X6 = S8"
	output.pml:338, state 461, "T2_X6 = S9"
	output.pml:338, state 461, "T2_X6 = 0"
	output.pml:338, state 461, "T2_X6 = 13"
	output.pml:347, state 487, "T2_X6 = S1"
	output.pml:347, state 487, "T2_X6 = S4"
	output.pml:347, state 487, "T2_X6 = S2"
	output.pml:347, state 487, "T2_X6 = S3"
	output.pml:347, state 487, "T2_X6 = S5"
	output.pml:347, state 487, "T2_X6 = S6"
	output.pml:347, state 487, "T2_X6 = S7"
	output.pml:347, state 487, "T2_X6 = S8"
	output.pml:347, state 487, "T2_X6 = S9"
	output.pml:347, state 487, "T2_X6 = 0"
	output.pml:347, state 487, "T2_X6 = 13"
	output.pml:354, state 501, "(1)"
	output.pml:323, state 502, "((((T2_X6!=S4)&&(T2_X6!=S2))&&(T2_X6!=S5)))"
	output.pml:323, state 502, "(((T2_X5==CONST_NULL)&&(T2_X6==S6)))"
	output.pml:323, state 502, "((T2_X6==S6))"
	output.pml:323, state 502, "else"
	output.pml:358, state 507, "ready[2] = 1"
	output.pml:367, state 517, "T3_X5 = 0"
	output.pml:367, state 517, "T3_X5 = 13"
	output.pml:368, state 520, "T3_X5_1 = 13"
	output.pml:377, state 537, "T3_X5 = 0"
	output.pml:377, state 537, "T3_X5 = 13"
	output.pml:378, state 540, "T3_X5_1 = 13"
	output.pml:385, state 554, "(1)"
	output.pml:365, state 555, "(1)"
	output.pml:365, state 555, "((T3_X5==CONST_NULL))"
	output.pml:365, state 555, "else"
	output.pml:389, state 560, "running[4] = 1"
	output.pml:390, state 561, "T4_X0 = T3_X0"
	output.pml:391, state 562, "T4_X0_1 = T3_X0_1"
	output.pml:392, state 563, "T4_X0_2 = T3_X0_2"
	output.pml:393, state 564, "T4_X0_3 = T3_X0_3"
	output.pml:394, state 565, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:395, state 566, "T4_X0_4 = T3_X0_4"
	output.pml:396, state 567, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:397, state 568, "T4_X1 = T3_X1"
	output.pml:398, state 569, "T4_X2 = T3_X2"
	output.pml:399, state 570, "T4_X3 = T3_X3"
	output.pml:400, state 571, "T4_X4 = 0"
	output.pml:401, state 572, "T4_X5 = T3_X5"
	output.pml:402, state 573, "T4_X5_1 = T3_X5_1"
	output.pml:403, state 574, "T4_X6 = 0"
	output.pml:404, state 575, "T4_X6_1 = 0"
	output.pml:405, state 576, "T4_X6_2 = 0"
	output.pml:406, state 577, "T4_X6_2_1 = 0"
	output.pml:407, state 578, "T4_X6_3 = 0"
	output.pml:408, state 579, "T4_X6_3_1 = 0"
	output.pml:409, state 580, "T4_X6_4 = 0"
	output.pml:410, state 581, "T4_X6_4_1 = 0"
	output.pml:411, state 582, "T4_X7 = 0"
	output.pml:412, state 583, "T4_X7_1 = 0"
	output.pml:413, state 584, "T4_X7_2 = 0"
	output.pml:414, state 585, "T4_X7_2_1 = 0"
	output.pml:415, state 586, "T4_X7_3 = 0"
	output.pml:416, state 587, "T4_X7_3_1 = 0"
	output.pml:417, state 588, "T4_X7_4 = 0"
	output.pml:418, state 589, "T4_X7_4_1 = 0"
	output.pml:422, state 593, "running[4] = 0"
	output.pml:423, state 594, "T3_X4 = T4_X4"
	output.pml:427, state 598, "ready[3] = 1"
	output.pml:436, state 617, "T4_X4 = S1"
	output.pml:436, state 617, "T4_X4 = S4"
	output.pml:436, state 617, "T4_X4 = S2"
	output.pml:436, state 617, "T4_X4 = S3"
	output.pml:436, state 617, "T4_X4 = S5"
	output.pml:436, state 617, "T4_X4 = S6"
	output.pml:436, state 617, "T4_X4 = S7"
	output.pml:436, state 617, "T4_X4 = S8"
	output.pml:436, state 617, "T4_X4 = S9"
	output.pml:436, state 617, "T4_X4 = 0"
	output.pml:436, state 617, "T4_X4 = 13"
	output.pml:437, state 621, "T4_X6 = 0"
	output.pml:437, state 621, "T4_X6 = 13"
	output.pml:438, state 624, "T4_X6_1 = 13"
	output.pml:439, state 627, "T4_X6_2 = 13"
	output.pml:440, state 630, "T4_X6_2_1 = 13"
	output.pml:441, state 633, "T4_X6_3 = 13"
	output.pml:442, state 636, "T4_X6_3_1 = 13"
	output.pml:443, state 639, "T4_X6_4 = 13"
	output.pml:444, state 642, "T4_X6_4_1 = 13"
	output.pml:445, state 646, "T4_X7 = 0"
	output.pml:445, state 646, "T4_X7 = 13"
	output.pml:446, state 649, "T4_X7_1 = 13"
	output.pml:447, state 652, "T4_X7_2 = 13"
	output.pml:448, state 655, "T4_X7_2_1 = 13"
	output.pml:449, state 658, "T4_X7_3 = 13"
	output.pml:450, state 661, "T4_X7_3_1 = 13"
	output.pml:451, state 664, "T4_X7_4 = 13"
	output.pml:452, state 667, "T4_X7_4_1 = 13"
	output.pml:461, state 693, "T4_X4 = S1"
	output.pml:461, state 693, "T4_X4 = S4"
	output.pml:461, state 693, "T4_X4 = S2"
	output.pml:461, state 693, "T4_X4 = S3"
	output.pml:461, state 693, "T4_X4 = S5"
	output.pml:461, state 693, "T4_X4 = S6"
	output.pml:461, state 693, "T4_X4 = S7"
	output.pml:461, state 693, "T4_X4 = S8"
	output.pml:461, state 693, "T4_X4 = S9"
	output.pml:461, state 693, "T4_X4 = 0"
	output.pml:461, state 693, "T4_X4 = 13"
	output.pml:462, state 697, "T4_X6 = 0"
	output.pml:462, state 697, "T4_X6 = 13"
	output.pml:463, state 700, "T4_X6_1 = 13"
	output.pml:464, state 703, "T4_X6_2 = 13"
	output.pml:465, state 706, "T4_X6_2_1 = 13"
	output.pml:466, state 709, "T4_X6_3 = 13"
	output.pml:467, state 712, "T4_X6_3_1 = 13"
	output.pml:468, state 715, "T4_X6_4 = 13"
	output.pml:469, state 718, "T4_X6_4_1 = 13"
	output.pml:470, state 722, "T4_X7 = 0"
	output.pml:470, state 722, "T4_X7 = 13"
	output.pml:471, state 725, "T4_X7_1 = 13"
	output.pml:472, state 728, "T4_X7_2 = 13"
	output.pml:473, state 731, "T4_X7_2_1 = 13"
	output.pml:474, state 734, "T4_X7_3 = 13"
	output.pml:475, state 737, "T4_X7_3_1 = 13"
	output.pml:476, state 740, "T4_X7_4 = 13"
	output.pml:477, state 743, "T4_X7_4_1 = 13"
	output.pml:486, state 769, "T4_X4 = S1"
	output.pml:486, state 769, "T4_X4 = S4"
	output.pml:486, state 769, "T4_X4 = S2"
	output.pml:486, state 769, "T4_X4 = S3"
	output.pml:486, state 769, "T4_X4 = S5"
	output.pml:486, state 769, "T4_X4 = S6"
	output.pml:486, state 769, "T4_X4 = S7"
	output.pml:486, state 769, "T4_X4 = S8"
	output.pml:486, state 769, "T4_X4 = S9"
	output.pml:486, state 769, "T4_X4 = 0"
	output.pml:486, state 769, "T4_X4 = 13"
	output.pml:487, state 773, "T4_X6 = 0"
	output.pml:487, state 773, "T4_X6 = 13"
	output.pml:488, state 776, "T4_X6_1 = 13"
	output.pml:489, state 779, "T4_X6_2 = 13"
	output.pml:490, state 782, "T4_X6_2_1 = 13"
	output.pml:491, state 785, "T4_X6_3 = 13"
	output.pml:492, state 788, "T4_X6_3_1 = 13"
	output.pml:493, state 791, "T4_X6_4 = 13"
	output.pml:494, state 794, "T4_X6_4_1 = 13"
	output.pml:495, state 798, "T4_X7 = 0"
	output.pml:495, state 798, "T4_X7 = 13"
	output.pml:496, state 801, "T4_X7_1 = 13"
	output.pml:497, state 804, "T4_X7_2 = 13"
	output.pml:498, state 807, "T4_X7_2_1 = 13"
	output.pml:499, state 810, "T4_X7_3 = 13"
	output.pml:500, state 813, "T4_X7_3_1 = 13"
	output.pml:501, state 816, "T4_X7_4 = 13"
	output.pml:502, state 819, "T4_X7_4_1 = 13"
	output.pml:511, state 845, "T4_X4 = S1"
	output.pml:511, state 845, "T4_X4 = S4"
	output.pml:511, state 845, "T4_X4 = S2"
	output.pml:511, state 845, "T4_X4 = S3"
	output.pml:511, state 845, "T4_X4 = S5"
	output.pml:511, state 845, "T4_X4 = S6"
	output.pml:511, state 845, "T4_X4 = S7"
	output.pml:511, state 845, "T4_X4 = S8"
	output.pml:511, state 845, "T4_X4 = S9"
	output.pml:511, state 845, "T4_X4 = 0"
	output.pml:511, state 845, "T4_X4 = 13"
	output.pml:512, state 849, "T4_X7 = 0"
	output.pml:512, state 849, "T4_X7 = 13"
	output.pml:513, state 852, "T4_X7_1 = 13"
	output.pml:514, state 855, "T4_X7_2 = 13"
	output.pml:515, state 858, "T4_X7_2_1 = 13"
	output.pml:516, state 861, "T4_X7_3 = 13"
	output.pml:517, state 864, "T4_X7_3_1 = 13"
	output.pml:518, state 867, "T4_X7_4 = 13"
	output.pml:519, state 870, "T4_X7_4_1 = 13"
	output.pml:526, state 884, "(1)"
	output.pml:434, state 885, "((T4_X6==CONST_NULL))"
	output.pml:434, state 885, "(((T4_X6!=CONST_NULL)&&((((T4_X6_2==T4_X5)&&(T4_X6_2_1==T4_X5_1))||((T4_X6_3==T4_X5)&&(T4_X6_3_1==T4_X5_1)))||((T4_X6_4==T4_X5)&&(T4_X6_4_1==T4_X5_1)))))"
	output.pml:434, state 885, "((T4_X6==CONST_NULL))"
	output.pml:434, state 885, "((T4_X4==S9))"
	output.pml:434, state 885, "else"
	output.pml:530, state 890, "ready[4] = 1"
	(186 of 898 states)
unreached in init
	(0 of 120 states)
unreached in claim never_0
	output.pml:657, state 8, "-end-"
	(1 of 8 states)

pan: elapsed time 0 seconds
time = 2.354088
