Flow report for seq_det
Mon Jan  1 14:55:01 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Mon Jan  1 14:55:01 2024          ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; seq_det                                        ;
; Top-level Entity Name              ; seq_det                                        ;
; Family                             ; Cyclone IV GX                                  ;
; Device                             ; EP4CGX15BF14A7                                 ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 7 / 14,400 ( < 1 % )                           ;
;     Total combinational functions  ; 7 / 14,400 ( < 1 % )                           ;
;     Dedicated logic registers      ; 7 / 14,400 ( < 1 % )                           ;
; Total registers                    ; 7                                              ;
; Total pins                         ; 4 / 81 ( 5 % )                                 ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 552,960 ( 0 % )                            ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                                  ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                                  ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                                  ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 3 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/01/2024 14:53:26 ;
; Main task         ; Compilation         ;
; Revision Name     ; seq_det             ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 22381016680577.170410820615416         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (SystemVerilog)      ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 125                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; STATE_MACHINE_PROCESSING            ; One-Hot                                ; Auto          ; --          ; --                                ;
; VERILOG_INPUT_VERSION               ; SystemVerilog_2005                     ; Verilog_2001  ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:37     ; 1.0                     ; 527 MB              ; 00:01:51                           ;
; Fitter               ; 00:00:23     ; 1.0                     ; 1471 MB             ; 00:00:29                           ;
; Assembler            ; 00:00:04     ; 1.0                     ; 416 MB              ; 00:00:04                           ;
; Timing Analyzer      ; 00:00:13     ; 1.0                     ; 527 MB              ; 00:00:13                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 656 MB              ; 00:00:03                           ;
; Total                ; 00:01:20     ; --                      ; --                  ; 00:02:40                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; lrz82alireza     ; Ubuntu 22.04.3 ; 22         ; x86_64         ;
; Fitter               ; lrz82alireza     ; Ubuntu 22.04.3 ; 22         ; x86_64         ;
; Assembler            ; lrz82alireza     ; Ubuntu 22.04.3 ; 22         ; x86_64         ;
; Timing Analyzer      ; lrz82alireza     ; Ubuntu 22.04.3 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; lrz82alireza     ; Ubuntu 22.04.3 ; 22         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off seq_det -c seq_det
quartus_fit --read_settings_files=off --write_settings_files=off seq_det -c seq_det
quartus_asm --read_settings_files=off --write_settings_files=off seq_det -c seq_det
quartus_sta seq_det -c seq_det
quartus_eda --read_settings_files=off --write_settings_files=off seq_det -c seq_det



