[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Mon Nov 11 09:31:04 2024
[*]
[dumpfile] "/home/mike/git/MJoergen/C64MEGA65/CORE/vhdl/test/tb_sw_cartridge_wrapper.ghw"
[dumpfile_mtime] "Mon Nov 11 09:30:12 2024"
[dumpfile_size] 11572308
[savefile] "/home/mike/git/MJoergen/C64MEGA65/CORE/vhdl/test/tb_sw_cartridge_wrapper.gtkw"
[timestart] 0
[size] 1920 1012
[pos] -1 -1
*-29.293890 700000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.tb_sw_cartridge_wrapper.
[treeopen] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.
[treeopen] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.
[treeopen] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.
[treeopen] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.
[treeopen] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.
[sst_width] 345
[signals_width] 341
[sst_expanded] 1
[sst_vpaned_height] 455
@c00200
-qnice
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_clk_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_rst_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_ce_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_we_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_wait_o
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[27:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[27] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[26] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[25] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[24] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[23] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_addr_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_data_o[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_valid
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_write
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_read
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdatavalid
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_waitrequest
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_status[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[22:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_req_length[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_status[3:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_status[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_status[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_status[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_status[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_error[3:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_error[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_error[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_error[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_error[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[22:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_resp_address[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[31:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[31] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[30] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[29] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[28] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[27] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[26] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[25] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[24] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[23] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_address[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_writedata[0]
@28
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_byteenable[1:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_byteenable[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_byteenable[0]
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_burstcount[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.qnice_avm_readdata[0]
@1401200
-qnice
@c00200
-main
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_clk_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_rst_i
top.tb_sw_cartridge_wrapper.i_core_sim.main_ce
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core_o
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_loading_o
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_wr_o
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_wait_o
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_we_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_we_i
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_id_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_exrom_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_game_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[22:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_size_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_laddr_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_size_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_num_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[24:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[24] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[23] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_raddr_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_lo_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_bank_hi_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_addr_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ram_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_lo_ram_data_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_hi_ram_data_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_ioe_ram_data_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_iof_ram_data_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status[3:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status_d[3:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status_d[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status_d[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status_d[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_resp_status_d[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[65:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[65] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[64] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[63] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[62] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[61] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[60] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[59] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[58] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[57] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[56] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[55] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[54] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[53] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[52] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[51] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[50] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[49] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[48] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[47] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[46] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[45] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[44] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[43] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[42] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[41] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[40] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[39] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[38] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[37] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[36] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[35] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[34] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[33] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[32] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[31] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[30] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[29] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[28] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[27] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[26] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[25] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[24] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[23] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_reset_core[0]
@28
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_lo[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_lo[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_lo[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_lo[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_hi[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_hi[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_hi[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.main_cache_addr_hi[0]
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_roml
top.tb_sw_cartridge_wrapper.i_core_sim.main_romh
@1401200
-main
@c00200
-CPU
@28
top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.clk_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rst_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.ce_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_en_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_en_o
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[15] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[14] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[13] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[12] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[11] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[10] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[9] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[8] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.addr_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.wr_data_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.rd_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cpu_65c02.i_datapath.ar_inst.ar[0]
@1401200
-CPU
@c00200
-cartrdige
@28
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.clk_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.rst_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_loading_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_id_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_exrom_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_game_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[22:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[22] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[21] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[20] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[19] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[18] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[17] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[16] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_size_i[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.ioe_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.iof_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_en_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.addr_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.wr_data_i[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.ioe_wr_ena_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.iof_wr_ena_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_rom_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_ext_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.exrom_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.game_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.freeze_key_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.mod_key_i
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.nmi_o
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.nmi_ack_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[6:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_lo_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[6:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.bank_hi_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[7] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.io_data_o[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.cart_disable
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.allow_freeze
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.saved_d6
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.ioe_ena
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.iof_ena
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.roml_we
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.old_freeze
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.old_nmiack
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.freeze_req
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.freeze_ack
top.tb_sw_cartridge_wrapper.i_core_sim.i_cartridge.freeze_crt
@1401200
-cartrdige
@c00200
-core_sim
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_clk_i
top.tb_sw_cartridge_wrapper.i_core_sim.main_rst_i
top.tb_sw_cartridge_wrapper.i_core_sim.main_reset_core_i
top.tb_sw_cartridge_wrapper.i_core_sim.main_loading_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_id_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_game_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[22:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[22] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[21] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[20] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[19] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[18] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[17] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[16] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_size_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_laddr_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_size_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_num_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[24:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[24] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[23] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[22] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[21] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[20] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[19] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[18] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[17] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[16] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_raddr_i[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_wr_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[6:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_lo_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[6:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_hi_o[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_bank_wait_i
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_addr_o[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_o[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_we_o
top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_we_o
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_lo_ram_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[15:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[15] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[14] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[13] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[12] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[11] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[10] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[9] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[8] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_hi_ram_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_ram_data_i[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_ram_data_i[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_running_o
top.tb_sw_cartridge_wrapper.i_core_sim.main_roml
top.tb_sw_cartridge_wrapper.i_core_sim.main_romh
top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe
top.tb_sw_cartridge_wrapper.i_core_sim.main_iof
top.tb_sw_cartridge_wrapper.i_core_sim.main_ioe_wr_ena
top.tb_sw_cartridge_wrapper.i_core_sim.main_iof_wr_ena
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_data_to_c64[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_rom_readdata[0]
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdata[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_ram_readdatavalid
@22
#{top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[7:0]} top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[7] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[6] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[5] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[4] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[3] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[2] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[1] top.tb_sw_cartridge_wrapper.i_core_sim.main_io_dxxx[0]
@28
top.tb_sw_cartridge_wrapper.i_core_sim.main_wr_en
top.tb_sw_cartridge_wrapper.i_core_sim.main_io_rom
top.tb_sw_cartridge_wrapper.i_core_sim.main_exrom
top.tb_sw_cartridge_wrapper.i_core_sim.main_game
top.tb_sw_cartridge_wrapper.i_core_sim.main_ce
@1401200
-core_sim
@800200
-crt_cacher
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.clk_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.rst_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_reset_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_valid_i
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_laddr_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_size_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_num_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[24:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[24] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[23] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_raddr_i[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_bank_wr_i
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_i[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_i[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_wait_o
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_lo_o[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_lo_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_lo_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_lo_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_hi_o[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_hi_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_hi_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_addr_hi_o[0]
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_write_o
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_read_o
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[21:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_address_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_writedata_o[0]
@28
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_byteenable_o[1:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_byteenable_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_byteenable_o[0]
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[7:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_burstcount_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdata_i[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_readdatavalid_i
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.avm_waitrequest_i
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[11:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_address_o[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_data_o[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_wren_o
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_lo_q_i[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_wren_o
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[15:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bram_hi_q_i[0]
@420
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.state
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][22:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lobanks[0][0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][22:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][22] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][21] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][20] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][19] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][18] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][17] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][16] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][15] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][14] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][13] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][12] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][11] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][10] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][9] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][8] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][7] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hibanks[0][0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cart_valid_d
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_lo_d[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.bank_hi_d[0]
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hi_load
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.hi_load_done
@29
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lo_load
@28
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.lo_load_done
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.restart
@22
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_lo[0][0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][6:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][6] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][5] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][4] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][3] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.cache_ram_hi[0][0]
@28
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_lo[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_lo[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_lo[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_lo[0]
#{top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_hi[2:0]} top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_hi[2] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_hi[1] top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.next_cache_addr_hi[0]
@420
top.tb_sw_cartridge_wrapper.i_sw_cartridge_wrapper.crt_loader_inst.i_crt_cacher.rst_addr
@1000200
-crt_cacher
[pattern_trace] 1
[pattern_trace] 0
