
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Feb 28 20:12:01 2023
| Design       : led_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                               
**********************************************************************************************************************************************
                                                                           Clock   Non-clock                                                  
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources                                         
----------------------------------------------------------------------------------------------------------------------------------------------
 led_test|clk             1000.000     {0 500}        Declared               229           0  {clk}                                           
 DebugCore_JCLK           50.000       {0 25}         Declared               124           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
==============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               led_test|clk                              
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 led_test|clk                 1.000 MHz     234.852 MHz       1000.000          4.258        995.742
 DebugCore_JCLK              20.000 MHz     157.134 MHz         50.000          6.364         43.636
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               995.742       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK              23.899       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              20.794       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           47.677       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.192       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK               0.342       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              24.759       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.354       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               997.713       0.000              0            161
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.609       0.000              0            161
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk                                      499.102       0.000              0            229
 DebugCore_JCLK                                     24.102       0.000              0            124
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               996.996       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK              24.188       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              22.042       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           48.247       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.134       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              24.961       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.497       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               998.407       0.000              0            161
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.458       0.000              0            161
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk                                      499.282       0.000              0            229
 DebugCore_JCLK                                     24.282       0.000              0            124
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : led_light_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[22]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_110_304/CLK                                                          r       led_light_cnt[8]/opit_0_A2Q21/CLK

 CLMA_110_304/Q3                   tco                   0.288       5.838 r       led_light_cnt[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.603       6.441         led_light_cnt[8] 
 CLMA_110_305/Y0                   td                    0.478       6.919 r       N23_5/gateop_perm/Z
                                   net (fanout=1)        0.465       7.384         _N51             
 CLMA_110_317/Y2                   td                    0.210       7.594 r       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.396       7.990         N23              
 CLMA_110_321/Y0                   td                    0.196       8.186 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.414       8.600         N26              
 CLMA_110_300/RSCO                 td                    0.147       8.747 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.747         ntR4             
 CLMA_110_304/RSCO                 td                    0.147       8.894 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.894         ntR3             
 CLMA_110_308/RSCO                 td                    0.147       9.041 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.041         ntR2             
 CLMA_110_316/RSCO                 td                    0.147       9.188 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.188         ntR1             
 CLMA_110_320/RSCO                 td                    0.147       9.335 f       led_light_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.335         ntR0             
 CLMA_110_324/RSCI                                                         f       led_light_cnt[22]/opit_0_A2Q21/RS

 Data arrival time                                                   9.335         Logic Levels: 8  
                                                                                   Logic: 1.907ns(50.383%), Route: 1.878ns(49.617%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_110_324/CLK                                                          r       led_light_cnt[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.394    1005.077                          

 Data required time                                               1005.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.077                          
 Data arrival time                                                   9.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.742                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[24]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_110_304/CLK                                                          r       led_light_cnt[8]/opit_0_A2Q21/CLK

 CLMA_110_304/Q3                   tco                   0.288       5.838 r       led_light_cnt[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.603       6.441         led_light_cnt[8] 
 CLMA_110_305/Y0                   td                    0.478       6.919 r       N23_5/gateop_perm/Z
                                   net (fanout=1)        0.465       7.384         _N51             
 CLMA_110_317/Y2                   td                    0.210       7.594 r       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.396       7.990         N23              
 CLMA_110_321/Y0                   td                    0.196       8.186 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.414       8.600         N26              
 CLMA_110_300/RSCO                 td                    0.147       8.747 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.747         ntR4             
 CLMA_110_304/RSCO                 td                    0.147       8.894 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.894         ntR3             
 CLMA_110_308/RSCO                 td                    0.147       9.041 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.041         ntR2             
 CLMA_110_316/RSCO                 td                    0.147       9.188 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.188         ntR1             
 CLMA_110_320/RSCO                 td                    0.147       9.335 f       led_light_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.335         ntR0             
 CLMA_110_324/RSCI                                                         f       led_light_cnt[24]/opit_0_A2Q21/RS

 Data arrival time                                                   9.335         Logic Levels: 8  
                                                                                   Logic: 1.907ns(50.383%), Route: 1.878ns(49.617%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_110_324/CLK                                                          r       led_light_cnt[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.394    1005.077                          

 Data required time                                               1005.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.077                          
 Data arrival time                                                   9.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.742                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[18]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_110_304/CLK                                                          r       led_light_cnt[8]/opit_0_A2Q21/CLK

 CLMA_110_304/Q3                   tco                   0.288       5.838 r       led_light_cnt[8]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.603       6.441         led_light_cnt[8] 
 CLMA_110_305/Y0                   td                    0.478       6.919 r       N23_5/gateop_perm/Z
                                   net (fanout=1)        0.465       7.384         _N51             
 CLMA_110_317/Y2                   td                    0.210       7.594 r       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.396       7.990         N23              
 CLMA_110_321/Y0                   td                    0.196       8.186 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.414       8.600         N26              
 CLMA_110_300/RSCO                 td                    0.147       8.747 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.747         ntR4             
 CLMA_110_304/RSCO                 td                    0.147       8.894 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.894         ntR3             
 CLMA_110_308/RSCO                 td                    0.147       9.041 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.041         ntR2             
 CLMA_110_316/RSCO                 td                    0.147       9.188 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.188         ntR1             
 CLMA_110_320/RSCI                                                         f       led_light_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   9.188         Logic Levels: 7  
                                                                                   Logic: 1.760ns(48.378%), Route: 1.878ns(51.622%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_110_320/CLK                                                          r       led_light_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.305    1005.521                          
 clock uncertainty                                      -0.050    1005.471                          

 Setup time                                             -0.394    1005.077                          

 Data required time                                               1005.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.077                          
 Data arrival time                                                   9.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[10]
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMS_174_325/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_325/Q0                   tco                   0.222       5.438 f       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.216       5.654         u_CORES/u_debug_core_0/ram_wadr [9]
 DRM_178_316/ADA0[10]                                                      f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[10]

 Data arrival time                                                   5.654         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 DRM_178_316/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Hold time                                               0.210       5.462                          

 Data required time                                                  5.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.462                          
 Data arrival time                                                   5.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/D
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMA_150_304/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK

 CLMA_150_304/Q3                   tco                   0.221       5.437 f       u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/Q
                                   net (fanout=2)        0.085       5.522         u_CORES/u_debug_core_0/TRIG0_ff[1] [6]
 CLMS_150_305/AD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/D

 Data arrival time                                                   5.522         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_150_305/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.305       5.245                          
 clock uncertainty                                       0.000       5.245                          

 Hold time                                               0.053       5.298                          

 Data required time                                                  5.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.298                          
 Data arrival time                                                   5.522                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/D
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMS_150_321/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK

 CLMS_150_321/Q2                   tco                   0.224       5.440 f       u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/Q
                                   net (fanout=1)        0.085       5.525         u_CORES/u_debug_core_0/TRIG0_ff[0] [2]
 CLMS_150_321/CD                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/D

 Data arrival time                                                   5.525         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_150_321/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK
 clock pessimism                                        -0.334       5.216                          
 clock uncertainty                                       0.000       5.216                          

 Hold time                                               0.053       5.269                          

 Data required time                                                  5.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.269                          
 Data arrival time                                                   5.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  5.449
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMS_166_281/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMS_166_281/Q0                   tco                   0.289       5.738 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.409       6.147         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_284/B2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.147         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.404%), Route: 0.409ns(58.596%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667      30.127         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.425                          
 clock uncertainty                                      -0.050      30.375                          

 Setup time                                             -0.329      30.046                          

 Data required time                                                 30.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.046                          
 Data arrival time                                                   6.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  5.449
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMS_162_289/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_162_289/Q2                   tco                   0.290       5.739 r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.403       6.142         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_162_284/B3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.142         Logic Levels: 0  
                                                                                   Logic: 0.290ns(41.847%), Route: 0.403ns(58.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667      30.127         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.305      30.432                          
 clock uncertainty                                      -0.050      30.382                          

 Setup time                                             -0.337      30.045                          

 Data required time                                                 30.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.045                          
 Data arrival time                                                   6.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.127
  Launch Clock Delay      :  5.449
  Clock Pessimism Removal :  0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_166_288/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK

 CLMA_166_288/Q2                   tco                   0.289       5.738 f       u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.378       6.116         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_162_284/A1                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.116         Logic Levels: 0  
                                                                                   Logic: 0.289ns(43.328%), Route: 0.378ns(56.672%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667      30.127         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.298      30.425                          
 clock uncertainty                                      -0.050      30.375                          

 Setup time                                             -0.222      30.153                          

 Data required time                                                 30.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.153                          
 Data arrival time                                                   6.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652       4.954         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_309/Q3                   tco                   0.221       5.175 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.262         u_CORES/u_debug_core_0/ram_radr [0]
 CLMS_162_309/D4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.495       4.954                          
 clock uncertainty                                       0.000       4.954                          

 Hold time                                              -0.034       4.920                          

 Data required time                                                  4.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.920                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652       4.954         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_324/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.262         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMA_158_324/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.495       4.954                          
 clock uncertainty                                       0.000       4.954                          

 Hold time                                              -0.035       4.919                          

 Data required time                                                  4.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.919                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.954
  Clock Pessimism Removal :  -0.495

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652       4.954         ntclkbufg_1      
 CLMA_154_304/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_304/Q0                   tco                   0.222       5.176 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.262         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_154_304/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.262         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_154_304/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.495       4.954                          
 clock uncertainty                                       0.000       4.954                          

 Hold time                                              -0.035       4.919                          

 Data required time                                                  4.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.919                          
 Data arrival time                                                   5.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708      30.203         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.375      30.578 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.666      31.244         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.487      31.731 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.265      31.996         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.210      32.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.124      32.330         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.304      32.634 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.563      33.197         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.184      33.381 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.381         ntR57            
 CLMS_162_309/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.381         Logic Levels: 4  
                                                                                   Logic: 1.560ns(49.087%), Route: 1.618ns(50.913%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652      54.954         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.954                          
 clock uncertainty                                      -0.050      54.904                          

 Setup time                                             -0.729      54.175                          

 Data required time                                                 54.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.175                          
 Data arrival time                                                  33.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708      30.203         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.375      30.578 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.666      31.244         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.487      31.731 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.265      31.996         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.210      32.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.124      32.330         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.304      32.634 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.563      33.197         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.184      33.381 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.381         ntR57            
 CLMS_162_309/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.381         Logic Levels: 4  
                                                                                   Logic: 1.560ns(49.087%), Route: 1.618ns(50.913%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652      54.954         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.954                          
 clock uncertainty                                      -0.050      54.904                          

 Setup time                                             -0.729      54.175                          

 Data required time                                                 54.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.175                          
 Data arrival time                                                  33.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.954
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708      30.203         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.375      30.578 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.666      31.244         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.487      31.731 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.265      31.996         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.210      32.206 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.124      32.330         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.304      32.634 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.563      33.197         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.184      33.381 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      33.381         ntR57            
 CLMS_162_309/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.381         Logic Levels: 4  
                                                                                   Logic: 1.560ns(49.087%), Route: 1.618ns(50.913%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.652      54.954         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.954                          
 clock uncertainty                                      -0.050      54.904                          

 Setup time                                             -0.729      54.175                          

 Data required time                                                 54.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.175                          
 Data arrival time                                                  33.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652      29.788         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_166_300/Q2                   tco                   0.228      30.016 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.228      30.244         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_162_300/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  30.244         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.000%), Route: 0.228ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_162_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.449                          
 clock uncertainty                                       0.050       5.499                          

 Hold time                                              -0.014       5.485                          

 Data required time                                                  5.485                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.485                          
 Data arrival time                                                  30.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652      29.788         ntclkbufg_2      
 CLMA_162_292/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_162_292/Q1                   tco                   0.224      30.012 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.218      30.230         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_162_296/A0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.230         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_162_296/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.449                          
 clock uncertainty                                       0.050       5.499                          

 Hold time                                              -0.094       5.405                          

 Data required time                                                  5.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.405                          
 Data arrival time                                                  30.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.825                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.449
  Launch Clock Delay      :  4.788
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652      29.788         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.284      30.072 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.240      30.312         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_162_300/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  30.312         Logic Levels: 0  
                                                                                   Logic: 0.284ns(54.198%), Route: 0.240ns(45.802%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.708       5.449         ntclkbufg_1      
 CLMA_162_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.449                          
 clock uncertainty                                       0.050       5.499                          

 Hold time                                              -0.024       5.475                          

 Data required time                                                  5.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.475                          
 Data arrival time                                                  30.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.788
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.728      80.557         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.289      80.846 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.598      81.444         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.582%), Route: 0.598ns(67.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652     129.788         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.788                          
 clock uncertainty                                      -0.050     129.738                          

 Setup time                                             -0.617     129.121                          

 Data required time                                                129.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.121                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.788
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.728      80.557         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.289      80.846 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.598      81.444         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.582%), Route: 0.598ns(67.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652     129.788         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.788                          
 clock uncertainty                                      -0.050     129.738                          

 Setup time                                             -0.617     129.121                          

 Data required time                                                129.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.121                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.769  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.788
  Launch Clock Delay      :  5.557
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.728      80.557         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.289      80.846 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.598      81.444         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.444         Logic Levels: 0  
                                                                                   Logic: 0.289ns(32.582%), Route: 0.598ns(67.418%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.136 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.652     129.788         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.788                          
 clock uncertainty                                      -0.050     129.738                          

 Setup time                                             -0.617     129.121                          

 Data required time                                                129.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.121                          
 Data arrival time                                                  81.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667     130.127         ntclkbufg_1      
 CLMS_162_285/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_285/Q1                   tco                   0.250     130.377 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.216     130.593         u_CORES/id_o [2] 
 CLMA_162_288/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 130.593         Logic Levels: 0  
                                                                                   Logic: 0.250ns(53.648%), Route: 0.216ns(46.352%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708     130.203         ntclkbufg_2      
 CLMA_162_288/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                              -0.014     130.239                          

 Data required time                                                130.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.239                          
 Data arrival time                                                 130.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667     130.127         ntclkbufg_1      
 CLMS_162_285/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_285/Q0                   tco                   0.249     130.376 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.337     130.713         u_CORES/id_o [4] 
 CLMA_162_292/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.713         Logic Levels: 0  
                                                                                   Logic: 0.249ns(42.491%), Route: 0.337ns(57.509%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708     130.203         ntclkbufg_2      
 CLMA_162_292/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                              -0.014     130.239                          

 Data required time                                                130.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.239                          
 Data arrival time                                                 130.713                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.076  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.127
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.667     130.127         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q0                   tco                   0.249     130.376 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.364     130.740         u_CORES/id_o [3] 
 CLMA_166_300/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 130.740         Logic Levels: 0  
                                                                                   Logic: 0.249ns(40.620%), Route: 0.364ns(59.380%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.495 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.708     130.203         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.203                          
 clock uncertainty                                       0.050     130.253                          

 Hold time                                              -0.014     130.239                          

 Data required time                                                130.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.239                          
 Data arrival time                                                 130.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.291       5.841 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       1.008       6.849         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.147       6.996 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.996         ntR31            
 CLMA_182_304/RSCO                 td                    0.147       7.143 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.143         ntR30            
 CLMA_182_308/RSCO                 td                    0.147       7.290 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR29            
 CLMA_182_316/RSCO                 td                    0.147       7.437 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.437         ntR28            
 CLMA_182_320/RSCO                 td                    0.147       7.584 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.584         ntR27            
 CLMA_182_324/RSCO                 td                    0.147       7.731 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.731         Logic Levels: 6  
                                                                                   Logic: 1.173ns(53.783%), Route: 1.008ns(46.217%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                           0.000    1005.444                          

 Data required time                                               1005.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.444                          
 Data arrival time                                                   7.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.291       5.841 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       1.008       6.849         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.147       6.996 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.996         ntR31            
 CLMA_182_304/RSCO                 td                    0.147       7.143 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.143         ntR30            
 CLMA_182_308/RSCO                 td                    0.147       7.290 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR29            
 CLMA_182_316/RSCO                 td                    0.147       7.437 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.437         ntR28            
 CLMA_182_320/RSCO                 td                    0.147       7.584 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.584         ntR27            
 CLMA_182_324/RSCO                 td                    0.147       7.731 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.731         Logic Levels: 6  
                                                                                   Logic: 1.173ns(53.783%), Route: 1.008ns(46.217%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                           0.000    1005.444                          

 Data required time                                               1005.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.444                          
 Data arrival time                                                   7.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.216
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.291       5.841 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       1.008       6.849         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.147       6.996 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.996         ntR31            
 CLMA_182_304/RSCO                 td                    0.147       7.143 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.143         ntR30            
 CLMA_182_308/RSCO                 td                    0.147       7.290 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR29            
 CLMA_182_316/RSCO                 td                    0.147       7.437 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.437         ntR28            
 CLMA_182_320/RSCO                 td                    0.147       7.584 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.584         ntR27            
 CLMA_182_324/RSCO                 td                    0.147       7.731 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.731         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.731         Logic Levels: 6  
                                                                                   Logic: 1.173ns(53.783%), Route: 1.008ns(46.217%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047    1001.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    1001.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1003.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652    1005.216         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Recovery time                                           0.000    1005.444                          

 Data required time                                               1005.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.444                          
 Data arrival time                                                   7.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.713                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       5.440 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.316       5.756         u_CORES/u_debug_core_0/resetn
 CLMA_158_292/RSCO                 td                    0.105       5.861 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.861         ntR6             
 CLMA_158_320/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS

 Data arrival time                                                   5.861         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.008%), Route: 0.316ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_158_320/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/RS
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       5.440 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.316       5.756         u_CORES/u_debug_core_0/resetn
 CLMA_158_292/RSCO                 td                    0.105       5.861 r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.861         ntR6             
 CLMA_158_320/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/RS

 Data arrival time                                                   5.861         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.008%), Route: 0.316ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMA_158_320/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  5.216
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.652       5.216         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       5.440 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.316       5.756         u_CORES/u_debug_core_0/resetn
 CLMS_150_297/RSCO                 td                    0.105       5.861 r       u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.861         ntR13            
 CLMS_150_301/RSCI                                                         r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.861         Logic Levels: 1  
                                                                                   Logic: 0.329ns(51.008%), Route: 0.316ns(48.992%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_150_301/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.298       5.252                          
 clock uncertainty                                       0.000       5.252                          

 Removal time                                            0.000       5.252                          

 Data required time                                                  5.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.252                          
 Data arrival time                                                   5.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/opit_0_inv/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_102_333/CLK                                                          r       led_status[0]/opit_0_inv/CLK

 CLMS_102_333/Q1                   tco                   0.289       5.839 f       led_status[0]/opit_0_inv/Q
                                   net (fanout=4)        1.711       7.550         nt_led[0]        
 IOL_19_374/DO                     td                    0.139       7.689 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.689         led_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                    3.818      11.507 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      11.616         led[0]           
 B2                                                                        f       led[0] (port)    

 Data arrival time                                                  11.616         Logic Levels: 2  
                                                                                   Logic: 4.246ns(69.997%), Route: 1.820ns(30.003%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/opit_0_inv/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_102_333/CLK                                                          r       led_status[1]/opit_0_inv/CLK

 CLMS_102_333/Q2                   tco                   0.289       5.839 f       led_status[1]/opit_0_inv/Q
                                   net (fanout=4)        1.657       7.496         nt_led[1]        
 IOL_19_373/DO                     td                    0.139       7.635 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.635         led_obuf[1]/ntO  
 IOBS_TB_17_376/PAD                td                    3.818      11.453 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      11.560         led[1]           
 A2                                                                        f       led[1] (port)    

 Data arrival time                                                  11.560         Logic Levels: 2  
                                                                                   Logic: 4.246ns(70.649%), Route: 1.764ns(29.351%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[3]/opit_0_inv/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.708       5.550         ntclkbufg_0      
 CLMS_94_333/CLK                                                           r       led_status[3]/opit_0_inv/CLK

 CLMS_94_333/Q0                    tco                   0.287       5.837 f       led_status[3]/opit_0_inv/Q
                                   net (fanout=4)        1.544       7.381         nt_led[3]        
 IOL_35_373/DO                     td                    0.139       7.520 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.520         led_obuf[3]/ntO  
 IOBS_TB_33_376/PAD                td                    3.818      11.338 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      11.425         led[3]           
 A3                                                                        f       led[3] (port)    

 Data arrival time                                                  11.425         Logic Levels: 2  
                                                                                   Logic: 4.244ns(72.238%), Route: 1.631ns(27.762%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       1.990       3.175         nt_rstn          
 CLMA_154_297/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   3.175         Logic Levels: 2  
                                                                                   Logic: 1.129ns(35.559%), Route: 2.046ns(64.441%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       2.177       3.362         nt_rstn          
 CLMA_158_320/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   3.362         Logic Levels: 2  
                                                                                   Logic: 1.129ns(33.581%), Route: 2.233ns(66.419%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    1.047       1.103 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.082       1.185 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       2.742       3.927         nt_rstn          
 CLMS_94_333/RS                                                            r       led_status[3]/opit_0_inv/RS

 Data arrival time                                                   3.927         Logic Levels: 2  
                                                                                   Logic: 1.129ns(28.750%), Route: 2.798ns(71.250%)
====================================================================================================

{led_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_178_292/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_292/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_178_292/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_178_292/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_166_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_166_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_166_300/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : led_light_cnt[16]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[22]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_110_316/CLK                                                          r       led_light_cnt[16]/opit_0_A2Q21/CLK

 CLMA_110_316/Q3                   tco                   0.220       3.699 f       led_light_cnt[16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.374       4.073         led_light_cnt[16]
 CLMA_110_317/Y0                   td                    0.378       4.451 f       N23_17/gateop_perm/Z
                                   net (fanout=1)        0.067       4.518         _N63             
 CLMA_110_317/Y2                   td                    0.379       4.897 f       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.250       5.147         N23              
 CLMA_110_321/Y0                   td                    0.150       5.297 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.287       5.584         N26              
 CLMA_110_300/RSCO                 td                    0.113       5.697 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.697         ntR4             
 CLMA_110_304/RSCO                 td                    0.113       5.810 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.810         ntR3             
 CLMA_110_308/RSCO                 td                    0.113       5.923 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.923         ntR2             
 CLMA_110_316/RSCO                 td                    0.113       6.036 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.036         ntR1             
 CLMA_110_320/RSCO                 td                    0.113       6.149 f       led_light_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.149         ntR0             
 CLMA_110_324/RSCI                                                         f       led_light_cnt[22]/opit_0_A2Q21/RS

 Data arrival time                                                   6.149         Logic Levels: 8  
                                                                                   Logic: 1.692ns(63.371%), Route: 0.978ns(36.629%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_110_324/CLK                                                          r       led_light_cnt[22]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.269    1003.145                          

 Data required time                                               1003.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.145                          
 Data arrival time                                                   6.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.996                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[16]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[24]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_110_316/CLK                                                          r       led_light_cnt[16]/opit_0_A2Q21/CLK

 CLMA_110_316/Q3                   tco                   0.220       3.699 f       led_light_cnt[16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.374       4.073         led_light_cnt[16]
 CLMA_110_317/Y0                   td                    0.378       4.451 f       N23_17/gateop_perm/Z
                                   net (fanout=1)        0.067       4.518         _N63             
 CLMA_110_317/Y2                   td                    0.379       4.897 f       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.250       5.147         N23              
 CLMA_110_321/Y0                   td                    0.150       5.297 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.287       5.584         N26              
 CLMA_110_300/RSCO                 td                    0.113       5.697 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.697         ntR4             
 CLMA_110_304/RSCO                 td                    0.113       5.810 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.810         ntR3             
 CLMA_110_308/RSCO                 td                    0.113       5.923 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.923         ntR2             
 CLMA_110_316/RSCO                 td                    0.113       6.036 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.036         ntR1             
 CLMA_110_320/RSCO                 td                    0.113       6.149 f       led_light_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.149         ntR0             
 CLMA_110_324/RSCI                                                         f       led_light_cnt[24]/opit_0_A2Q21/RS

 Data arrival time                                                   6.149         Logic Levels: 8  
                                                                                   Logic: 1.692ns(63.371%), Route: 0.978ns(36.629%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_110_324/CLK                                                          r       led_light_cnt[24]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.269    1003.145                          

 Data required time                                               1003.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.145                          
 Data arrival time                                                   6.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.996                          
====================================================================================================

====================================================================================================

Startpoint  : led_light_cnt[16]/opit_0_A2Q21/CLK
Endpoint    : led_light_cnt[18]/opit_0_A2Q21/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_110_316/CLK                                                          r       led_light_cnt[16]/opit_0_A2Q21/CLK

 CLMA_110_316/Q3                   tco                   0.220       3.699 f       led_light_cnt[16]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.374       4.073         led_light_cnt[16]
 CLMA_110_317/Y0                   td                    0.378       4.451 f       N23_17/gateop_perm/Z
                                   net (fanout=1)        0.067       4.518         _N63             
 CLMA_110_317/Y2                   td                    0.379       4.897 f       N23_25/gateop_perm/Z
                                   net (fanout=9)        0.250       5.147         N23              
 CLMA_110_321/Y0                   td                    0.150       5.297 f       N26/gateop_perm/Z
                                   net (fanout=3)        0.287       5.584         N26              
 CLMA_110_300/RSCO                 td                    0.113       5.697 f       led_light_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.697         ntR4             
 CLMA_110_304/RSCO                 td                    0.113       5.810 f       led_light_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.810         ntR3             
 CLMA_110_308/RSCO                 td                    0.113       5.923 f       led_light_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.923         ntR2             
 CLMA_110_316/RSCO                 td                    0.113       6.036 f       led_light_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.036         ntR1             
 CLMA_110_320/RSCI                                                         f       led_light_cnt[18]/opit_0_A2Q21/RS

 Data arrival time                                                   6.036         Logic Levels: 7  
                                                                                   Logic: 1.579ns(61.752%), Route: 0.978ns(38.248%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_110_320/CLK                                                          r       led_light_cnt[18]/opit_0_A2Q21/CLK
 clock pessimism                                         0.189    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.269    1003.145                          

 Data required time                                               1003.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.145                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[10]
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMS_174_325/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_325/Q0                   tco                   0.182       3.457 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.137       3.594         u_CORES/u_debug_core_0/ram_wadr [9]
 DRM_178_316/ADA0[10]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[10]

 Data arrival time                                                   3.594         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 DRM_178_316/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Hold time                                               0.166       3.460                          

 Data required time                                                  3.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.460                          
 Data arrival time                                                   3.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/D
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMA_150_304/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK

 CLMA_150_304/Q3                   tco                   0.178       3.453 f       u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.512         u_CORES/u_debug_core_0/TRIG0_ff[1] [6]
 CLMS_150_305/AD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/D

 Data arrival time                                                   3.512         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMS_150_305/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK
 clock pessimism                                        -0.189       3.290                          
 clock uncertainty                                       0.000       3.290                          

 Hold time                                               0.040       3.330                          

 Data required time                                                  3.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.330                          
 Data arrival time                                                   3.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[8]
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMS_174_329/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_174_329/Q0                   tco                   0.182       3.457 r       u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.198       3.655         u_CORES/u_debug_core_0/ram_wadr [7]
 DRM_178_316/ADA0[8]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.655         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 DRM_178_316/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Hold time                                               0.166       3.460                          

 Data required time                                                  3.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.460                          
 Data arrival time                                                   3.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.317
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMS_166_281/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/CLK

 CLMS_166_281/Q0                   tco                   0.221       3.538 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q/Q
                                   net (fanout=9)        0.261       3.799         u_CORES/u_jtag_hub/data_ctrl
 CLMA_162_284/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.799         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.851%), Route: 0.261ns(54.149%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019      28.376         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.302                          
 clock uncertainty                                      -0.050      28.252                          

 Setup time                                             -0.265      27.987                          

 Data required time                                                 27.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.987                          
 Data arrival time                                                   3.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.317
  Clock Pessimism Removal :  -0.063

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMS_162_289/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMS_162_289/Q2                   tco                   0.223       3.540 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.257       3.797         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_162_284/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.797         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.458%), Route: 0.257ns(53.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019      28.376         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.063      28.313                          
 clock uncertainty                                      -0.050      28.263                          

 Setup time                                             -0.267      27.996                          

 Data required time                                                 27.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.996                          
 Data arrival time                                                   3.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  3.317
  Clock Pessimism Removal :  -0.074

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_166_288/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK

 CLMA_166_288/Q0                   tco                   0.221       3.538 f       u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.253       3.791         u_CORES/u_jtag_hub/shift_data [0]
 CLMS_162_285/C1                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.791         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.624%), Route: 0.253ns(53.376%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357      27.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      27.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019      28.376         ntclkbufg_1      
 CLMS_162_285/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.074      28.302                          
 clock uncertainty                                      -0.050      28.252                          

 Setup time                                             -0.170      28.082                          

 Data required time                                                 28.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.082                          
 Data arrival time                                                   3.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005       3.075         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_324/Q0                   tco                   0.179       3.254 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.313         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMA_158_324/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.313         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.076                          
 clock uncertainty                                       0.000       3.076                          

 Hold time                                              -0.029       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005       3.075         ntclkbufg_1      
 CLMA_154_304/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_304/Q0                   tco                   0.179       3.254 f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.313         u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1]
 CLMA_154_304/B4                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.313         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_154_304/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.076                          
 clock uncertainty                                       0.000       3.076                          

 Hold time                                              -0.029       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070       2.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005       3.075         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_324/Q2                   tco                   0.180       3.255 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.314         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2]
 CLMA_158_324/A4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.314         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_158_324/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.241       3.076                          
 clock uncertainty                                       0.000       3.076                          

 Hold time                                              -0.029       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037      28.180         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.289      28.469 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.408      28.877         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.381      29.258 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.171      29.429         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.162      29.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.076      29.667         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.244      29.911 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.364      30.275         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.132      30.407 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.407         ntR57            
 CLMS_162_309/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.407         Logic Levels: 4  
                                                                                   Logic: 1.208ns(54.243%), Route: 1.019ns(45.757%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005      53.075         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037      28.180         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.289      28.469 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.408      28.877         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.381      29.258 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.171      29.429         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.162      29.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.076      29.667         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.244      29.911 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.364      30.275         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.132      30.407 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.407         ntR57            
 CLMS_162_309/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.407         Logic Levels: 4  
                                                                                   Logic: 1.208ns(54.243%), Route: 1.019ns(45.757%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005      53.075         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.075
  Launch Clock Delay      :  3.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037      28.180         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.289      28.469 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.408      28.877         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMS_162_305/Y2                   td                    0.381      29.258 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_4/gateop_perm/Z
                                   net (fanout=2)        0.171      29.429         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_166_304/Y2                   td                    0.162      29.591 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/Z
                                   net (fanout=6)        0.076      29.667         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_166_304/Y1                   td                    0.244      29.911 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/Z
                                   net (fanout=7)        0.364      30.275         u_CORES/u_debug_core_0/u_rd_addr_gen/N490
 CLMS_162_305/CECO                 td                    0.132      30.407 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      30.407         ntR57            
 CLMS_162_309/CECI                                                         f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.407         Logic Levels: 4  
                                                                                   Logic: 1.208ns(54.243%), Route: 1.019ns(45.757%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.070      52.070         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      52.070 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.005      53.075         ntclkbufg_1      
 CLMS_162_309/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.075                          
 clock uncertainty                                      -0.050      53.025                          

 Setup time                                             -0.576      52.449                          

 Data required time                                                 52.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.449                          
 Data arrival time                                                  30.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.042                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  2.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      26.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005      27.985         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMA_166_300/Q2                   tco                   0.183      28.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.149      28.317         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_162_300/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.317         Logic Levels: 0  
                                                                                   Logic: 0.183ns(55.120%), Route: 0.149ns(44.880%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_162_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.317                          
 clock uncertainty                                       0.050       3.367                          

 Hold time                                              -0.011       3.356                          

 Data required time                                                  3.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.356                          
 Data arrival time                                                  28.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  2.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      26.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005      27.985         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK

 CLMA_166_300/Y0                   tco                   0.236      28.221 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/Q
                                   net (fanout=10)       0.152      28.373         u_CORES/u_debug_core_0/conf_id_o [2]
 CLMA_162_300/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/D

 Data arrival time                                                  28.373         Logic Levels: 0  
                                                                                   Logic: 0.236ns(60.825%), Route: 0.152ns(39.175%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_162_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.317                          
 clock uncertainty                                       0.050       3.367                          

 Hold time                                              -0.011       3.356                          

 Data required time                                                  3.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.356                          
 Data arrival time                                                  28.373                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.017                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.317
  Launch Clock Delay      :  2.985
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000      26.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005      27.985         ntclkbufg_2      
 CLMA_162_292/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_162_292/Q1                   tco                   0.184      28.169 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.141      28.310         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_162_296/A0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.310         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.280       2.280         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000       2.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.037       3.317         ntclkbufg_1      
 CLMA_162_296/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.317                          
 clock uncertainty                                       0.050       3.367                          

 Hold time                                              -0.077       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                  28.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.985
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.053      78.597         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.223      78.820 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.392      79.212         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.260%), Route: 0.392ns(63.740%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     126.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005     127.985         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.985                          
 clock uncertainty                                      -0.050     127.935                          

 Setup time                                             -0.476     127.459                          

 Data required time                                                127.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.459                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.985
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.053      78.597         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.223      78.820 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.392      79.212         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.260%), Route: 0.392ns(63.740%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     126.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005     127.985         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.985                          
 clock uncertainty                                      -0.050     127.935                          

 Setup time                                             -0.476     127.459                          

 Data required time                                                127.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.459                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.612  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.985
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.544      77.544         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000      77.544 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.053      78.597         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q1                   tco                   0.223      78.820 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.392      79.212         u_CORES/conf_sel [0]
 CLMA_166_300/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.212         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.260%), Route: 0.392ns(63.740%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     126.980 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.005     127.985         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.985                          
 clock uncertainty                                      -0.050     127.935                          

 Setup time                                             -0.476     127.459                          

 Data required time                                                127.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.459                          
 Data arrival time                                                  79.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019     128.376         ntclkbufg_1      
 CLMS_162_285/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_285/Q1                   tco                   0.201     128.577 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     128.716         u_CORES/id_o [2] 
 CLMA_162_288/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                 128.716         Logic Levels: 0  
                                                                                   Logic: 0.201ns(59.118%), Route: 0.139ns(40.882%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037     128.180         ntclkbufg_2      
 CLMA_162_288/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.180                          
 clock uncertainty                                       0.050     128.230                          

 Hold time                                              -0.011     128.219                          

 Data required time                                                128.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.219                          
 Data arrival time                                                 128.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019     128.376         ntclkbufg_1      
 CLMS_162_285/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_162_285/Q0                   tco                   0.200     128.576 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.211     128.787         u_CORES/id_o [4] 
 CLMA_162_292/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.787         Logic Levels: 0  
                                                                                   Logic: 0.200ns(48.662%), Route: 0.211ns(51.338%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037     128.180         ntclkbufg_2      
 CLMA_162_292/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.180                          
 clock uncertainty                                       0.050     128.230                          

 Hold time                                              -0.011     128.219                          

 Data required time                                                128.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.219                          
 Data arrival time                                                 128.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.357     127.357         u_CORES/drck_o   
 USCM_84_109/CLK_USCM              td                    0.000     127.357 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.019     128.376         ntclkbufg_1      
 CLMA_162_284/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_284/Q0                   tco                   0.200     128.576 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     128.802         u_CORES/id_o [3] 
 CLMA_166_300/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                 128.802         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.948%), Route: 0.226ns(53.052%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.143 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.037     128.180         ntclkbufg_2      
 CLMA_166_300/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.180                          
 clock uncertainty                                       0.050     128.230                          

 Hold time                                              -0.011     128.219                          

 Data required time                                                128.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.219                          
 Data arrival time                                                 128.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       3.703 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.609       4.312         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.113       4.425 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.425         ntR31            
 CLMA_182_304/RSCO                 td                    0.113       4.538 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.538         ntR30            
 CLMA_182_308/RSCO                 td                    0.113       4.651 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.651         ntR29            
 CLMA_182_316/RSCO                 td                    0.113       4.764 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.764         ntR28            
 CLMA_182_320/RSCO                 td                    0.113       4.877 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.877         ntR27            
 CLMA_182_324/RSCO                 td                    0.113       4.990 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.990         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.990         Logic Levels: 6  
                                                                                   Logic: 0.902ns(59.696%), Route: 0.609ns(40.304%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       3.703 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.609       4.312         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.113       4.425 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.425         ntR31            
 CLMA_182_304/RSCO                 td                    0.113       4.538 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.538         ntR30            
 CLMA_182_308/RSCO                 td                    0.113       4.651 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.651         ntR29            
 CLMA_182_316/RSCO                 td                    0.113       4.764 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.764         ntR28            
 CLMA_182_320/RSCO                 td                    0.113       4.877 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.877         ntR27            
 CLMA_182_324/RSCO                 td                    0.113       4.990 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.990         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.990         Logic Levels: 6  
                                                                                   Logic: 0.902ns(59.696%), Route: 0.609ns(40.304%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.275
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.224       3.703 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.609       4.312         u_CORES/u_debug_core_0/resetn
 CLMA_182_300/RSCO                 td                    0.113       4.425 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.425         ntR31            
 CLMA_182_304/RSCO                 td                    0.113       4.538 f       u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.538         ntR30            
 CLMA_182_308/RSCO                 td                    0.113       4.651 f       u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.651         ntR29            
 CLMA_182_316/RSCO                 td                    0.113       4.764 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.764         ntR28            
 CLMA_182_320/RSCO                 td                    0.113       4.877 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.877         ntR27            
 CLMA_182_324/RSCO                 td                    0.113       4.990 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       4.990         ntR26            
 CLMA_182_328/RSCI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.990         Logic Levels: 6  
                                                                                   Logic: 0.902ns(59.696%), Route: 0.609ns(40.304%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                     1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.074    1000.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735    1000.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    1000.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000    1002.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005    1003.275         ntclkbufg_0      
 CLMA_182_328/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172    1003.447                          
 clock uncertainty                                      -0.050    1003.397                          

 Recovery time                                           0.000    1003.397                          

 Data required time                                               1003.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.397                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.184       3.459 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.201       3.660         u_CORES/u_debug_core_0/resetn
 CLMA_158_292/RSCO                 td                    0.092       3.752 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.752         ntR6             
 CLMA_158_320/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/RS

 Data arrival time                                                   3.752         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.862%), Route: 0.201ns(42.138%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_158_320/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/RS
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.184       3.459 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.201       3.660         u_CORES/u_debug_core_0/resetn
 CLMA_158_292/RSCO                 td                    0.092       3.752 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.752         ntR6             
 CLMA_158_320/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/RS

 Data arrival time                                                   3.752         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.862%), Route: 0.201ns(42.138%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_158_320/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS
Path Group  : led_test|clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.479
  Launch Clock Delay      :  3.275
  Clock Pessimism Removal :  -0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.005       3.275         ntclkbufg_0      
 CLMA_154_293/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_154_293/Q1                   tco                   0.184       3.459 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=80)       0.201       3.660         u_CORES/u_debug_core_0/resetn
 CLMA_158_292/RSCO                 td                    0.092       3.752 f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.752         ntR6             
 CLMA_158_320/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.752         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.862%), Route: 0.201ns(42.138%)
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMA_158_320/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.185       3.294                          
 clock uncertainty                                       0.000       3.294                          

 Removal time                                            0.000       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : led_status[0]/opit_0_inv/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMS_102_333/CLK                                                          r       led_status[0]/opit_0_inv/CLK

 CLMS_102_333/Q1                   tco                   0.223       3.702 f       led_status[0]/opit_0_inv/Q
                                   net (fanout=4)        1.210       4.912         nt_led[0]        
 IOL_19_374/DO                     td                    0.106       5.018 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.018         led_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                    3.213       8.231 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109       8.340         led[0]           
 B2                                                                        f       led[0] (port)    

 Data arrival time                                                   8.340         Logic Levels: 2  
                                                                                   Logic: 3.542ns(72.866%), Route: 1.319ns(27.134%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[1]/opit_0_inv/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMS_102_333/CLK                                                          r       led_status[1]/opit_0_inv/CLK

 CLMS_102_333/Q2                   tco                   0.223       3.702 f       led_status[1]/opit_0_inv/Q
                                   net (fanout=4)        1.155       4.857         nt_led[1]        
 IOL_19_373/DO                     td                    0.106       4.963 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       4.963         led_obuf[1]/ntO  
 IOBS_TB_17_376/PAD                td                    3.213       8.176 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107       8.283         led[1]           
 A2                                                                        f       led[1] (port)    

 Data arrival time                                                   8.283         Logic Levels: 2  
                                                                                   Logic: 3.542ns(73.730%), Route: 1.262ns(26.270%)
====================================================================================================

====================================================================================================

Startpoint  : led_status[3]/opit_0_inv/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock led_test|clk (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N0              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=229)      1.037       3.479         ntclkbufg_0      
 CLMS_94_333/CLK                                                           r       led_status[3]/opit_0_inv/CLK

 CLMS_94_333/Q0                    tco                   0.221       3.700 f       led_status[3]/opit_0_inv/Q
                                   net (fanout=4)        1.086       4.786         nt_led[3]        
 IOL_35_373/DO                     td                    0.106       4.892 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       4.892         led_obuf[3]/ntO  
 IOBS_TB_33_376/PAD                td                    3.213       8.105 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087       8.192         led[3]           
 A3                                                                        f       led[3] (port)    

 Data arrival time                                                   8.192         Logic Levels: 2  
                                                                                   Logic: 3.540ns(75.111%), Route: 1.173ns(24.889%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       1.316       2.173         nt_rstn          
 CLMA_154_297/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/D

 Data arrival time                                                   2.173         Logic Levels: 2  
                                                                                   Logic: 0.801ns(36.861%), Route: 1.372ns(63.139%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       1.445       2.302         nt_rstn          
 CLMA_158_320/M1                                                           r       u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/D

 Data arrival time                                                   2.302         Logic Levels: 2  
                                                                                   Logic: 0.801ns(34.796%), Route: 1.501ns(65.204%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : led_status[3]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K18                                                     0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.056       0.056         rstn             
 IOBS_LR_328_256/DIN               td                    0.735       0.791 r       rstn_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         rstn_ibuf/ntD    
 IOL_327_257/RX_DATA_DD            td                    0.066       0.857 r       rstn_ibuf/opit_1/OUT
                                   net (fanout=11)       1.856       2.713         nt_rstn          
 CLMS_94_333/RS                                                            r       led_status[3]/opit_0_inv/RS

 Data arrival time                                                   2.713         Logic Levels: 2  
                                                                                   Logic: 0.801ns(29.525%), Route: 1.912ns(70.475%)
====================================================================================================

{led_test|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_178_292/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_292/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_178_316/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_178_292/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_178_292/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           Low Pulse Width   DRM_178_316/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_166_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_166_305/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
 49.664      50.000          0.336           Low Pulse Width   CLMA_166_300/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/place_route/led_test_pnr.adf       
| Output     | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/report_timing/led_test_rtp.adf     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/report_timing/led_test.rtr         
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/01_led_test/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 890 MB
Total CPU  time to report_timing completion : 0h:0m:16s
Process Total CPU  time to report_timing completion : 0h:0m:16s
Total real time to report_timing completion : 0h:0m:17s
