# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Oct 07 16:40:22 2023
# 
# Allegro PCB Router v22-1-0 made 2022/08/17 at 12:48:59
# Running on: desktop-r1ec6m9, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Batch File Name: pasde.do
# Did File Name: F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB/specctra.did
# Current time = Sat Oct 07 16:40:23 2023
# PCB F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB
# Master Unit set up as: MM 100000
# PCB Limits xlo= -4.0000 ylo=-33.6000 xhi= 84.0000 yhi=  1.6000
# Total 230 Images Consolidated.
# Via VIA_CIR_0D3_0D15 z=1, 2 xlo= -0.1500 ylo= -0.1500 xhi=  0.1500 yhi=  0.1500
# Via VIA_CIR_0D4_0D2 z=1, 2 xlo= -0.2000 ylo= -0.2000 xhi=  0.2000 yhi=  0.2000
# 
#    VIA          TOP            BOTTOM     
# 
#    TOP  ----------------  VIA_CIR_0D3_0D15
# BOTTOM  VIA_CIR_0D3_0D15  ----------------
# 
# <<WARNING:>> Net GND is defined as a signal net and contains 321 pins.
# This is more pins than most signal nets contain.
# Please verify whether net GND should be a signal net or a power net.
# Note that a signal net will be routed as starburst or daisy chain.
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 244, Images Processed 267, Padstacks Processed 20
# Nets Processed 605, Net Terminals 1429
# PCB Area= 2560.000  EIC=120  Area/EIC= 21.333  SMDs=244
# Total Pin Count: 1680
# Signal Connections Created 824
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4300.9514 Vertical 6042.9194
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 10343.8708 Horizontal 4394.6192 Vertical 5949.2516
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/SNIPER/AppData/Local/Temp/#Taaacfs01144.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U3 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In_out) (location Anywhere) (pin_type all)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Fanout..Unused Pins.
# Fanout..Single Pin Nets.
# Current time = Sat Oct 07 16:40:59 2023
# 
#    VIA          TOP            BOTTOM     
# 
#    TOP  ----------------  VIA_CIR_0D3_0D15
# BOTTOM  VIA_CIR_0D3_0D15  ----------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4300.9514 Vertical 6042.9194
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 10343.8708 Horizontal 4394.6192 Vertical 5949.2516
# Start Fanout Pass 1 of 1
# Attempts 289 Successes 289 Failures 0 Vias 289
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 70, at vias 70 Total Vias 289
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4307.7468 Vertical 6036.1240
# Routed Length 139.5593 Horizontal  98.6833 Vertical  98.6833
# Ratio Actual / Manhattan   0.0135
# Unconnected Length 10341.2802 Horizontal 4405.1087 Vertical 5936.1715
write routes (changed_only) (reset_changed) C:/Users/SNIPER/AppData/Local/Temp/#Taaacft01144.tmp
# Routing Written to File C:/Users/SNIPER/AppData/Local/Temp/#Taaacft01144.tmp
# Loading Do File C:/Users/SNIPER/AppData/Local/Temp/#Taaacfu01144.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component C17 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In_out) (location Anywhere) (pin_type all)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Fanout..Unused Pins.
# Fanout..Single Pin Nets.
# Current time = Sat Oct 07 16:41:09 2023
# 
#    VIA          TOP            BOTTOM     
# 
#    TOP  ----------------  VIA_CIR_0D3_0D15
# BOTTOM  VIA_CIR_0D3_0D15  ----------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 70, at vias 70 Total Vias 289
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4307.7468 Vertical 6036.1240
# Routed Length 139.5593 Horizontal  98.6833 Vertical  98.6833
# Ratio Actual / Manhattan   0.0135
# Unconnected Length 10341.2802 Horizontal 4405.1087 Vertical 5936.1715
# Start Fanout Pass 1 of 1
# Attempts 2 Successes 2 Failures 0 Vias 291
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 1
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 72, at vias 72 Total Vias 291
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4308.1838 Vertical 6035.6870
# Routed Length 140.7133 Horizontal  99.8373 Vertical  98.6833
# Ratio Actual / Manhattan   0.0136
# Unconnected Length 10342.3596 Horizontal 4406.1881 Vertical 5936.1715
write routes (changed_only) (reset_changed) C:/Users/SNIPER/AppData/Local/Temp/#Taaacfv01144.tmp
# Routing Written to File C:/Users/SNIPER/AppData/Local/Temp/#Taaacfv01144.tmp
# Loading Do File C:/Users/SNIPER/AppData/Local/Temp/#Taaacge01144.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U2 Selected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
fanout 1 (direction In_out) (location Anywhere) (pin_type all)
# Fanout in any direction.
# Fanout inside and outside component outline.
# Fanout..Signal Nets.
# Fanout..Power Nets.
# Fanout..Unused Pins.
# Fanout..Single Pin Nets.
# Current time = Sat Oct 07 16:41:41 2023
# 
#    VIA          TOP            BOTTOM     
# 
#    TOP  ----------------  VIA_CIR_0D3_0D15
# BOTTOM  VIA_CIR_0D3_0D15  ----------------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.1270, Clearance= 0.1270
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 72, at vias 72 Total Vias 291
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4308.1838 Vertical 6035.6870
# Routed Length 140.7133 Horizontal  99.8373 Vertical  98.6833
# Ratio Actual / Manhattan   0.0136
# Unconnected Length 10342.3596 Horizontal 4406.1881 Vertical 5936.1715
# Start Fanout Pass 1 of 1
# Attempts 96 Successes 96 Failures 0 Vias 387
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/MyTemporary/Github/PhotonDetector/CrazyRabbit/PCB\CrazyRabbit.dsn
# Nets 605 Connections 824 Unroutes 824
# Signal Layers 2 Power Layers 0
# Wire Junctions 108, at vias 108 Total Vias 387
# Percent Connected    0.00
# Manhattan Length 10343.8708 Horizontal 4313.8949 Vertical 6029.9759
# Routed Length 188.9097 Horizontal 133.9173 Vertical 132.7633
# Ratio Actual / Manhattan   0.0183
# Unconnected Length 10347.2396 Horizontal 4413.5531 Vertical 5933.6865
write routes (changed_only) (reset_changed) C:/Users/SNIPER/AppData/Local/Temp/#Taaacgf01144.tmp
# Routing Written to File C:/Users/SNIPER/AppData/Local/Temp/#Taaacgf01144.tmp
quit
