Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 18 13:05:51 2023
| Host         : LAPTOP-8JURG2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-20  Warning   Non-clocked latch               534         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10952)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (810)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (276)

1. checking no_clock (10952)
----------------------------
 There are 258 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/Q (HIGH)

 There are 276 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__0/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[0]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[10]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[11]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[12]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[14]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[1]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[2]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[3]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[4]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[5]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[7]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[8]/Q (HIGH)

 There are 518 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[9]/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (810)
--------------------------------------------------
 There are 810 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (276)
------------------------------
 There are 276 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.615        0.000                      0                27256        0.008        0.000                      0                27256       23.750        0.000                       0                  9895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         37.803        0.000                      0                26687        0.008        0.000                      0                26687       23.750        0.000                       0                  9895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              36.615        0.000                      0                  569        0.833        0.000                      0                  569  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       37.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.803ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 0.606ns (5.572%)  route 10.270ns (94.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 52.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.940    13.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.538    52.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]/C
                         clock pessimism              0.115    52.832    
                         clock uncertainty           -0.751    52.081    
    SLICE_X66Y61         FDCE (Setup_fdce_C_CE)      -0.371    51.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[20]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                 37.803    

Slack (MET) :             37.803ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 0.606ns (5.572%)  route 10.270ns (94.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 52.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.940    13.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.538    52.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[22]/C
                         clock pessimism              0.115    52.832    
                         clock uncertainty           -0.751    52.081    
    SLICE_X66Y61         FDCE (Setup_fdce_C_CE)      -0.371    51.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[22]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                 37.803    

Slack (MET) :             37.803ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.876ns  (logic 0.606ns (5.572%)  route 10.270ns (94.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 52.717 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.940    13.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.538    52.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]/C
                         clock pessimism              0.115    52.832    
                         clock uncertainty           -0.751    52.081    
    SLICE_X66Y61         FDCE (Setup_fdce_C_CE)      -0.371    51.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[23]
  -------------------------------------------------------------------
                         required time                         51.710    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                 37.803    

Slack (MET) :             37.809ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 0.606ns (5.592%)  route 10.231ns (94.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.901    13.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[14]/C
                         clock pessimism              0.115    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X67Y57         FDCE (Setup_fdce_C_CE)      -0.407    51.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[14]
  -------------------------------------------------------------------
                         required time                         51.676    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 37.809    

Slack (MET) :             37.809ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 0.606ns (5.592%)  route 10.231ns (94.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.901    13.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/C
                         clock pessimism              0.115    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X67Y57         FDCE (Setup_fdce_C_CE)      -0.407    51.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]
  -------------------------------------------------------------------
                         required time                         51.676    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 37.809    

Slack (MET) :             37.809ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 0.606ns (5.592%)  route 10.231ns (94.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.901    13.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/C
                         clock pessimism              0.115    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X67Y57         FDCE (Setup_fdce_C_CE)      -0.407    51.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]
  -------------------------------------------------------------------
                         required time                         51.676    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 37.809    

Slack (MET) :             37.809ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 0.606ns (5.592%)  route 10.231ns (94.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.901    13.867    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]/C
                         clock pessimism              0.115    52.834    
                         clock uncertainty           -0.751    52.083    
    SLICE_X67Y57         FDCE (Setup_fdce_C_CE)      -0.407    51.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[7]
  -------------------------------------------------------------------
                         required time                         51.676    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 37.809    

Slack (MET) :             38.164ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.477ns  (logic 0.606ns (5.784%)  route 9.871ns (94.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.540    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.535    52.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/C
                         clock pessimism              0.115    52.829    
                         clock uncertainty           -0.751    52.078    
    SLICE_X67Y65         FDCE (Setup_fdce_C_CE)      -0.407    51.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]
  -------------------------------------------------------------------
                         required time                         51.671    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 38.164    

Slack (MET) :             38.164ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.477ns  (logic 0.606ns (5.784%)  route 9.871ns (94.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.540    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.535    52.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/C
                         clock pessimism              0.115    52.829    
                         clock uncertainty           -0.751    52.078    
    SLICE_X67Y65         FDCE (Setup_fdce_C_CE)      -0.407    51.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]
  -------------------------------------------------------------------
                         required time                         51.671    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 38.164    

Slack (MET) :             38.164ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[39]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.477ns  (logic 0.606ns (5.784%)  route 9.871ns (94.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 52.714 - 50.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.736     3.030    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X77Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y49         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=279, routed)         4.331     7.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/m00_axis_tready
    SLICE_X84Y77         LUT3 (Prop_lut3_I2_O)        0.150     7.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/msgbuf_slot_valid_r[0]_i_1__0/O
                         net (fo=277, routed)         5.540    13.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.535    52.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X67Y65         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[39]/C
                         clock pessimism              0.115    52.829    
                         clock uncertainty           -0.751    52.078    
    SLICE_X67Y65         FDCE (Setup_fdce_C_CE)      -0.407    51.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[39]
  -------------------------------------------------------------------
                         required time                         51.671    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                 38.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1138]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1138]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.246ns (62.899%)  route 0.145ns (37.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.563     0.899    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X46Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1138]/Q
                         net (fo=1, routed)           0.145     1.192    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg_n_0_[1138]
    SLICE_X46Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.290 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1138]_i_1/O
                         net (fo=1, routed)           0.000     1.290    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1138]_i_1_n_0
    SLICE_X46Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.825     1.191    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X46Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1138]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1138]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.212%)  route 0.207ns (61.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.592     0.928    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X25Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1095]/Q
                         net (fo=1, routed)           0.207     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIB1
    SLICE_X30Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.845     1.211    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y50         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.252    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1127]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1127]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.120%)  route 0.176ns (57.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X48Y51         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1127]/Q
                         net (fo=3, routed)           0.176     1.195    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[37]
    SLICE_X51Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.821     1.187    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X51Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1127]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.018     1.170    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1127]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X35Y60         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.250    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X34Y60         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.823     1.189    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X34Y60         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y60         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.215    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X75Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y39    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y39    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y39    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X63Y39    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X36Y47    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       36.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.615ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.132ns  (logic 0.580ns (4.781%)  route 11.552ns (95.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.046    15.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X80Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[32]/C
                         clock pessimism              0.129    52.848    
                         clock uncertainty           -0.751    52.097    
    SLICE_X80Y63         FDCE (Recov_fdce_C_CLR)     -0.405    51.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[32]
  -------------------------------------------------------------------
                         required time                         51.692    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 36.615    

Slack (MET) :             36.615ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.132ns  (logic 0.580ns (4.781%)  route 11.552ns (95.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.046    15.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X80Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[35]/C
                         clock pessimism              0.129    52.848    
                         clock uncertainty           -0.751    52.097    
    SLICE_X80Y63         FDCE (Recov_fdce_C_CLR)     -0.405    51.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[35]
  -------------------------------------------------------------------
                         required time                         51.692    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 36.615    

Slack (MET) :             36.615ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.132ns  (logic 0.580ns (4.781%)  route 11.552ns (95.219%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 52.719 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)       10.046    15.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X80Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.540    52.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[38]/C
                         clock pessimism              0.129    52.848    
                         clock uncertainty           -0.751    52.097    
    SLICE_X80Y63         FDCE (Recov_fdce_C_CLR)     -0.405    51.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[38]
  -------------------------------------------------------------------
                         required time                         51.692    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 36.615    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.580ns (4.840%)  route 11.404ns (95.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.721 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.899    14.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X81Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.542    52.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/C
                         clock pessimism              0.129    52.850    
                         clock uncertainty           -0.751    52.099    
    SLICE_X81Y61         FDCE (Recov_fdce_C_CLR)     -0.405    51.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]
  -------------------------------------------------------------------
                         required time                         51.694    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.984ns  (logic 0.580ns (4.840%)  route 11.404ns (95.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.721 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.899    14.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X81Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.542    52.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X81Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]/C
                         clock pessimism              0.129    52.850    
                         clock uncertainty           -0.751    52.099    
    SLICE_X81Y61         FDCE (Recov_fdce_C_CLR)     -0.405    51.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[16]
  -------------------------------------------------------------------
                         required time                         51.694    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.678ns  (logic 0.580ns (4.967%)  route 11.098ns (95.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.721 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.592    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.542    52.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]/C
                         clock pessimism              0.129    52.850    
                         clock uncertainty           -0.751    52.099    
    SLICE_X83Y62         FDCE (Recov_fdce_C_CLR)     -0.405    51.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[26]
  -------------------------------------------------------------------
                         required time                         51.694    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.678ns  (logic 0.580ns (4.967%)  route 11.098ns (95.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.721 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.592    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.542    52.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[30]/C
                         clock pessimism              0.129    52.850    
                         clock uncertainty           -0.751    52.099    
    SLICE_X83Y62         FDCE (Recov_fdce_C_CLR)     -0.405    51.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[30]
  -------------------------------------------------------------------
                         required time                         51.694    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.071ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.678ns  (logic 0.580ns (4.967%)  route 11.098ns (95.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 52.721 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.592    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y62         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.542    52.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y62         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[33]/C
                         clock pessimism              0.129    52.850    
                         clock uncertainty           -0.751    52.099    
    SLICE_X83Y62         FDCE (Recov_fdce_C_CLR)     -0.405    51.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[33]
  -------------------------------------------------------------------
                         required time                         51.694    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                 37.071    

Slack (MET) :             37.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 0.580ns (5.025%)  route 10.962ns (94.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 52.720 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.456    14.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X83Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.541    52.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]/C
                         clock pessimism              0.129    52.849    
                         clock uncertainty           -0.751    52.098    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405    51.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         51.693    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                 37.206    

Slack (MET) :             37.206ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.542ns  (logic 0.580ns (5.025%)  route 10.962ns (94.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 52.720 - 50.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.506     4.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X40Y85         LUT1 (Prop_lut1_I0_O)        0.124     5.031 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1630, routed)        9.456    14.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X83Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.541    52.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X83Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]/C
                         clock pessimism              0.129    52.849    
                         clock uncertainty           -0.751    52.098    
    SLICE_X83Y63         FDCE (Recov_fdce_C_CLR)     -0.405    51.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         51.693    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                 37.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.815     1.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X44Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X44Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X44Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.815     1.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X44Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X44Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X44Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.815     1.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X44Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X44Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X44Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.164ns (16.758%)  route 0.815ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.815     1.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X44Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X44Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X44Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.177%)  route 0.850ns (83.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.850     1.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X42Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X42Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.177%)  route 0.850ns (83.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.850     1.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X42Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X42Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X42Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.164ns (16.177%)  route 0.850ns (83.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.850     1.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X43Y79         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.813     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y79         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X43Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter.counter_dec_trigger_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.919%)  route 0.630ns (75.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/Q
                         net (fo=4, routed)           0.187     1.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[9]
    SLICE_X82Y76         LUT4 (Prop_lut4_I0_O)        0.045     1.303 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         0.442     1.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X66Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X66Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X66Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.859%)  route 0.870ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.870     1.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X43Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.859%)  route 0.870ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.164     1.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[3]/Q
                         net (fo=15, routed)          0.870     1.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/counter_rst
    SLICE_X43Y80         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.814     1.180    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X43Y80         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X43Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.888    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.987ns  (logic 0.124ns (6.240%)  route 1.863ns (93.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.863     1.863    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.987 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.987    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.654     2.833    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.045ns (5.782%)  route 0.733ns (94.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.733     0.733    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X42Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.778 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.778    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X42Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X42Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 0.580ns (11.832%)  route 4.322ns (88.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.481     6.882    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.006 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.841     7.847    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X63Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.554     2.734    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X63Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 0.609ns (14.522%)  route 3.585ns (85.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.153     6.457 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.761     7.218    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 0.609ns (14.522%)  route 3.585ns (85.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.153     6.457 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.761     7.218    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 0.609ns (14.522%)  route 3.585ns (85.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.153     6.457 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.761     7.218    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.989     6.469    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     7.120    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y57         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.478     2.657    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y57         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.989     6.469    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     7.120    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y57         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.478     2.657    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y57         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 0.580ns (14.161%)  route 3.516ns (85.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.989     6.469    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     7.120    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y57         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.478     2.657    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y57         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.580ns (14.553%)  route 3.405ns (85.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     7.009    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.580ns (14.553%)  route 3.405ns (85.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     7.009    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.985ns  (logic 0.580ns (14.553%)  route 3.405ns (85.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.730     3.024    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.824     6.304    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.428 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.581     7.009    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.479     2.658    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.618%)  route 0.255ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.255     1.287    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.777%)  route 0.448ns (70.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.049     1.382 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.559    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.852     1.218    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.777%)  route 0.448ns (70.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.049     1.382 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.559    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.852     1.218    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.190ns (29.777%)  route 0.448ns (70.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.049     1.382 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.177     1.559    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y40         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.852     1.218    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y40         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.217%)  route 0.473ns (71.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.202     1.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.848     1.214    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.217%)  route 0.473ns (71.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.202     1.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.848     1.214    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.217%)  route 0.473ns (71.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.271     1.333    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X66Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.378 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.202     1.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.848     1.214    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.212%)  route 0.498ns (72.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.356    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.604    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X77Y37         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y37         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.212%)  route 0.498ns (72.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.356    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.604    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X77Y37         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y37         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.212%)  route 0.498ns (72.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.585     0.921    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X75Y37         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.294     1.356    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X77Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.203     1.604    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X77Y37         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.853     1.219    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X77Y37         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.802ns  (logic 12.639ns (27.005%)  route 34.163ns (72.995%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.142    45.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    46.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]_i_1/O
                         net (fo=1, routed)           0.620    46.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]_i_1_n_0
    SLICE_X62Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.642ns  (logic 12.639ns (27.098%)  route 34.003ns (72.902%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.137    45.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    46.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]_i_1/O
                         net (fo=1, routed)           0.465    46.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.514ns  (logic 12.639ns (27.173%)  route 33.875ns (72.827%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.119    45.846    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.313    46.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]_i_1/O
                         net (fo=1, routed)           0.355    46.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]_i_1_n_0
    SLICE_X60Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.492ns  (logic 12.639ns (27.185%)  route 33.854ns (72.815%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.970    45.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y55         LUT6 (Prop_lut6_I4_O)        0.313    46.010 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]_i_1/O
                         net (fo=1, routed)           0.483    46.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.490ns  (logic 12.639ns (27.187%)  route 33.851ns (72.813%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.969    45.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    46.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]_i_1/O
                         net (fo=1, routed)           0.481    46.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]_i_1_n_0
    SLICE_X65Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.457ns  (logic 11.947ns (25.716%)  route 34.510ns (74.284%))
  Logic Levels:           73  (CARRY4=61 LDCE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.066    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.310    34.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_23/O
                         net (fo=1, routed)           0.000    34.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_23_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_4_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_4_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_4_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_4_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_4_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_4_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_4_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_4_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_4_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_4_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_4_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_4_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.009    36.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_4_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_4_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_4_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_4_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_4_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_4_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_4_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_4_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    38.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_6/CO[2]
                         net (fo=130, routed)         6.962    45.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_6_n_1
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.313    45.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1/O
                         net (fo=1, routed)           0.784    46.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.295ns  (logic 12.639ns (27.301%)  route 33.656ns (72.699%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.732    45.459    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    45.772 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]_i_1/O
                         net (fo=1, routed)           0.523    46.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.251ns  (logic 12.639ns (27.327%)  route 33.612ns (72.673%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.882    45.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.313    45.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]_i_1/O
                         net (fo=1, routed)           0.330    46.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]_i_1_n_0
    SLICE_X63Y82         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.188ns  (logic 12.639ns (27.364%)  route 33.549ns (72.636%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.673    45.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.313    45.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_1/O
                         net (fo=1, routed)           0.476    46.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_1_n_0
    SLICE_X65Y59         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.132ns  (logic 12.639ns (27.397%)  route 33.493ns (72.603%))
  Logic Levels:           77  (CARRY4=64 LDCE=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/G
    SLICE_X88Y72         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169     3.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124     3.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000     3.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245     4.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000     4.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     4.201 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068     5.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316     5.585 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000     5.585    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     5.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856     6.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299     6.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    15.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    15.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    15.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.252 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.366 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.050    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.164    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.278    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.392 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.506 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.506    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.734    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    17.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.963 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.077    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.305 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.419 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.533    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.647 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.647    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.761 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.989 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.989    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.445 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.445    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.559    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.893 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    21.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    21.838 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    23.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    23.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    24.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    34.427    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    34.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    35.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    36.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    36.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    37.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    37.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    37.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    37.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.640 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    37.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    37.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    37.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.982 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    37.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.096 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    38.096    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.210 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    38.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    38.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.438 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    38.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.552 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    38.552    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.666 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    38.666    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    38.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    38.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.008 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    39.008    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    39.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.236 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    39.236    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    39.359    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.473 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    39.473    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.587 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    39.587    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    39.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.929 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    39.929    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.157 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.157    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.271 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.271    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.385 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    40.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.499 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.727 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.686    45.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.313    45.725 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]_i_1/O
                         net (fo=1, routed)           0.407    46.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]_i_1_n_0
    SLICE_X63Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.203ns (58.064%)  route 0.147ns (41.936%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/G
    SLICE_X65Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[10]/Q
                         net (fo=2, routed)           0.147     0.305    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[10]
    SLICE_X66Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[10]_i_1_n_0
    SLICE_X66Y56         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[218]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[218]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.203ns (49.279%)  route 0.209ns (50.721%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[218]/G
    SLICE_X60Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[218]/Q
                         net (fo=3, routed)           0.209     0.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[218]
    SLICE_X63Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[218]_i_1/O
                         net (fo=1, routed)           0.000     0.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[218]_i_1_n_0
    SLICE_X63Y98         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[218]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.223ns (52.749%)  route 0.200ns (47.251%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/G
    SLICE_X62Y57         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[12]/Q
                         net (fo=2, routed)           0.200     0.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[12]
    SLICE_X66Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[12]_i_1_n_0
    SLICE_X66Y59         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[194]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.203ns (47.202%)  route 0.227ns (52.798%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[194]/G
    SLICE_X61Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[194]/Q
                         net (fo=3, routed)           0.227     0.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[194]
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]_i_1/O
                         net (fo=1, routed)           0.000     0.430    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]_i_1_n_0
    SLICE_X65Y93         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[194]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.223ns (50.607%)  route 0.218ns (49.393%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/G
    SLICE_X62Y55         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/Q
                         net (fo=2, routed)           0.218     0.396    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[4]
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[4]_i_1_n_0
    SLICE_X64Y56         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.291ns (65.941%)  route 0.150ns (34.059%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/G
    SLICE_X87Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[13]/Q
                         net (fo=6, routed)           0.150     0.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[13]
    SLICE_X86Y74         LUT2 (Prop_lut2_I1_O)        0.049     0.357 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_5/O
                         net (fo=1, routed)           0.000     0.357    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_5_n_0
    SLICE_X86Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1/CO[3]
                         net (fo=3, routed)           0.000     0.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg_i_1_n_0
    SLICE_X86Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[33]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.202ns (44.821%)  route 0.249ns (55.179%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[33]/G
    SLICE_X63Y64         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[33]/Q
                         net (fo=2, routed)           0.249     0.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[33]
    SLICE_X66Y62         LUT2 (Prop_lut2_I0_O)        0.044     0.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     0.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[33]_i_1_n_0
    SLICE_X66Y62         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.203ns (44.414%)  route 0.254ns (55.586%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[20]/G
    SLICE_X63Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[20]/Q
                         net (fo=2, routed)           0.254     0.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[20]
    SLICE_X66Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     0.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[20]_i_1_n_0
    SLICE_X66Y60         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.201ns (42.188%)  route 0.275ns (57.812%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]/G
    SLICE_X63Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]/Q
                         net (fo=2, routed)           0.275     0.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[67]
    SLICE_X66Y69         LUT2 (Prop_lut2_I0_O)        0.043     0.476 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[67]_i_1/O
                         net (fo=1, routed)           0.000     0.476    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[67]_i_1_n_0
    SLICE_X66Y69         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[48]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.223ns (46.744%)  route 0.254ns (53.256%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[48]/G
    SLICE_X62Y68         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[48]/Q
                         net (fo=2, routed)           0.254     0.432    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R__0[48]
    SLICE_X66Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[48]_i_1/O
                         net (fo=1, routed)           0.000     0.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[48]_i_1_n_0
    SLICE_X66Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[48]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           810 Endpoints
Min Delay           810 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.924ns  (logic 13.868ns (23.535%)  route 45.056ns (76.465%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.142    60.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    61.301 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]_i_1/O
                         net (fo=1, routed)           0.620    61.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]_i_1_n_0
    SLICE_X62Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.765ns  (logic 13.868ns (23.599%)  route 44.897ns (76.401%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.137    60.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    61.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]_i_1/O
                         net (fo=1, routed)           0.465    61.762    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.636ns  (logic 13.868ns (23.651%)  route 44.768ns (76.349%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         5.119    60.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X58Y56         LUT6 (Prop_lut6_I4_O)        0.313    61.278 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]_i_1/O
                         net (fo=1, routed)           0.355    61.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]_i_1_n_0
    SLICE_X60Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.615ns  (logic 13.868ns (23.659%)  route 44.747ns (76.341%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.970    60.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y55         LUT6 (Prop_lut6_I4_O)        0.313    61.129 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]_i_1/O
                         net (fo=1, routed)           0.483    61.612    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.612ns  (logic 13.868ns (23.661%)  route 44.744ns (76.340%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.969    60.815    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    61.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]_i_1/O
                         net (fo=1, routed)           0.481    61.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]_i_1_n_0
    SLICE_X65Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.579ns  (logic 13.176ns (22.493%)  route 45.403ns (77.507%))
  Logic Levels:           75  (CARRY4=61 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.066    49.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.310    49.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_23/O
                         net (fo=1, routed)           0.000    49.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_23_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[23]_i_4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.431 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[27]_i_4_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[31]_i_4_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[35]_i_4_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[39]_i_4_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_4/CO[3]
                         net (fo=1, routed)           0.000    50.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[43]_i_4_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_4_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[51]_i_4_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.229 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[55]_i_4_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[59]_i_4_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.457 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.457    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[63]_i_4_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.571 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.571    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[67]_i_4_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[71]_i_4_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[75]_i_4_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[79]_i_4_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_4/CO[3]
                         net (fo=1, routed)           0.009    52.036    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_4_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[87]_i_4_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[91]_i_4_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.378 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[95]_i_4_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.492 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[99]_i_4_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.606 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[103]_i_4_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.720 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.720    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[107]_i_4_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[111]_i_4_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.948 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[115]_i_4_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[119]_i_4_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.176 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.176    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[123]_i_4_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[127]_i_4_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    53.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_6/CO[2]
                         net (fo=130, routed)         6.962    60.480    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_6_n_1
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.313    60.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1/O
                         net (fo=1, routed)           0.784    61.576    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]_i_1_n_0
    SLICE_X55Y72         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[135]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.417ns  (logic 13.868ns (23.740%)  route 44.549ns (76.260%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.732    60.578    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X61Y54         LUT6 (Prop_lut6_I4_O)        0.313    60.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]_i_1/O
                         net (fo=1, routed)           0.523    61.414    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]_i_1_n_0
    SLICE_X62Y55         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.374ns  (logic 13.868ns (23.757%)  route 44.506ns (76.243%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.882    60.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X63Y81         LUT6 (Prop_lut6_I4_O)        0.313    61.041 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]_i_1/O
                         net (fo=1, routed)           0.330    61.371    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]_i_1_n_0
    SLICE_X63Y82         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.311ns  (logic 13.868ns (23.783%)  route 44.443ns (76.217%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.673    60.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X62Y58         LUT6 (Prop_lut6_I4_O)        0.313    60.832 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_1/O
                         net (fo=1, routed)           0.476    61.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]_i_1_n_0
    SLICE_X65Y59         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.255ns  (logic 13.868ns (23.806%)  route 44.387ns (76.194%))
  Logic Levels:           79  (CARRY4=64 LDCE=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.703     2.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDCE (Prop_fdce_C_Q)         0.478     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[7]/Q
                         net (fo=5, routed)           0.690     4.165    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[6]
    SLICE_X82Y76         LUT4 (Prop_lut4_I1_O)        0.301     4.466 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_i_1/O
                         net (fo=264, routed)         5.806    10.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_reset
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.124    10.396 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[15]_i_3/O
                         net (fo=276, routed)         4.398    14.794    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i__0
    SLICE_X88Y72         LDCE (SetClr_ldce_CLR_Q)     0.885    15.679 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i_reg[6]/Q
                         net (fo=69, routed)          3.169    18.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/i[6]
    SLICE_X85Y81         LUT6 (Prop_lut6_I2_O)        0.124    18.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200/O
                         net (fo=1, routed)           0.000    18.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_200_n_0
    SLICE_X85Y81         MUXF7 (Prop_muxf7_I1_O)      0.245    19.217 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128/O
                         net (fo=1, routed)           0.000    19.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_128_n_0
    SLICE_X85Y81         MUXF8 (Prop_muxf8_I0_O)      0.104    19.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88/O
                         net (fo=1, routed)           1.068    20.388    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_88_n_0
    SLICE_X87Y74         LUT6 (Prop_lut6_I5_O)        0.316    20.704 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55/O
                         net (fo=1, routed)           0.000    20.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_55_n_0
    SLICE_X87Y74         MUXF7 (Prop_muxf7_I1_O)      0.217    20.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40/O
                         net (fo=1, routed)           0.856    21.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_40_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.299    22.077 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_27/O
                         net (fo=763, routed)         8.621    30.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R10
    SLICE_X53Y85         LUT3 (Prop_lut3_I1_O)        0.124    30.822 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40/O
                         net (fo=1, routed)           0.000    30.822    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_40_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[133]_i_32_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[137]_i_32_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[141]_i_32_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[145]_i_32_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[149]_i_32_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[153]_i_32_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[157]_i_32_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[161]_i_32_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[165]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[169]_i_32_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[173]_i_32_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[177]_i_32_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[181]_i_32_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32/CO[3]
                         net (fo=1, routed)           0.000    32.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[185]_i_32_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.968 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32/CO[3]
                         net (fo=1, routed)           0.001    32.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[189]_i_32_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.083 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[193]_i_32_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.197 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[197]_i_32_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.311    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[201]_i_32_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.425 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[205]_i_32_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.539 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.539    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[209]_i_32_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.653 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.653    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[213]_i_32_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.767 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.767    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[217]_i_32_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[221]_i_32_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.995 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.995    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[225]_i_32_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[229]_i_32_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.223 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.223    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[233]_i_32_n_0
    SLICE_X53Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[237]_i_32_n_0
    SLICE_X53Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.451 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.451    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[241]_i_32_n_0
    SLICE_X53Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[245]_i_32_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32/CO[3]
                         net (fo=1, routed)           0.000    34.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[249]_i_32_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32/O[1]
                         net (fo=5, routed)           1.618    36.631    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[253]_i_32_n_6
    SLICE_X58Y104        LUT3 (Prop_lut3_I0_O)        0.327    36.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3/O
                         net (fo=5, routed)           1.808    38.766    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[251]_i_3_n_0
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.328    39.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21/O
                         net (fo=1, routed)           0.548    39.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_21_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.161 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_5_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    40.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2/CO[2]
                         net (fo=986, routed)         9.156    49.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[129]_i_2_n_1
    SLICE_X58Y58         LUT3 (Prop_lut3_I2_O)        0.336    49.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_375/O
                         net (fo=2, routed)           0.970    50.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R[17]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.348    51.200 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354/O
                         net (fo=1, routed)           0.577    51.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_354_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337/CO[3]
                         net (fo=1, routed)           0.000    52.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_337_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.417 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324/CO[3]
                         net (fo=1, routed)           0.000    52.417    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_324_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311/CO[3]
                         net (fo=1, routed)           0.000    52.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_311_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.645 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298/CO[3]
                         net (fo=1, routed)           0.000    52.645    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_298_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285/CO[3]
                         net (fo=1, routed)           0.000    52.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_285_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272/CO[3]
                         net (fo=1, routed)           0.000    52.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_272_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259/CO[3]
                         net (fo=1, routed)           0.000    52.987    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_259_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_246_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233/CO[3]
                         net (fo=1, routed)           0.000    53.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_233_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.329 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220/CO[3]
                         net (fo=1, routed)           0.000    53.329    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_220_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.443 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207/CO[3]
                         net (fo=1, routed)           0.000    53.443    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_207_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194/CO[3]
                         net (fo=1, routed)           0.000    53.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_194_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.671 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184/CO[3]
                         net (fo=1, routed)           0.000    53.671    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_184_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175/CO[3]
                         net (fo=1, routed)           0.000    53.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_175_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166/CO[3]
                         net (fo=1, routed)           0.000    53.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_166_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157/CO[3]
                         net (fo=1, routed)           0.000    54.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_157_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148/CO[3]
                         net (fo=1, routed)           0.000    54.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_148_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139/CO[3]
                         net (fo=1, routed)           0.000    54.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_139_n_0
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130/CO[3]
                         net (fo=1, routed)           0.000    54.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_130_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121/CO[3]
                         net (fo=1, routed)           0.009    54.478    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_121_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112/CO[3]
                         net (fo=1, routed)           0.000    54.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_112_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.706 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103/CO[3]
                         net (fo=1, routed)           0.000    54.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_103_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94/CO[3]
                         net (fo=1, routed)           0.000    54.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_94_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.934 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85/CO[3]
                         net (fo=1, routed)           0.000    54.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_85_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76/CO[3]
                         net (fo=1, routed)           0.000    55.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_76_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67/CO[3]
                         net (fo=1, routed)           0.000    55.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_67_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_58_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.390 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_49_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.504 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39/CO[3]
                         net (fo=1, routed)           0.000    55.504    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_39_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    55.846 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[259]_i_4/CO[2]
                         net (fo=260, routed)         4.686    60.532    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/R1
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.313    60.845 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]_i_1/O
                         net (fo=1, routed)           0.407    61.252    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]_i_1_n_0
    SLICE_X63Y57         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[81]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.302%)  route 0.244ns (56.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.131     1.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.218 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[81]_i_1/O
                         net (fo=1, routed)           0.113     1.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[81]_i_1_n_0
    SLICE_X65Y75         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[81]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[85]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.857%)  route 0.293ns (61.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.176     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[85]_i_1/O
                         net (fo=1, routed)           0.117     1.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[85]_i_1_n_0
    SLICE_X65Y75         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[85]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.186ns (35.344%)  route 0.340ns (64.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.224     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]_i_1/O
                         net (fo=1, routed)           0.116     1.428    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]_i_1_n_0
    SLICE_X62Y75         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.054%)  route 0.360ns (65.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.231     1.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.319 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_1/O
                         net (fo=1, routed)           0.129     1.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]_i_1_n_0
    SLICE_X63Y76         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[83]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.186ns (32.020%)  route 0.395ns (67.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep/Q
                         net (fo=93, routed)          0.395     1.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1/O
                         net (fo=1, routed)           0.000     1.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]_i_1_n_0
    SLICE_X55Y73         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[131]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[89]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.186ns (30.816%)  route 0.418ns (69.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.249     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[89]_i_1/O
                         net (fo=1, routed)           0.168     1.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[89]_i_1_n_0
    SLICE_X65Y77         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[89]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.186ns (29.784%)  route 0.438ns (70.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.571     0.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDCE (Prop_fdce_C_Q)         0.141     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/Q
                         net (fo=6, routed)           0.438     1.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/Q[4]
    SLICE_X84Y74         LUT3 (Prop_lut3_I1_O)        0.045     1.531 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg_i_1_n_0
    SLICE_X84Y74         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/next_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[93]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.186ns (29.536%)  route 0.444ns (70.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.328     1.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.415 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[93]_i_1/O
                         net (fo=1, routed)           0.116     1.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[93]_i_1_n_0
    SLICE_X62Y77         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[93]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[88]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.126%)  route 0.453ns (70.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.566     0.902    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/clk
    SLICE_X61Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDCE (Prop_fdce_C_Q)         0.141     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1/Q
                         net (fo=93, routed)          0.337     1.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/current_state_reg_rep__1_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[88]_i_1/O
                         net (fo=1, routed)           0.116     1.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[88]_i_1_n_0
    SLICE_X62Y77         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[88]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_b_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.435ns (67.074%)  route 0.214ns (32.926%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.573     0.909    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X64Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_b_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_b_reg[45]/Q
                         net (fo=2, routed)           0.087     1.136    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[257]_i_37_0[45]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.049     1.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_7/O
                         net (fo=1, routed)           0.000     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_7_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.135     1.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_2/O[3]
                         net (fo=8, routed)           0.127     1.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_2_n_4
    SLICE_X62Y67         LUT6 (Prop_lut6_I2_O)        0.110     1.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_1/O
                         net (fo=1, routed)           0.000     1.557    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]_i_1_n_0
    SLICE_X62Y67         LDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/BLAKELY.R_reg[47]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           273 Endpoints
Min Delay           273 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.997ns (30.749%)  route 2.245ns (69.251%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.514     3.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X84Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.534     2.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X84Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[10]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 0.997ns (30.749%)  route 2.245ns (69.251%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.514     3.242    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X84Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.534     2.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X84Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.997ns (32.153%)  route 2.104ns (67.847%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.373     3.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.530     2.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[12]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.997ns (32.153%)  route 2.104ns (67.847%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.373     3.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.530     2.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[4]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.997ns (32.153%)  route 2.104ns (67.847%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.373     3.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.530     2.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[5]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.997ns (32.153%)  route 2.104ns (67.847%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.373     3.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.530     2.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[8]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.101ns  (logic 0.997ns (32.153%)  route 2.104ns (67.847%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.373     3.101    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.530     2.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X81Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[9]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.997ns (32.304%)  route 2.089ns (67.696%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.358     3.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X85Y76         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.531     2.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X85Y76         FDPE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.953ns  (logic 0.997ns (33.757%)  route 1.956ns (66.243%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.225     2.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.531     2.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[11]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.953ns  (logic 0.997ns (33.757%)  route 1.956ns (66.243%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/G
    SLICE_X86Y74         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/ready_out_reg/Q
                         net (fo=2, routed)           0.964     1.589    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/blakley_done
    SLICE_X82Y73         LUT6 (Prop_lut6_I4_O)        0.124     1.713 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7/O
                         net (fo=1, routed)           0.485     2.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_7_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I1_O)        0.124     2.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3/O
                         net (fo=1, routed)           0.282     2.604    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_3_n_0
    SLICE_X82Y76         LUT6 (Prop_lut6_I5_O)        0.124     2.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/FSM_onehot_next_state[12]_i_1/O
                         net (fo=13, routed)          0.225     2.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley_n_0
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        1.531     2.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X82Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/FSM_onehot_next_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[121]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[121]/G
    SLICE_X84Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[121]/Q
                         net (fo=1, routed)           0.102     0.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[121]
    SLICE_X83Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X83Y86         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[121]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[217]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.769%)  route 0.102ns (39.231%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[217]/G
    SLICE_X64Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[217]/Q
                         net (fo=1, routed)           0.102     0.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[217]
    SLICE_X66Y97         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y97         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[217]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[178]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.729%)  route 0.102ns (39.271%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[178]/G
    SLICE_X65Y90         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[178]/Q
                         net (fo=1, routed)           0.102     0.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[178]
    SLICE_X66Y90         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y90         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[178]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[185]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.570%)  route 0.103ns (39.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[185]/G
    SLICE_X84Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[185]/Q
                         net (fo=1, routed)           0.103     0.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[185]
    SLICE_X83Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.851     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X83Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[185]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[142]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.363%)  route 0.104ns (39.637%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[142]/G
    SLICE_X64Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[142]/Q
                         net (fo=1, routed)           0.104     0.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[142]
    SLICE_X66Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[142]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.339%)  route 0.104ns (39.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[2]/G
    SLICE_X64Y57         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[2]/Q
                         net (fo=1, routed)           0.104     0.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[2]
    SLICE_X66Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[164]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.158ns (60.109%)  route 0.105ns (39.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[164]/G
    SLICE_X64Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[164]/Q
                         net (fo=1, routed)           0.105     0.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[164]
    SLICE_X66Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y82         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[164]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[214]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[214]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.906%)  route 0.106ns (40.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[214]/G
    SLICE_X64Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[214]/Q
                         net (fo=1, routed)           0.106     0.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[214]
    SLICE_X66Y97         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X66Y97         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[214]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[245]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[245]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.158ns (59.809%)  route 0.106ns (40.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[245]/G
    SLICE_X63Y104        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[245]/Q
                         net (fo=1, routed)           0.106     0.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[245]
    SLICE_X63Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.934     1.300    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X63Y103        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[245]/C

Slack:                    inf
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.232%)  route 0.109ns (40.768%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         LDCE                         0.000     0.000 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[24]/G
    SLICE_X84Y62         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/Blakley/result_reg[24]/Q
                         net (fo=1, routed)           0.109     0.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/blakley_out[24]
    SLICE_X85Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9896, routed)        0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/clk
    SLICE_X85Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/Binary/C_reg[24]/C





