/*
David Fritz

RAM module, which uses a block ram generated by CoreGen

2.12.2010
*/

module mod_ram(clk, ie, de, iaddr, daddr, drw, din, iout, dout);
	input clk;
	input ie,de;
	input [31:0] iaddr, daddr;
	input drw;
	input [31:0] din;
	output [31:0] iout, dout;

	/* the block ram */
	wire [31:0] idata, ddata;

	/* by spec, the iout and dout signals must go hiZ when we're not using them */
	assign iout = ie ? idata : 32'h00000000;
	assign dout = de ? ddata : 32'h00000000;

	onchip_ram br(clk,1'b0,iaddr[12:2],32'b0,idata,~clk,(drw & de),daddr[12:2],din,ddata);
	
endmodule
