/usr/bin/env time -v /packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 15
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 15


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: sha

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.4 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: sha.net
Circuit placement file: sha.place
Circuit routing file: sha.route
Circuit SDC file: sha.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 60
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 15
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 60
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.500000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: sha.pre-vpr.blif
# Load circuit
# Load circuit took 0.03 seconds (max_rss 27.3 MiB, delta_rss +5.1 MiB)
# Clean circuit
Absorbed 36 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.6 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2606
    .input :      38
    .latch :     885
    .output:      36
    6-LUT  :    1647
  Nets  : 2570
    Avg Fanout:     3.9
    Max Fanout:   885.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 12697
  Timing Graph Edges: 20218
  Timing Graph Levels: 46
# Build Timing Graph took 0.01 seconds (max_rss 29.6 MiB, delta_rss +1.9 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk_i' Fanout: 885 pins (7.0%), 885 blocks (34.0%)
# Load Timing Constraints

SDC file 'sha.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk_i' Source: 'clk_i.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 29.6 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'sha.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2606, total nets: 2570, total inputs: 38, total outputs: 36
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    68/1724      3%                            6     5 x 5     
   136/1724      7%                           10     6 x 6     
   204/1724     11%                           15     7 x 7     
   272/1724     15%                           20     7 x 7     
   340/1724     19%                           25     9 x 9     
   408/1724     23%                           30     9 x 9     
   476/1724     27%                           36    10 x 10    
   544/1724     31%                           41    10 x 10    
   612/1724     35%                           47    10 x 10    
   680/1724     39%                           53    11 x 11    
   748/1724     43%                           60    11 x 11    
   816/1724     47%                           66    12 x 12    
   884/1724     51%                           73    13 x 13    
   952/1724     55%                           79    13 x 13    
  1020/1724     59%                           85    13 x 13    
  1088/1724     63%                           92    14 x 14    
  1156/1724     67%                           99    14 x 14    
  1224/1724     70%                          106    14 x 14    
  1292/1724     74%                          112    15 x 15    
  1360/1724     78%                          118    15 x 15    
  1428/1724     82%                          125    15 x 15    
  1496/1724     86%                          131    16 x 16    
  1564/1724     90%                          138    16 x 16    
  1632/1724     94%                          144    17 x 17    
  1700/1724     98%                          198    17 x 17    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1458
  LEs used for logic and registers    : 879
  LEs used for logic only             : 579
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.00015985 sec
Full Max Req/Worst Slack updates 1 in 2.0699e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000240973 sec
FPGA sized to 17 x 17 (auto)
Device Utilization: 0.55 (target 1.00)
	Block Utilization: 0.15 Type: io
	Block Utilization: 0.90 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        149                                20.4228                      6.95302   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1496 out of 2570 nets, 1074 nets not absorbed.

Netlist conversion complete.

# Packing took 0.88 seconds (max_rss 42.1 MiB, delta_rss +12.5 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sha.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.15218 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.16 seconds (max_rss 79.5 MiB, delta_rss +37.4 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 1074
Netlist num_blocks: 223
Netlist EMPTY blocks: 0.
Netlist io blocks: 74.
Netlist clb blocks: 149.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 38
Netlist output pins: 36

Pb types usage...
  io             : 74
   inpad         : 38
   outpad        : 36
  clb            : 149
   fle           : 1458
    lut5inter    : 533
     ble5        : 725
      lut5       : 722
       lut       : 722
      ff         : 176
    ble6         : 925
     lut6        : 925
      lut        : 925
     ff          : 709

# Create Device
## Build Device Grid
FPGA sized to 17 x 17: 289 grid tiles (auto)

Resource usage...
	Netlist
		74	blocks of type: io
	Architecture
		480	blocks of type: io
	Netlist
		149	blocks of type: clb
	Architecture
		165	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.55 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.90 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:13013
OPIN->CHANX/CHANY edge count before creating direct connections: 26808
OPIN->CHANX/CHANY edge count after creating direct connections: 26808
CHAN->CHAN type edge count:126189
## Build routing resource graph took 0.10 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 28231
  RR Graph Edges: 166010
# Create Device took 0.10 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.26 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no sample locations for EMPTY
Warning 5: Found no more sample locations for SOURCE in io
Warning 6: Found no more sample locations for OPIN in io
Warning 7: Found no more sample locations for SOURCE in clb
Warning 8: Found no more sample locations for OPIN in clb
Warning 9: Found no more sample locations for SOURCE in mult_36
Warning 10: Found no more sample locations for OPIN in mult_36
Warning 11: Found no more sample locations for SOURCE in memory
Warning 12: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.27 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.02 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.02 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

There are 2932 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 17005

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 283.411 td_cost: 3.77212e-07
Initial placement estimated Critical Path Delay (CPD): 18.265 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2811.32 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -18.265 ns

Initial placement estimated setup slack histogram:
[ -1.8e-08: -1.6e-08)   7 (  0.8%) |*
[ -1.6e-08: -1.5e-08)   4 (  0.4%) |
[ -1.5e-08: -1.3e-08)   3 (  0.3%) |
[ -1.3e-08: -1.1e-08)   2 (  0.2%) |
[ -1.1e-08: -9.4e-09)  35 (  3.8%) |***
[ -9.4e-09: -7.6e-09)  34 (  3.7%) |***
[ -7.6e-09: -5.8e-09)  20 (  2.2%) |**
[ -5.8e-09:   -4e-09)  22 (  2.4%) |**
[   -4e-09: -2.2e-09) 488 ( 53.0%) |***********************************************
[ -2.2e-09: -4.4e-10) 306 ( 33.2%) |*****************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 676
Warning 13: Starting t: 93 of 223 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.4e-04   0.935     241.12 3.2854e-07  16.407  -2.73e+03  -16.407   0.433  0.0277   16.0     1.00       676  0.200
   2    0.0 4.2e-04   0.956     216.75 2.9826e-07  15.595  -2.89e+03  -15.595   0.430  0.0210   15.9     1.05      1352  0.950
   3    0.0 4.0e-04   0.985     206.89 2.7884e-07  14.684   -2.8e+03  -14.684   0.339  0.0078   15.7     1.12      2028  0.950
   4    0.0 3.8e-04   0.978     200.67 1.7071e-07  14.575  -2.72e+03  -14.575   0.349  0.0111   14.1     1.86      2704  0.950
   5    0.0 3.6e-04   0.988     194.35 1.367e-07   14.224  -2.63e+03  -14.224   0.302  0.0055   12.9     2.46      3380  0.950
   6    0.0 3.4e-04   0.992     192.73 1.1237e-07  13.953  -2.62e+03  -13.953   0.290  0.0048   11.1     3.29      4056  0.950
   7    0.0 3.2e-04   0.990     189.71 9.8975e-08  13.753  -2.63e+03  -13.753   0.297  0.0078    9.4     4.07      4732  0.950
   8    0.0 3.1e-04   0.993     188.44 8.6218e-08  13.489  -2.65e+03  -13.489   0.315  0.0030    8.1     4.70      5408  0.950
   9    0.0 2.9e-04   0.997     186.17 8.3902e-08  13.215  -2.65e+03  -13.215   0.321  0.0021    7.1     5.17      6084  0.950
  10    0.0 2.8e-04   0.997     185.75 8.2044e-08  13.032  -2.67e+03  -13.032   0.265  0.0026    6.2     5.56      6760  0.950
  11    0.0 2.6e-04   0.994     185.18 7.4595e-08  13.084  -2.64e+03  -13.084   0.317  0.0029    5.1     6.07      7436  0.950
  12    0.0 2.5e-04   0.999     186.63 7.302e-08   12.978  -2.64e+03  -12.978   0.265  0.0022    4.5     6.37      8112  0.950
  13    0.0 2.4e-04   0.996     185.26 7.0858e-08  12.920  -2.65e+03  -12.920   0.314  0.0029    3.7     6.73      8788  0.950
  14    0.0 2.3e-04   0.997     182.95 6.8801e-08  12.953  -2.64e+03  -12.953   0.300  0.0026    3.2     6.95      9464  0.950
  15    0.0 2.1e-04   0.995     180.03 6.7403e-08  12.942  -2.62e+03  -12.942   0.288  0.0023    2.8     7.16     10140  0.950
  16    0.0 2.0e-04   0.989     178.19 6.6919e-08  12.838  -2.55e+03  -12.838   0.374  0.0072    2.4     7.36     10816  0.950
  17    0.0 1.9e-04   0.998     176.50 6.4696e-08  12.788  -2.48e+03  -12.788   0.336  0.0017    2.2     7.43     11492  0.950
  18    0.0 1.8e-04   0.997     176.31 6.6413e-08  12.622  -2.46e+03  -12.622   0.340  0.0013    2.0     7.54     12168  0.950
  19    0.0 1.7e-04   0.999     175.90 6.6467e-08  12.538  -2.44e+03  -12.538   0.300  0.0008    1.8     7.63     12844  0.950
  20    0.0 1.7e-04   0.999     175.86 6.5298e-08  12.582  -2.46e+03  -12.582   0.318  0.0010    1.5     7.75     13520  0.950
  21    0.0 1.6e-04   1.000     176.20 6.3717e-08  12.632  -2.43e+03  -12.632   0.284  0.0005    1.3     7.84     14196  0.950
  22    0.0 1.5e-04   1.000     175.86 6.4299e-08  12.524  -2.47e+03  -12.524   0.300  0.0005    1.1     7.94     14872  0.950
  23    0.0 1.4e-04   0.999     175.09 6.4194e-08  12.505  -2.41e+03  -12.505   0.274  0.0007    1.0     8.00     15548  0.950
  24    0.0 1.3e-04   0.998     174.19 6.337e-08   12.587  -2.45e+03  -12.587   0.265  0.0009    1.0     8.00     16224  0.950
  25    0.0 1.3e-04   0.999     174.57 6.305e-08   12.587  -2.41e+03  -12.587   0.297  0.0006    1.0     8.00     16900  0.950
  26    0.0 1.2e-04   0.998     174.07 6.3348e-08  12.488   -2.4e+03  -12.488   0.247  0.0009    1.0     8.00     17576  0.950
  27    0.0 1.2e-04   1.000     173.54 6.2824e-08  12.596   -2.4e+03  -12.596   0.223  0.0004    1.0     8.00     18252  0.950
  28    0.0 1.1e-04   1.000     173.48 6.3187e-08  12.513  -2.42e+03  -12.513   0.266  0.0006    1.0     8.00     18928  0.950
  29    0.0 1.0e-04   1.000     173.28 6.3777e-08  12.534   -2.4e+03  -12.534   0.240  0.0005    1.0     8.00     19604  0.950
  30    0.0 9.9e-05   1.000     173.30 6.2872e-08  12.596  -2.43e+03  -12.596   0.229  0.0003    1.0     8.00     20280  0.950
  31    0.0 9.4e-05   0.999     173.30 6.278e-08   12.596  -2.43e+03  -12.596   0.237  0.0007    1.0     8.00     20956  0.950
  32    0.0 8.9e-05   0.999     172.73 6.4027e-08  12.465  -2.41e+03  -12.465   0.212  0.0005    1.0     8.00     21632  0.950
  33    0.0 8.5e-05   1.000     172.42 6.3053e-08  12.527   -2.4e+03  -12.527   0.209  0.0003    1.0     8.00     22308  0.950
  34    0.0 8.1e-05   1.000     172.36 6.2892e-08  12.547  -2.42e+03  -12.547   0.206  0.0002    1.0     8.00     22984  0.950
  35    0.0 7.7e-05   1.000     172.41 6.3289e-08  12.463  -2.43e+03  -12.463   0.214  0.0003    1.0     8.00     23660  0.950
  36    0.0 7.3e-05   1.000     172.32 6.3342e-08  12.444   -2.4e+03  -12.444   0.228  0.0002    1.0     8.00     24336  0.950
  37    0.0 6.9e-05   1.000     172.07 6.2941e-08  12.527   -2.4e+03  -12.527   0.234  0.0003    1.0     8.00     25012  0.950
  38    0.0 6.6e-05   1.000     171.85 6.2959e-08  12.527   -2.4e+03  -12.527   0.170  0.0001    1.0     8.00     25688  0.950
  39    0.0 6.2e-05   1.000     172.12 6.328e-08   12.444   -2.4e+03  -12.444   0.166  0.0001    1.0     8.00     26364  0.950
  40    0.0 5.9e-05   0.999     171.84 6.4151e-08  12.421  -2.42e+03  -12.421   0.185  0.0006    1.0     8.00     27040  0.950
  41    0.0 5.6e-05   1.000     171.47 6.3978e-08  12.465   -2.4e+03  -12.465   0.180  0.0002    1.0     8.00     27716  0.950
  42    0.0 5.4e-05   1.000     171.47 6.4449e-08  12.401  -2.43e+03  -12.401   0.170  0.0002    1.0     8.00     28392  0.950
  43    0.0 5.1e-05   1.000     171.48 6.4326e-08  12.401  -2.43e+03  -12.401   0.182  0.0002    1.0     8.00     29068  0.950
  44    0.0 4.8e-05   1.000     171.46 6.3915e-08  12.465   -2.4e+03  -12.465   0.176  0.0001    1.0     8.00     29744  0.950
  45    0.0 4.6e-05   1.000     171.38 6.3928e-08  12.465  -2.41e+03  -12.465   0.173  0.0003    1.0     8.00     30420  0.950
  46    0.0 4.4e-05   1.000     171.39 6.4523e-08  12.381   -2.4e+03  -12.381   0.175  0.0004    1.0     8.00     31096  0.950
  47    0.0 4.1e-05   1.000     170.94 6.4101e-08  12.451  -2.39e+03  -12.451   0.142  0.0002    1.0     8.00     31772  0.950
  48    0.0 3.3e-05   1.000     170.98 6.3825e-08  12.534  -2.39e+03  -12.534   0.143  0.0001    1.0     8.00     32448  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=170.866, TD costs=6.38359e-08, CPD= 12.534 (ns) 
  49    0.0 2.7e-05   1.000     170.89 6.3804e-08  12.534  -2.39e+03  -12.534   0.090  0.0002    1.0     8.00     33124  0.800
  50    0.0 2.1e-05   1.000     171.03 6.4403e-08  12.401   -2.4e+03  -12.401   0.095  0.0001    1.0     8.00     33800  0.800
  51    0.0 1.7e-05   1.000     170.84 6.3852e-08  12.484  -2.39e+03  -12.484   0.059  0.0001    1.0     8.00     34476  0.800
Checkpoint saved: bb_costs=170.848, TD costs=6.43279e-08, CPD= 12.401 (ns) 
  52    0.0 1.4e-05   1.000     170.82 6.4328e-08  12.401  -2.39e+03  -12.401   0.053  0.0001    1.0     8.00     35152  0.800
  53    0.0 1.1e-05   1.000     170.65 6.4321e-08  12.401  -2.39e+03  -12.401   0.080  0.0006    1.0     8.00     35828  0.800
  54    0.0 8.7e-06   1.000     170.77 6.366e-08   12.484  -2.39e+03  -12.484   0.070  0.0002    1.0     8.00     36504  0.800
Checkpoint saved: bb_costs=170.83, TD costs=6.42996e-08, CPD= 12.376 (ns) 
  55    0.0 7.0e-06   0.999     170.78 6.4242e-08  12.376   -2.4e+03  -12.376   0.071  0.0003    1.0     8.00     37180  0.800
Checkpoint saved: bb_costs=170.756, TD costs=6.56202e-08, CPD= 12.306 (ns) 
  56    0.0 5.6e-06   1.000     170.78 6.56e-08    12.306  -2.39e+03  -12.306   0.052  0.0001    1.0     8.00     37856  0.800
  57    0.0 0.0e+00   1.000     170.79 6.5558e-08  12.306  -2.39e+03  -12.306   0.025  0.0000    1.0     8.00     38532  0.800
## Placement Quench took 0.01 seconds (max_rss 79.5 MiB)
post-quench CPD = 12.3057 (ns) 

BB estimate of min-dist (placement) wire length: 10247

Completed placement consistency check successfully.

Swaps called: 38755

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 12.3057 ns, Fmax: 81.2632 MHz
Placement estimated setup Worst Negative Slack (sWNS): -12.3057 ns
Placement estimated setup Total Negative Slack (sTNS): -2392.86 ns

Placement estimated setup slack histogram:
[ -1.2e-08: -1.1e-08)   7 (  0.8%) |*
[ -1.1e-08: -9.9e-09)   4 (  0.4%) |
[ -9.9e-09: -8.7e-09)  25 (  2.7%) |**
[ -8.7e-09: -7.5e-09)  29 (  3.1%) |**
[ -7.5e-09: -6.3e-09)  21 (  2.3%) |**
[ -6.3e-09: -5.1e-09)  15 (  1.6%) |*
[ -5.1e-09:   -4e-09)  16 (  1.7%) |*
[   -4e-09: -2.8e-09)  21 (  2.3%) |**
[ -2.8e-09: -1.6e-09) 551 ( 59.8%) |***********************************************
[ -1.6e-09: -3.7e-10) 232 ( 25.2%) |********************

Placement estimated geomean non-virtual intra-domain period: 12.3057 ns (81.2632 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 12.3057 ns (81.2632 MHz)

Placement cost: 0.999937, bb_cost: 170.789, td_cost: 6.5558e-08, 

Placement resource usage:
  io  implemented as io : 74
  clb implemented as clb: 149

Placement number of temperatures: 57
Placement total # of swap attempts: 38755
	Swaps accepted:  8959 (23.1 %)
	Swaps rejected: 27095 (69.9 %)
	Swaps aborted:  2701 ( 7.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                8.10             65.23           34.77          0.00         
                   Median                 7.89             46.06           22.59          31.35        
                   Centroid               7.72             53.18           20.76          26.07        
                   W. Centroid            7.80             50.63           22.53          26.84        
                   W. Median              0.72             18.35           41.37          40.29        

clb                Uniform                15.69            9.05            90.95          0.00         
                   Median                 15.46            12.02           87.38          0.60         
                   Centroid               15.31            8.92            91.08          0.00         
                   W. Centroid            15.27            8.72            91.28          0.00         
                   W. Median              1.38             2.25            97.19          0.56         
                   Crit. Uniform          2.35             0.11            99.89          0.00         
                   Feasible Region        2.32             0.11            99.89          0.00         


Placement Quench timing analysis took 0.00179461 seconds (0.00150048 STA, 0.000294124 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.132215 seconds (0.109906 STA, 0.0223093 slack) (59 full updates: 59 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.38 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  938 ( 30.5%) |*****************************************
[      0.1:      0.2) 1045 ( 33.9%) |**********************************************
[      0.2:      0.3)  168 (  5.5%) |*******
[      0.3:      0.4)  106 (  3.4%) |*****
[      0.4:      0.5)   86 (  2.8%) |****
[      0.5:      0.6)  132 (  4.3%) |******
[      0.6:      0.7)  121 (  3.9%) |*****
[      0.7:      0.8)   76 (  2.5%) |***
[      0.8:      0.9)   97 (  3.2%) |****
[      0.9:        1)  310 ( 10.1%) |**************
## Initializing router criticalities took 0.04 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   85622    1073    2932    1457 ( 5.161%)   13590 (47.2%)   14.934     -2868.    -14.934      0.000      0.000      N/A
Incr Slack updates 59 in 0.0073484 sec
Full Max Req/Worst Slack updates 33 in 0.000561813 sec
Incr Max Req/Worst Slack updates 26 in 0.000581358 sec
Incr Criticality updates 9 in 0.00166026 sec
Full Criticality updates 50 in 0.0103164 sec
   2    0.0     0.5   11   81496     812    2510     631 ( 2.235%)   13527 (47.0%)   14.882     -2795.    -14.882      0.000      0.000      N/A
   3    0.0     0.6    5   61656     593    1749     539 ( 1.909%)   13788 (47.9%)   14.823     -2857.    -14.823      0.000      0.000      N/A
   4    0.0     0.8    3   60622     500    1513     449 ( 1.590%)   13981 (48.5%)   14.750     -2904.    -14.750      0.000      0.000      N/A
   5    0.0     1.1    6   53081     411    1223     294 ( 1.041%)   14317 (49.7%)   15.027     -2925.    -15.027      0.000      0.000      N/A
   6    0.0     1.4    5   49834     318    1060     190 ( 0.673%)   14672 (50.9%)   15.162     -3036.    -15.162      0.000      0.000      N/A
   7    0.0     1.9    8   32315     238     720     105 ( 0.372%)   14885 (51.7%)   15.161     -3027.    -15.161      0.000      0.000      N/A
   8    0.0     2.4    4   27170     188     553      61 ( 0.216%)   15024 (52.2%)   15.222     -3046.    -15.222      0.000      0.000      N/A
   9    0.0     3.1    3   23395     169     471      30 ( 0.106%)   15118 (52.5%)   15.147     -3044.    -15.147      0.000      0.000      N/A
  10    0.0     4.1    2   18522     145     409      13 ( 0.046%)   15169 (52.7%)   15.149     -3043.    -15.149      0.000      0.000       15
  11    0.0     5.3    0   16423     127     368      10 ( 0.035%)   15226 (52.9%)   15.149     -3045.    -15.149      0.000      0.000       14
  12    0.0     6.9    1   15834     121     354       4 ( 0.014%)   15258 (53.0%)   15.149     -3047.    -15.149      0.000      0.000       14
  13    0.0     9.0    0   15095     117     348       1 ( 0.004%)   15267 (53.0%)   15.149     -3047.    -15.149      0.000      0.000       14
  14    0.0    11.6    1   15433     117     348       0 ( 0.000%)   15286 (53.1%)   15.149     -3048.    -15.149      0.000      0.000       14
Restoring best routing
Critical path: 15.1492 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 817 ( 26.5%) |*****************************************
[      0.1:      0.2) 942 ( 30.6%) |***********************************************
[      0.2:      0.3) 388 ( 12.6%) |*******************
[      0.3:      0.4) 108 (  3.5%) |*****
[      0.4:      0.5)  89 (  2.9%) |****
[      0.5:      0.6) 125 (  4.1%) |******
[      0.6:      0.7) 131 (  4.3%) |*******
[      0.7:      0.8)  69 (  2.2%) |***
[      0.8:      0.9)  92 (  3.0%) |*****
[      0.9:        1) 318 ( 10.3%) |****************
Router Stats: total_nets_routed: 4929 total_connections_routed: 14558 total_heap_pushes: 556498 total_heap_pops: 97775 
# Routing took 0.19 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1865520767
Circuit successfully routed with a channel width factor of 60.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
Found 3943 mismatches between routing and packing results.
Fixed 2828 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.03 seconds (max_rss 79.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         74                               0.486486                     0.513514   
       clb        149                                20.4228                      6.95302   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1496 out of 2570 nets, 1074 nets not absorbed.


Average number of bends per net: 1.53402  Maximum # of bends: 18

Number of global nets: 1
Number of routed nets (nonglobal): 1073
Wire length results (in units of 1 clb segments)...
	Total wirelength: 15286, average net length: 14.2460
	Maximum net length: 245

Wire length results in terms of physical segments...
	Total wiring segments used: 4019, average wire segments per net: 3.74557
	Maximum segments used by a net: 64
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  52 ( 10.2%) |****************
[      0.7:      0.8) 150 ( 29.3%) |***********************************************
[      0.5:      0.6)  68 ( 13.3%) |*********************
[      0.4:      0.5)  62 ( 12.1%) |*******************
[      0.3:      0.4)  58 ( 11.3%) |******************
[      0.2:      0.3)  42 (  8.2%) |*************
[      0.1:      0.2)  30 (  5.9%) |*********
[        0:      0.1)  50 (  9.8%) |****************
Maximum routing channel utilization:      0.88 at (7,8)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      38  21.294       60
                         1      32  19.235       60
                         2      48  24.176       60
                         3      44  24.941       60
                         4      51  29.059       60
                         5      47  28.471       60
                         6      45  27.882       60
                         7      52  32.412       60
                         8      53  36.235       60
                         9      53  36.647       60
                        10      52  36.824       60
                        11      50  35.235       60
                        12      49  33.824       60
                        13      43  29.235       60
                        14      39  22.176       60
                        15      28  15.059       60
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      28  13.588       60
                         1      26  15.000       60
                         2      45  25.412       60
                         3      48  31.529       60
                         4      51  34.588       60
                         5      49  31.000       60
                         6      56  35.471       60
                         7      58  39.824       60
                         8      58  38.706       60
                         9      46  31.000       60
                        10      54  34.176       60
                        11      50  32.765       60
                        12      50  32.176       60
                        13      41  21.824       60
                        14      38  16.941       60
                        15      29  12.471       60

Total tracks in x-direction: 960, in y-direction: 960

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.34605e+07
	Total used logic block area: 8.03021e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.06831e+06, per logic tile: 3696.59

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   4320
                                                      Y      4   4320

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.469

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.462

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.465

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.465

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  4.4e-10) 874 ( 94.9%) |***********************************************
[  4.4e-10:  5.8e-10)  15 (  1.6%) |*
[  5.8e-10:  7.3e-10)  11 (  1.2%) |*
[  7.3e-10:  8.7e-10)   7 (  0.8%) |
[  8.7e-10:    1e-09)   1 (  0.1%) |
[    1e-09:  1.2e-09)   4 (  0.4%) |
[  1.2e-09:  1.3e-09)   1 (  0.1%) |
[  1.3e-09:  1.5e-09)   4 (  0.4%) |
[  1.5e-09:  1.6e-09)   1 (  0.1%) |
[  1.6e-09:  1.7e-09)   3 (  0.3%) |

Final critical path delay (least slack): 15.1492 ns, Fmax: 66.01 MHz
Final setup Worst Negative Slack (sWNS): -15.1492 ns
Final setup Total Negative Slack (sTNS): -3047.97 ns

Final setup slack histogram:
[ -1.5e-08: -1.4e-08)   7 (  0.8%) |*
[ -1.4e-08: -1.2e-08)   4 (  0.4%) |
[ -1.2e-08: -1.1e-08)   3 (  0.3%) |
[ -1.1e-08: -9.3e-09)  28 (  3.0%) |**
[ -9.3e-09: -7.8e-09)  29 (  3.1%) |**
[ -7.8e-09: -6.3e-09)  23 (  2.5%) |**
[ -6.3e-09: -4.9e-09)  18 (  2.0%) |**
[ -4.9e-09: -3.4e-09) 101 ( 11.0%) |*********
[ -3.4e-09: -1.9e-09) 549 ( 59.6%) |***********************************************
[ -1.9e-09: -4.4e-10) 159 ( 17.3%) |**************

Final geomean non-virtual intra-domain period: 15.1492 ns (66.01 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 15.1492 ns (66.01 MHz)

Incr Slack updates 1 in 0.000150634 sec
Full Max Req/Worst Slack updates 1 in 2.2071e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000252114 sec
Flow timing analysis took 0.257731 seconds (0.22555 STA, 0.032181 slack) (76 full updates: 60 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 2.30 seconds (max_rss 79.5 MiB)
Incr Slack updates 15 in 0.00168188 sec
Full Max Req/Worst Slack updates 6 in 9.9376e-05 sec
Incr Max Req/Worst Slack updates 9 in 0.000210875 sec
Incr Criticality updates 4 in 0.00064441 sec
Full Criticality updates 11 in 0.00218438 sec
	Command being timed: "/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml sha --circuit_file sha.pre-vpr.blif --route_chan_width 60 --max_criticality 0.5 --seed 15"
	User time (seconds): 2.20
	System time (seconds): 0.05
	Percent of CPU this job got: 96%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:02.33
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 81424
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 41952
	Voluntary context switches: 371
	Involuntary context switches: 22
	Swaps: 0
	File system inputs: 6624
	File system outputs: 18168
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
