<h1 align="center">Hengsheng Li</h1>
<h3 align="center">MSc in Electrical Engineering @ TUM</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=18&duration=4000&pause=1000&color=58A6FF&center=true&vCenter=true&width=500&lines=Embedded+Systems+%7C+RISC-V;VHDL+%7C+Python+%7C+C%2FC%2B%2B" alt="Technical Focus" />
</p>

---

### 🔧 Technical Proficiencies
**Languages**  
![Python](https://img.shields.io/badge/Python-3670A0?logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-A8B9CC?logo=c&logoColor=black)
![C++](https://img.shields.io/badge/C++-00599C?logo=c%2B%2B&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-0181BA?logo=vhdl&logoColor=white)

**Hardware Development**  
Digital Design · RISC-V ISA · FPGA Implementation · ASIC Synthesis  
ATM · Embedded ML Deployment · Hardware Simulation

**Tools & Environments**  
![Git](https://img.shields.io/badge/Git-F05032?logo=git&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-FCC624?logo=linux&logoColor=black)
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?logo=tensorflow&logoColor=white)
![CI/CD](https://img.shields.io/badge/CI/CD-2088FF?logo=githubactions&logoColor=white)
<!---
---

### 🧠 Featured Projects
#### [RISC-V Custom Operations Research](https://github.com/yourusername/riscv-custom-ops) 
`Bachelor Thesis` `Python` `C` `RISC-V`
- Extended RISC-V ISA with custom operations in CoreDSL ecosystem
- Developed automated benchmarking pipeline with Python/Bash
- Analyzed performance impact of custom instructions

#### [Embedded ML Keyword Spotting](https://github.com/yourusername/embedded-ml-kws) 
`TensorFlow` `MicroTVM` `ESP-IDF` `C++`
- Designed & quantized lightweight neural network for keyword spotting
- Deployed to embedded devices with custom parameter tuning
- Created VHDL-based 8-bit vectorized multiplier module

#### [ATM Communication System](https://github.com/yourusername/atm-vhdl) 
`VHDL` `Digital Design` `Simulation`
- Implemented ATM protocol components in VHDL
- Synthesized to gate-level netlists with functional validation
- Developed testbenches for asynchronous communication
--->

---

### 📚 Education
**Technical University of Munich**  
`2021 - Present`  
MSc Electrical Engineering & IT 
BSc Electrical Engineering & IT  

---

### 📈 Development Activity
<p align="center">
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=lithegreat&show_icons=true&theme=dark&hide_border=true&count_private=true" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=lithegreat&layout=compact&theme=dark&hide_border=true&langs_count=6" />
</p>

---

### 📫 Contact
<p align="center">
  <a href="https://www.linkedin.com/in/hengsheng-li/">
    <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white" />
  </a>
  <a href="https://lithegreat.github.io/">
    <img src="https://img.shields.io/badge/Hengsheng_Li-blue" />
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=lithegreat&label=Profile+Views&color=gray&style=flat" />
</p>
