#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Jun 04 19:03:39 2016
# Process ID: 720
# Current directory: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log n4fpga.vdi -applog -messageDb vivado.pb -mode batch -source n4fpga.tcl -notrace
# Log file: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga.vdi
# Journal file: E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source n4fpga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/World_map.dcp' for cell 'prvdr_inst/MAZE/MAP'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_Plyr_synth_1/ICON_Plyr.dcp' for cell 'icon/plyr_s'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt1'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt2'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp' for cell 'icon/opnt3'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/plyr_run_e_synth_1/plyr_run_e.dcp' for cell 'icon/plyr_run'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_PLYR_U_synth_1/ICON_PLYR_U.dcp' for cell 'icon/plyr_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt1_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt2_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp' for cell 'icon/opnt3_u'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt1_r'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt2_r'
INFO: [Project 1-454] Reading design checkpoint 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp' for cell 'icon/opnt3_r'
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. instance_name/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'instance_name/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/.Xil/Vivado-720-/dcp_2/clk_wiz_0.edf:307]
Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 978.051 ; gain = 490.496
Finished Parsing XDC File [e:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
Finished Parsing XDC File [E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.srcs/constrs_1/imports/constraints/nexys4fpga_novideo.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/World_map_synth_1/World_map.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_Plyr_synth_1/ICON_Plyr.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt_Icon1_synth_1/Opnt_Icon1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/plyr_run_e_synth_1/plyr_run_e.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/ICON_PLYR_U_synth_1/ICON_PLYR_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_U_synth_1/Opnt1_Icon_U.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/Opnt1_Icon_R_synth_1/Opnt1_Icon_R.dcp'
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 978.066 ; gain = 767.188
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 978.066 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1232e8e59

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12182edd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 980.938 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 5 cells.
Phase 2 Constant Propagation | Checksum: 14bfb9b6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.585 . Memory (MB): peak = 980.938 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 681 unconnected nets.
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 48 unconnected cells.
Phase 3 Sweep | Checksum: 165df4222

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 980.938 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 980.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 165df4222

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 980.938 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 16 Total Ports: 90
Number of Flops added for Enable Generation: 16

Ending PowerOpt Patch Enables Task | Checksum: d8d6ed69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1173.617 ; gain = 0.000
Ending Power Optimization Task | Checksum: d8d6ed69

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 192.680
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.617 ; gain = 195.551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1173.617 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/System_on_Chip/Projects/Final/Project 2/project_1/project_1.runs/impl_1/n4fpga_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1173.617 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 806b911e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1173.617 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 806b911e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 806b911e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 75cbe30e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aadb4625

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 170d7a66c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: bed0581e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: bed0581e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: bed0581e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: bed0581e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: bed0581e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dbe38647

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dbe38647

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: dbd71cc0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 744b243a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 744b243a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1381c5568

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1381c5568

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1e11318c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1e11318c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e11318c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e11318c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 1e11318c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 149166716

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 149166716

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 91f0e6dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 91f0e6dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 91f0e6dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1a8491a73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1a8491a73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1a8491a73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.910. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 10b40f60a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: ed392ba6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ed392ba6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000
Ending Placer Task | Checksum: ae11a5f1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.617 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1173.617 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1173.617 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1173.617 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1173.617 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 230379cc ConstDB: 0 ShapeSum: 8b0e2c25 RouteDB: 0

Phase 1 Build RT Design
