/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_PDP_V4_1_H
#define IS_HW_PDP_V4_1_H

#include "is-hw-api-common.h"
#include "is-common-config.h"

#define SENSOR_TYPE_MSPD		(0)
#define SENSOR_TYPE_MOD1		(1)
#define SENSOR_TYPE_MOD2		(2)
#define SENSOR_TYPE_MOD3		(3)
#define SENSOR_TYPE_MSPD_TAIL		(4)

#define START_ASAP			(0)
#define START_VVALID_RISE		(1)

#define INT_PULSE			(0)
#define INT_LEVEL			(1)

struct is_pdp_reg {
	u32 init_value;
	u32 index;
};

enum pdp_int1 {
	FRAME_START			= 0, /* Chain frame start */
	FRAME_END_INTERRUPT		= 1, /* Accumulated End interrupt upon core business */
	FRAME_INT_ON_ROW_COL_INFO	= 2, /* Frame Info: Interrupt on programmable row col. */
	IRQ_CORRUPTED			= 3, /* Accumulated courrupted frame indication upon int2[14-31] */
	COREX_ERROR_INT			= 4, /* corex error Interrupt */
	/* reserved = 5, */
	PRE_FRAME_END_INTERRUPT		= 6, /* Accumulated End interrupt upon core business and int1[14-31] */
	LIC_INPUT_FRAME_END		= 7,
	LIC_OUTPUT_FRAME_END		= 8,
	AFIDENT_DATA_IN_LAST		= 9, /* AFIDENT last pixel on input */
	COUTFIFO_DATA_OUT_END_INT	= 10, /* COUTFIFO - interrupt on last data */
	COUTFIFO_FRAME_OUT_END_INT	= 11, /* COUTFIFO - interrupt on vvalid fall */
	RCB_OUTPUT_LAST			= 12,
	MPD_LR_OUTPUT_LAST		= 13,
	YEXT_OUTPUT_LAST		= 14,
	BPC_LR_OUTPUT_LAST		= 15,
	REORDER_LR_OUTPUT_LAST		= 16,
	GAMMA0_OUTPUT_LAST		= 17,
	GAMMA1_LR_OUTPUT_LAST		= 18,
	ALC_LR_OUTPUT_LAST		= 19,
	COREX_END_INT_0			= 20, /* corex end interrupt */
	COREX_END_INT_1			= 21, /* corex end interrupt */
	COUTFIFO_3AAB_FRAME_DATA_OUT_END = 22, /* COUTFIFO - interrupt on last data */
	COUTFIFO_3AAB_FRAME_OUT_END = 23, /* COUTFIFO - interrupt on vvalid fall */
	COUTFIFO_3AAY_FRAME_DATA_OUT_END = 24, /* COUTFIFO - interrupt on last data */
	COUTFIFO_3AAY_FRAME_OUT_END = 25, /* COUTFIFO - interrupt on vvalid fall */
	/* reserved = 26 ~ 31 */
	PDP_INT1_CNT,
};

#define INT1_EN_MASK	((0)\
			|(1 << FRAME_START)\
			|(1 << FRAME_END_INTERRUPT)\
			|(1 << FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_OUT_END) */\
			)

#define INT1_ERR_MASK	((0)\
			/* |(1 << FRAME_START) */\
			/* |(1 << FRAME_END_INTERRUPT) */\
			/* |(1 << FRAME_INT_ON_ROW_COL_INFO) */\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_OUT_END) */\
			)

const char *pdp_int1_str[PDP_INT1_CNT] = {
	[FRAME_START ... PDP_INT1_CNT-1]	= "UNKNOWN",
	[FRAME_START]				= "FRAME_START",
	[FRAME_END_INTERRUPT]			= "FRAME_END_INTERRUPT",
	[FRAME_INT_ON_ROW_COL_INFO]		= "FRAME_INT_ON_ROW_COL_INFO",
	[IRQ_CORRUPTED]				= "IRQ_CORRUPTED",
	[COREX_ERROR_INT]			= "COREX_ERROR_INT",
	[PRE_FRAME_END_INTERRUPT]		= "PRE_FRAME_END_INTERRUPT",
	[LIC_INPUT_FRAME_END]			= "LIC_INPUT_FRAME_END",
	[LIC_OUTPUT_FRAME_END]			= "LIC_OUTPUT_FRAME_END",
	[AFIDENT_DATA_IN_LAST]			= "AFIDENT_DATA_IN_LAST",
	[COUTFIFO_DATA_OUT_END_INT]		= "COUTFIFO_DATA_OUT_END_INT",
	[COUTFIFO_FRAME_OUT_END_INT]		= "COUTFIFO_FRAME_OUT_END_INT",
	[RCB_OUTPUT_LAST]			= "RCB_OUTPUT_LAST",
	[MPD_LR_OUTPUT_LAST]			= "MPD_LR_OUTPUT_LAST",
	[YEXT_OUTPUT_LAST]			= "YEXT_OUTPUT_LAST",
	[BPC_LR_OUTPUT_LAST]			= "BPC_LR_OUTPUT_LAST",
	[REORDER_LR_OUTPUT_LAST]		= "REORDER_LR_OUTPUT_LAST",
	[GAMMA0_OUTPUT_LAST]			= "GAMMA0_OUTPUT_LAST",
	[GAMMA1_LR_OUTPUT_LAST]			= "GAMMA1_LR_OUTPUT_LAST",
	[ALC_LR_OUTPUT_LAST]			= "ALC_LR_OUTPUT_LAST",
	[COREX_END_INT_0]			= "COREX_END_INT_0",
	[COREX_END_INT_1]			= "COREX_END_INT_1",
	[COUTFIFO_3AAB_FRAME_DATA_OUT_END]	= "COUTFIFO_3AAB_FRAME_DATA_OUT_END",
	[COUTFIFO_3AAB_FRAME_OUT_END]		= "COUTFIFO_3AAB_FRAME_OUT_END",
	[COUTFIFO_3AAY_FRAME_DATA_OUT_END]	= "COUTFIFO_3AAY_FRAME_DATA_OUT_END",
	[COUTFIFO_3AAY_FRAME_OUT_END]		= "COUTFIFO_3AAY_FRAME_OUT_END",
};

enum pdp_int2 {
	LIC_INPUT_FRAME_END_SRC1		= 0, /* frame end time */
	COUTFIFO_FRAME_OUT_START_INT		= 1, /* frame start time */
	/* reserved = 2 ~ 4 */
	VOTF_LOST_FLUSH_IMG			= 5,
	VOTF_LOST_FLUSH_AF			= 6,
	C2SER_SLOW_RING				= 7,
	PDAF_STAT_INT				= 8,
	SBWC_ERR				= 9,
	VOTF_LOST_CON_IMG			= 10,
	VOTF_LOST_CON_AF			= 11,
	COUTFIFO_3AA_BAYER_FRAME_OUT_START	= 12,
	COUTFIFO_3AA_Y_FRAME_OUT_START		= 13,
	COUTFIFO_SIZE_ERROR			= 14,
	COUTFIFO_LINE_ERROR			= 15,
	COUTFIFO_COL_ERROR			= 16,
	COUTFIFO_OVERFLOW_ERROR			= 17,
	CINFIFO_TOTAL_SIZE_ERROR		= 18,
	CINFIFO_LINES_ERROR			= 19, /* LIC line count error */
	CINFIFO_COLUMNS_ERROR			= 20, /* LIC column count error */
	CINFIFO_STREAM_OVERFLOW			= 21, /* LIC overflow */
	FRAME_START_BEFORE_FRAME_END_CORRUPTED	= 22,
	DMACLIENTS_ERROR_IRQ			= 23, /* AXI encapsulated errors */
	/* reserved = 24 ~ 31 */
	PDP_INT2_CNT,
};

#define INT2_EN_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			/* |(1 << COUTFIFO_FRAME_OUT_START_INT) */\
			|(1 << VOTF_LOST_FLUSH_IMG)\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			|(1 << PDAF_STAT_INT)\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_IMG)\
			|(1 << VOTF_LOST_CON_AF)\
			/* |(1 << COUTFIFO_3AA_BAYER_FRAME_OUT_START) */\
			/* |(1 << COUTFIFO_3AA_Y_FRAME_OUT_START) */\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << CINFIFO_TOTAL_SIZE_ERROR)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))

#define INT2_ERR_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			/* |(1 << COUTFIFO_FRAME_OUT_START_INT) */\
			|(1 << VOTF_LOST_FLUSH_IMG)\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			/* |(1 << PDAF_STAT_INT) */\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_IMG)\
			|(1 << VOTF_LOST_CON_AF)\
			/* |(1 << COUTFIFO_3AA_BAYER_FRAME_OUT_START) */\
			/* |(1 << COUTFIFO_3AA_Y_FRAME_OUT_START) */\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << CINFIFO_TOTAL_SIZE_ERROR)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))

const char *pdp_int2_str[PDP_INT2_CNT] = {
	[LIC_INPUT_FRAME_END_SRC1 ... PDP_INT2_CNT-1]	= "UNKNOWN",
	[LIC_INPUT_FRAME_END_SRC1]			= "LIC_INPUT_FRAME_END_SRC1",
	[COUTFIFO_FRAME_OUT_START_INT]			= "COUTFIFO_FRAME_OUT_START_INT",
	[VOTF_LOST_FLUSH_IMG]				= "VOTF_LOST_FLUSH_IMG",
	[VOTF_LOST_FLUSH_AF]				= "VOTF_LOST_FLUSH_AF",
	[C2SER_SLOW_RING]				= "C2SER_SLOW_RING",
	[PDAF_STAT_INT]					= "PDAF_STAT_INT",
	[SBWC_ERR]					= "SBWC_ERR",
	[VOTF_LOST_CON_IMG]				= "VOTF_LOST_CON_IMG",
	[VOTF_LOST_CON_AF]				= "VOTF_LOST_CON_AF",
	[COUTFIFO_3AA_BAYER_FRAME_OUT_START]		= "COUTFIFO_3AA_BAYER_FRAME_OUT_START",
	[COUTFIFO_3AA_Y_FRAME_OUT_START]		= "COUTFIFO_3AA_Y_FRAME_OUT_START",
	[COUTFIFO_SIZE_ERROR]				= "COUTFIFO_SIZE_ERROR",
	[COUTFIFO_LINE_ERROR]				= "COUTFIFO_LINE_ERROR",
	[COUTFIFO_COL_ERROR]				= "COUTFIFO_COL_ERROR",
	[COUTFIFO_OVERFLOW_ERROR]			= "COUTFIFO_OVERFLOW_ERROR",
	[CINFIFO_TOTAL_SIZE_ERROR]			= "CINFIFO_TOTAL_SIZE_ERROR",
	[CINFIFO_LINES_ERROR]				= "CINFIFO_LINES_ERROR",
	[CINFIFO_COLUMNS_ERROR]				= "CINFIFO_COLUMNS_ERROR",
	[CINFIFO_STREAM_OVERFLOW]			= "CINFIFO_STREAM_OVERFLOW",
	[FRAME_START_BEFORE_FRAME_END_CORRUPTED]	= "FRAME_START_BEFORE_FRAME_END_CORRUPTED",
	[DMACLIENTS_ERROR_IRQ]				= "DMACLIENTS_ERROR_IRQ",
};

#define PDP_TRY_COUNT				(10000)

/* DMA format */
#define PDP_DMA_FMT_U8BIT_PACK			(0)
#define PDP_DMA_FMT_U8BIT_UNPACK_LSB_ZERO	(1)
#define PDP_DMA_FMT_U8BIT_UNPACK_MSB_ZERO	(2)
#define PDP_DMA_FMT_U10BIT_PACK			(4)
#define PDP_DMA_FMT_U10BIT_UNPACK_LSB_ZERO	(5)
#define PDP_DMA_FMT_U10BIT_UNPACK_MSB_ZERO	(6)
#define PDP_DMA_FMT_ANDROID10			(7)
#define PDP_DMA_FMT_U12BIT_PACK			(8)
#define PDP_DMA_FMT_U12BIT_UNPACK_LSB_ZERO	(9)
#define PDP_DMA_FMT_U12BIT_UNPACK_MSB_ZERO	(10)
#define PDP_DMA_FMT_ANDROID12			(11)
#define PDP_DMA_FMT_U14BIT_PACK			(12)
#define PDP_DMA_FMT_U14BIT_UNPACK_LSB_ZERO	(13)
#define PDP_DMA_FMT_U14BIT_UNPACK_MSB_ZERO	(14)

#define PDP_STAT_FORMAT				0x10000002
#define PDP_STAT_TOTAL_SIZE			71360 /* 71044(Valid size) + 316 (Pad) = 71360 (Bytes) */
#define PDP_STAT0_ROI_NUM			13
#define PDP_STAT_DMA_WIDTH			320
#define PDP_STAT_STRIDE(w)			1280

#define PDP_STAT_DUMP_STRIDE(w)	(	\
{					\
	u32 stride;			\
					\
	if (w <= 320)			\
		stride = 1280;		\
	else if (w <= 640)		\
		stride = 2560;		\
	else if (w <= 1280)		\
		stride = 5120;		\
	else				\
		stride = 10240;		\
					\
	stride;				\
}					\
)


enum pdp_hw_reorder_bit {
	PDP_REORDER_BYPASS,
	PDP_REORDER_10BIT,
	PDP_REORDER_12BIT,
	PDP_REORDER_14BIT,
	PDP_REORDER_BIT_NUM
};

enum is_hw_pdp_reg_name {
	PDP_R_GLOBAL_ENABLE,
	PDP_R_ONE_SHOT_ENABLE,
	PDP_R_GLOBAL_ENABLE_STOP_CRPT,
	PDP_R_SW_RESET,
	PDP_R_SW_CORE_RESET,
	PDP_R_HW_RESET,
	PDP_R_FORCE_INTERNAL_CLOCK,
	PDP_R_TRANS_STOP_REQ,
	PDP_R_TRANS_STOP_REQ_RDY,
	PDP_R_IDLENESS_STATUS,
	PDP_R_SELREGISTER,
	PDP_R_SELREGISTERMODE,
	PDP_R_SHADOW_CONTROL,
	PDP_R_SHADOW_SW_TRIGGER,
	PDP_R_AUTO_MASK_PREADY,
	PDP_R_INTERRUPT_AUTO_MASK,
	PDP_R_IP_POST_FRAME_GAP,
	PDP_R_IP_USE_END_INTERRUPT_ENABLE,
	PDP_R_IP_END_INTERRUPT_ENABLE,
	PDP_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_R_IP_STALL_OUT,
	PDP_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_R_IP_INT_ON_COL_ROW,
	PDP_R_IP_INT_ON_COL_ROW_CORD,
	PDP_R_IP_CHAIN_INPUT_SELECT,
	PDP_R_IP_USE_INPUT_FRAME_START_IN,
	PDP_R_IP_RDMA_VVALID_START_ENABLE,
	PDP_R_IP_ROL_SELECT,
	PDP_R_IP_ROL_MODE,
	PDP_R_IP_ROL_RESET,
	PDP_R_IP_PROCESSING,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_POS,
	PDP_R_RDMA_IMG_AF_VARIABLE,
	PDP_R_APB_SFR_RESET,
	PDP_R_OUT_SIZE_V,
	PDP_R_VVALID_READY_BUFFER,
	PDP_R_IP_COREX_HW_TRIGGER_GAP,
	PDP_R_IP_SDC_PATH_ON,
	PDP_R_IP_VERSION,
	PDP_R_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_R_CONTINT_INT1,
	PDP_R_CONTINT_INT1_ENABLE,
	PDP_R_CONTINT_INT1_STATUS,
	PDP_R_CONTINT_INT1_CLEAR,
	PDP_R_CONTINT_INT2,
	PDP_R_CONTINT_INT2_ENABLE,
	PDP_R_CONTINT_INT2_STATUS,
	PDP_R_CONTINT_INT2_CLEAR,
	PDP_R_SECU_CTRL_SEQID,
	PDP_R_SECU_CTRL_TZINFO_SEQID_0,
	PDP_R_SECU_CTRL_TZINFO_SEQID_1,
	PDP_R_SECU_CTRL_TZINFO_SEQID_2,
	PDP_R_SECU_CTRL_TZINFO_SEQID_3,
	PDP_R_SECU_CTRL_TZINFO_SEQID_4,
	PDP_R_SECU_CTRL_TZINFO_SEQID_5,
	PDP_R_SECU_CTRL_TZINFO_SEQID_6,
	PDP_R_SECU_CTRL_TZINFO_SEQID_7,
	PDP_R_FRO_MODE_EN,
	PDP_R_FRO_GLOBAL_ENABLE,
	PDP_R_FRO_ONE_SHOT_ENABLE,
	PDP_R_FRO_FRAME_COUNT,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_R_FRO_DONE,
	PDP_R_FRO_BUSY,
	PDP_R_FRO_HISTORY_INT0_0,
	PDP_R_FRO_HISTORY_INT0_1,
	PDP_R_FRO_HISTORY_INT0_2,
	PDP_R_FRO_HISTORY_INT0_3,
	PDP_R_FRO_HISTORY_INT0_4,
	PDP_R_FRO_HISTORY_INT0_5,
	PDP_R_FRO_HISTORY_INT0_6,
	PDP_R_FRO_HISTORY_INT0_7,
	PDP_R_FRO_HISTORY_INT0_0_PREV,
	PDP_R_FRO_HISTORY_INT0_1_PREV,
	PDP_R_FRO_HISTORY_INT0_2_PREV,
	PDP_R_FRO_HISTORY_INT0_3_PREV,
	PDP_R_FRO_HISTORY_INT0_4_PREV,
	PDP_R_FRO_HISTORY_INT0_5_PREV,
	PDP_R_FRO_HISTORY_INT0_6_PREV,
	PDP_R_FRO_HISTORY_INT0_7_PREV,
	PDP_R_FRO_HISTORY_INT1_0,
	PDP_R_FRO_HISTORY_INT1_1,
	PDP_R_FRO_HISTORY_INT1_2,
	PDP_R_FRO_HISTORY_INT1_3,
	PDP_R_FRO_HISTORY_INT1_4,
	PDP_R_FRO_HISTORY_INT1_5,
	PDP_R_FRO_HISTORY_INT1_6,
	PDP_R_FRO_HISTORY_INT1_7,
	PDP_R_FRO_HISTORY_INT1_0_PREV,
	PDP_R_FRO_HISTORY_INT1_1_PREV,
	PDP_R_FRO_HISTORY_INT1_2_PREV,
	PDP_R_FRO_HISTORY_INT1_3_PREV,
	PDP_R_FRO_HISTORY_INT1_4_PREV,
	PDP_R_FRO_HISTORY_INT1_5_PREV,
	PDP_R_FRO_HISTORY_INT1_6_PREV,
	PDP_R_FRO_HISTORY_INT1_7_PREV,
	PDP_R_FRO_SW_RESET,
	PDP_R_FRO_INT0_CLEAR,
	PDP_R_FRO_INT1_CLEAR,
	PDP_R_FRO_INT0,
	PDP_R_FRO_INT1,
	PDP_R_STRGEN_ENABLE,
	PDP_R_STRGEN_CONFIG,
	PDP_R_STRGEN_PRE_FRAME_GAP,
	PDP_R_STRGEN_PIXEL_GAP,
	PDP_R_STRGEN_LINE_GAP,
	PDP_R_STRGEN_IMAGE_WIDTH,
	PDP_R_STRGEN_IMAGE_HEIGHT,
	PDP_R_STRGEN_DATA_VALUE,
	PDP_R_STRGEN_REG_INTERFACE_VER,
	PDP_R_STRGEN_BLOCK_ID_CODE,
	PDP_R_STRGEN_STREAM_CRC,
	PDP_R_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_R_STOPEN_CRC_SEED,
	PDP_R_STOPEN_CRC_RESULT_POINT_0,
	PDP_R_STOPEN_CRC_RESULT_POINT_1,
	PDP_R_STOPEN_CRC_RESULT_POINT_2,
	PDP_R_STOPEN_CRC_RESULT_POINT_3,
	PDP_R_FRAME_SEQ_COUNTER,
	PDP_R_FRAME_SEQ_COUNTER_RESET,
	PDP_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_R_VOTF_APB_TOKEN_CTRL,
	PDP_R_VOTF_TOKEN_INDEX,
	PDP_R_VOTF_IN_TOKEN_0_TO_3,
	PDP_R_VOTF_IN_TOKEN_4_TO_7,
	PDP_R_VOTF_IN_TOKEN_8_TO_11,
	PDP_R_VOTF_OUT_TOKEN_0_TO_3,
	PDP_R_VOTF_OUT_TOKEN_4_TO_7,
	PDP_R_VOTF_OUT_TOKEN_8_TO_11,
	PDP_R_BYR_AFIDENT_BYPASS,
	PDP_R_BYR_AFIDENT_START_ACTIVE,
	PDP_R_BYR_AFIDENT_ACTIVE_SIZE,
	PDP_R_BYR_AFIDENT_OFFSET,
	PDP_R_BYR_AFIDENT_UNITS,
	PDP_R_BYR_AFIDENT_PTRN_MODE_AF,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_0_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_1_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_2_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_3_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_4_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_5_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_6_1,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_0,
	PDP_R_BYR_AFIDENT_PTRN_XY_7_1,
	PDP_R_BYR_AFIDENT_PTRN_0,
	PDP_R_BYR_AFIDENT_PTRN_1,
	PDP_R_BYR_AFIDENT_SWITCHED_PTRN,
	PDP_R_BYR_AFIDENT_STREAM_CRC,
	PDP_R_BYR_AF_DTP_ENABLE,
	PDP_R_Y_CROP_ROI_MAIN_BYPASS,
	PDP_R_Y_CROP_ROI_MAIN_SX,
	PDP_R_Y_CROP_ROI_MAIN_SY,
	PDP_R_Y_CROP_ROI_MAIN_EX,
	PDP_R_Y_CROP_ROI_MAIN_EY,
	PDP_R_Y_CROP_ROI_SUB_BYPASS,
	PDP_R_Y_CROP_ROI_SUB_SX,
	PDP_R_Y_CROP_ROI_SUB_SY,
	PDP_R_Y_CROP_ROI_SUB_EX,
	PDP_R_Y_CROP_ROI_SUB_EY,
	PDP_R_Y_REORDER_ON,
	PDP_R_Y_REORDER_MODE,
	PDP_R_Y_REORDER_UNPACK,
	PDP_R_Y_REORDER_IN_SIZE_XY,
	PDP_R_Y_REORDER_BLC_ON,
	PDP_R_Y_REORDER_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN,
	PDP_R_Y_REORDER_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_CROP_ON,
	PDP_R_Y_REORDER_CROP_START_XY,
	PDP_R_Y_REORDER_CROP_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_START_XY,
	PDP_R_Y_REORDER_BAYER_ACTIVE_SIZE_XY,
	PDP_R_Y_REORDER_BAYER_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_BIN_RATIO,
	PDP_R_Y_REORDER_BIN_RSHIFT,
	PDP_R_Y_REORDER_LINEBUF_SIZE,
	PDP_R_Y_REORDER_CRC_0,
	PDP_R_Y_REORDER_SUB_ON,
	PDP_R_Y_REORDER_SUB_MODE,
	PDP_R_Y_REORDER_SUB_UNPACK,
	PDP_R_Y_REORDER_SUB_IN_SIZE_XY,
	PDP_R_Y_REORDER_SUB_BLC_ON,
	PDP_R_Y_REORDER_SUB_BLC_PRE_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN,
	PDP_R_Y_REORDER_SUB_BLC_GAIN_SHIFT,
	PDP_R_Y_REORDER_SUB_BLC_LOW_LIMIT,
	PDP_R_Y_REORDER_SUB_BLC_HIGH_LIMIT,
	PDP_R_Y_REORDER_SUB_CROP_ON,
	PDP_R_Y_REORDER_SUB_CROP_START_XY,
	PDP_R_Y_REORDER_SUB_CROP_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_H_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LINE_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_XY,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0_TO_3,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4_TO_7,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8_TO_11,
	PDP_R_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12_TO_15,
	PDP_R_Y_REORDER_SUB_BIN_RATIO,
	PDP_R_Y_REORDER_SUB_BIN_RSHIFT,
	PDP_R_Y_REORDER_SUB_LINEBUF_SIZE,
	PDP_R_Y_REORDER_SUB_CRC_0,
	PDP_R_Y_BPC_BYPASS,
	PDP_R_Y_BPC_STATIC_POS_NUM,
	PDP_R_Y_BPC_STATIC_POS_ADDR,
	PDP_R_Y_BPC_STATIC_POS_DATA,
	PDP_R_Y_BPC_CROP,
	PDP_R_Y_BPC_CRC,
	PDP_R_Y_BPC_SUB_BYPASS,
	PDP_R_Y_BPC_SUB_STATIC_POS_NUM,
	PDP_R_Y_BPC_SUB_STATIC_POS_ADDR,
	PDP_R_Y_BPC_SUB_STATIC_POS_DATA,
	PDP_R_Y_BPC_SUB_CROP,
	PDP_R_Y_BPC_SUB_CRC,
	PDP_R_Y_ALC_ON,
	PDP_R_Y_ALC_ROI_SX,
	PDP_R_Y_ALC_ROI_SY,
	PDP_R_Y_ALC_LUT_TYPE,
	PDP_R_Y_ALC_GAP_H,
	PDP_R_Y_ALC_GAP_V,
	PDP_R_Y_ALC_GAP_H_INV,
	PDP_R_Y_ALC_GAP_V_INV,
	PDP_R_Y_ALC_GAP_H_MARGIN,
	PDP_R_Y_ALC_GAP_V_MARGIN,
	PDP_R_Y_ALC_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_POS_INTERP_ON,
	PDP_R_Y_ALC_POS_WEIGHT_INF,
	PDP_R_Y_ALC_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_GAIN_SHIFT,
	PDP_R_Y_ALC_MAX_VAL,
	PDP_R_Y_ALC_LUT_INIT_TYPE,
	PDP_R_Y_ALC_LUT_INIT_ADDR,
	PDP_R_Y_ALC_LUT_INIT_DATA,
	PDP_R_Y_ALC_OFFSET_I,
	PDP_R_Y_ALC_OFFSET_O,
	PDP_R_Y_ALC_REF_SIZE_X,
	PDP_R_Y_ALC_REF_SIZE_Y,
	PDP_R_Y_ALC_GAP_AUTO_SET,
	PDP_R_Y_ALC_CRC,
	PDP_R_Y_ALC_SUB_ON,
	PDP_R_Y_ALC_SUB_ROI_SX,
	PDP_R_Y_ALC_SUB_ROI_SY,
	PDP_R_Y_ALC_SUB_LUT_TYPE,
	PDP_R_Y_ALC_SUB_GAP_H,
	PDP_R_Y_ALC_SUB_GAP_V,
	PDP_R_Y_ALC_SUB_GAP_H_INV,
	PDP_R_Y_ALC_SUB_GAP_V_INV,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN,
	PDP_R_Y_ALC_SUB_GAP_H_MARGIN_INV,
	PDP_R_Y_ALC_SUB_GAP_V_MARGIN_INV,
	PDP_R_Y_ALC_SUB_POS_INTERP_ON,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_INF,
	PDP_R_Y_ALC_SUB_POS_WEIGHT_MAC,
	PDP_R_Y_ALC_SUB_GAIN_SHIFT,
	PDP_R_Y_ALC_SUB_MAX_VAL,
	PDP_R_Y_ALC_SUB_LUT_INIT_TYPE,
	PDP_R_Y_ALC_SUB_LUT_ADDR,
	PDP_R_Y_ALC_SUB_LUT_DATA,
	PDP_R_Y_ALC_SUB_OFFSET_I,
	PDP_R_Y_ALC_SUB_OFFSET_O,
	PDP_R_Y_ALC_SUB_REF_SIZE_X,
	PDP_R_Y_ALC_SUB_REF_SIZE_Y,
	PDP_R_Y_ALC_SUB_GAP_AUTO_SET,
	PDP_R_Y_ALC_SUB_CRC,
	PDP_R_Y_GAMMA_ON,
	PDP_R_Y_GAMMA_LUT_00,
	PDP_R_Y_GAMMA_LUT_01,
	PDP_R_Y_GAMMA_LUT_02,
	PDP_R_Y_GAMMA_LUT_03,
	PDP_R_Y_GAMMA_LUT_04,
	PDP_R_Y_GAMMA_LUT_05,
	PDP_R_Y_GAMMA_LUT_06,
	PDP_R_Y_GAMMA_LUT_07,
	PDP_R_Y_GAMMA_LUT_08,
	PDP_R_Y_GAMMA_LUT_09,
	PDP_R_Y_GAMMA_LUT_10,
	PDP_R_Y_GAMMA_LUT_11,
	PDP_R_Y_GAMMA_LUT_12,
	PDP_R_Y_GAMMA_LUT_13,
	PDP_R_Y_GAMMA_LUT_14,
	PDP_R_Y_GAMMA_LUT_15,
	PDP_R_Y_GAMMA_LUT_16,
	PDP_R_Y_GAMMA_LUT_17,
	PDP_R_Y_GAMMA_LUT_18,
	PDP_R_Y_GAMMA_LUT_19,
	PDP_R_Y_GAMMA_LUT_20,
	PDP_R_Y_GAMMA_LUT_21,
	PDP_R_Y_GAMMA_LUT_22,
	PDP_R_Y_GAMMA_LUT_23,
	PDP_R_Y_GAMMA_LUT_24,
	PDP_R_Y_GAMMA_LUT_25,
	PDP_R_Y_GAMMA_LUT_26,
	PDP_R_Y_GAMMA_LUT_27,
	PDP_R_Y_GAMMA_LUT_28,
	PDP_R_Y_GAMMA_LUT_29,
	PDP_R_Y_GAMMA_LUT_30,
	PDP_R_Y_GAMMA_LUT_31,
	PDP_R_Y_GAMMA_CRC,
	PDP_R_Y_GAMMA_SUB_ON,
	PDP_R_Y_GAMMA_SUB_LUT_00,
	PDP_R_Y_GAMMA_SUB_LUT_01,
	PDP_R_Y_GAMMA_SUB_LUT_02,
	PDP_R_Y_GAMMA_SUB_LUT_03,
	PDP_R_Y_GAMMA_SUB_LUT_04,
	PDP_R_Y_GAMMA_SUB_LUT_05,
	PDP_R_Y_GAMMA_SUB_LUT_06,
	PDP_R_Y_GAMMA_SUB_LUT_07,
	PDP_R_Y_GAMMA_SUB_LUT_08,
	PDP_R_Y_GAMMA_SUB_LUT_09,
	PDP_R_Y_GAMMA_SUB_LUT_10,
	PDP_R_Y_GAMMA_SUB_LUT_11,
	PDP_R_Y_GAMMA_SUB_LUT_12,
	PDP_R_Y_GAMMA_SUB_LUT_13,
	PDP_R_Y_GAMMA_SUB_LUT_14,
	PDP_R_Y_GAMMA_SUB_LUT_15,
	PDP_R_Y_GAMMA_SUB_LUT_16,
	PDP_R_Y_GAMMA_SUB_LUT_17,
	PDP_R_Y_GAMMA_SUB_LUT_18,
	PDP_R_Y_GAMMA_SUB_LUT_19,
	PDP_R_Y_GAMMA_SUB_LUT_20,
	PDP_R_Y_GAMMA_SUB_LUT_21,
	PDP_R_Y_GAMMA_SUB_LUT_22,
	PDP_R_Y_GAMMA_SUB_LUT_23,
	PDP_R_Y_GAMMA_SUB_LUT_24,
	PDP_R_Y_GAMMA_SUB_LUT_25,
	PDP_R_Y_GAMMA_SUB_LUT_26,
	PDP_R_Y_GAMMA_SUB_LUT_27,
	PDP_R_Y_GAMMA_SUB_LUT_28,
	PDP_R_Y_GAMMA_SUB_LUT_29,
	PDP_R_Y_GAMMA_SUB_LUT_30,
	PDP_R_Y_GAMMA_SUB_LUT_31,
	PDP_R_Y_GAMMA_SUB_CRC,
	PDP_R_Y_PDSTAT_SAT_ON,
	PDP_R_Y_PDSTAT_SAT_LV0,
	PDP_R_Y_PDSTAT_SAT_LV1,
	PDP_R_Y_PDSTAT_SAT_LV2,
	PDP_R_Y_PDSTAT_SAT_SRC,
	PDP_R_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_R_Y_PDSTAT_PRE_H_B2_EN,
	PDP_R_Y_PDSTAT_PRE_H_I0_G0,
	PDP_R_Y_PDSTAT_PRE_H_I0_K01,
	PDP_R_Y_PDSTAT_PRE_H_I0_K02,
	PDP_R_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I0_G1,
	PDP_R_Y_PDSTAT_PRE_H_I0_K11,
	PDP_R_Y_PDSTAT_PRE_H_I0_K12,
	PDP_R_Y_PDSTAT_PRE_H_I0_C11,
	PDP_R_Y_PDSTAT_PRE_H_I0_C12,
	PDP_R_Y_PDSTAT_PRE_H_I0_G2,
	PDP_R_Y_PDSTAT_PRE_H_I0_K21,
	PDP_R_Y_PDSTAT_PRE_H_I0_K22,
	PDP_R_Y_PDSTAT_PRE_H_I0_C21,
	PDP_R_Y_PDSTAT_PRE_H_I0_C22,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I1_G0,
	PDP_R_Y_PDSTAT_PRE_H_I1_K01,
	PDP_R_Y_PDSTAT_PRE_H_I1_K02,
	PDP_R_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I1_G1,
	PDP_R_Y_PDSTAT_PRE_H_I1_K11,
	PDP_R_Y_PDSTAT_PRE_H_I1_K12,
	PDP_R_Y_PDSTAT_PRE_H_I1_C11,
	PDP_R_Y_PDSTAT_PRE_H_I1_C12,
	PDP_R_Y_PDSTAT_PRE_H_I1_G2,
	PDP_R_Y_PDSTAT_PRE_H_I1_K21,
	PDP_R_Y_PDSTAT_PRE_H_I1_K22,
	PDP_R_Y_PDSTAT_PRE_H_I1_C21,
	PDP_R_Y_PDSTAT_PRE_H_I1_C22,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_R_Y_PDSTAT_PRE_H_I2_G0,
	PDP_R_Y_PDSTAT_PRE_H_I2_K01,
	PDP_R_Y_PDSTAT_PRE_H_I2_K02,
	PDP_R_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_R_Y_PDSTAT_PRE_H_I2_G1,
	PDP_R_Y_PDSTAT_PRE_H_I2_K11,
	PDP_R_Y_PDSTAT_PRE_H_I2_K12,
	PDP_R_Y_PDSTAT_PRE_H_I2_C11,
	PDP_R_Y_PDSTAT_PRE_H_I2_C12,
	PDP_R_Y_PDSTAT_PRE_H_I2_G2,
	PDP_R_Y_PDSTAT_PRE_H_I2_K21,
	PDP_R_Y_PDSTAT_PRE_H_I2_K22,
	PDP_R_Y_PDSTAT_PRE_H_I2_C21,
	PDP_R_Y_PDSTAT_PRE_H_I2_C22,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_R_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_R_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_R_Y_PDSTAT_XCOR_H_ON,
	PDP_R_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_R_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_R_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_R_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_R_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_R_Y_PDSTAT_IN_SIZE_X,
	PDP_R_Y_PDSTAT_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_R_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_R_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_R_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_R_Y_PDSTAT_FRAME_NO,
	PDP_R_Y_PDSTAT_DUMP_ON,
	PDP_R_WDMA_STAT_EN,
	PDP_R_WDMA_STAT_COMP_CONTROL,
	PDP_R_WDMA_STAT_DATA_FORMAT,
	PDP_R_WDMA_STAT_MONO_MODE,
	PDP_R_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_R_WDMA_STAT_WIDTH,
	PDP_R_WDMA_STAT_HEIGHT,
	PDP_R_WDMA_STAT_IMG_STRIDE_1P,
	PDP_R_WDMA_STAT_MAX_MO,
	PDP_R_WDMA_STAT_LINEGAP,
	PDP_R_WDMA_STAT_MAX_BL,
	PDP_R_WDMA_STAT_BUSINFO,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_STAT_IMG_CRC_1P,
	PDP_R_WDMA_STAT_MON_STATUS0,
	PDP_R_WDMA_STAT_MON_STATUS1,
	PDP_R_WDMA_STAT_MON_STATUS2,
	PDP_R_WDMA_STAT_MON_STATUS3,
	PDP_R_RDMA_AF_EN,
	PDP_R_RDMA_AF_COMP_CONTROL,
	PDP_R_RDMA_AF_DATA_FORMAT,
	PDP_R_RDMA_AF_MONO_MODE,
	PDP_R_RDMA_AF_WIDTH,
	PDP_R_RDMA_AF_HEIGHT,
	PDP_R_RDMA_AF_IMG_STRIDE_1P,
	PDP_R_RDMA_AF_HEADER_STRIDE_1P,
	PDP_R_RDMA_AF_VOTF_EN,
	PDP_R_RDMA_AF_MAX_MO,
	PDP_R_RDMA_AF_LINEGAP,
	PDP_R_RDMA_AF_MAX_BL,
	PDP_R_RDMA_AF_BUSINFO,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_AF_IMG_CRC_1P,
	PDP_R_RDMA_AF_MON_STATUS0,
	PDP_R_RDMA_AF_MON_STATUS1,
	PDP_R_RDMA_AF_MON_STATUS2,
	PDP_R_RDMA_AF_MON_STATUS3,
	PDP_R_RDMA_AF_BW_LIMIT_0,
	PDP_R_RDMA_AF_BW_LIMIT_1,
	PDP_R_RDMA_AF_BW_LIMIT_2,
	PDP_R_COREX_ENABLE,
	PDP_R_COREX_RESET,
	PDP_R_COREX_FAST_MODE,
	PDP_R_COREX_UPDATE_TYPE_0,
	PDP_R_COREX_UPDATE_TYPE_1,
	PDP_R_COREX_UPDATE_MODE_0,
	PDP_R_COREX_UPDATE_MODE_1,
	PDP_R_COREX_START_0,
	PDP_R_COREX_START_1,
	PDP_R_COREX_COPY_FROM_IP_0,
	PDP_R_COREX_COPY_FROM_IP_1,
	PDP_R_COREX_STATUS_0,
	PDP_R_COREX_STATUS_1,
	PDP_R_COREX_PRE_ADDR_CONFIG,
	PDP_R_COREX_PRE_DATA_CONFIG,
	PDP_R_COREX_POST_ADDR_CONFIG,
	PDP_R_COREX_POST_DATA_CONFIG,
	PDP_R_COREX_PRE_POST_CONFIG_EN,
	PDP_R_COREX_TYPE_WRITE,
	PDP_R_COREX_TYPE_WRITE_TRIGGER,
	PDP_R_COREX_TYPE_READ,
	PDP_R_COREX_TYPE_READ_OFFSET,
	PDP_R_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_R_COREX_INTERRUPT_VECTOR,
	PDP_R_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_R_COREX_INTERRUPT_MASK,
	PDP_R_COREX_REG_INTERFACE_VER,
	PDP_REG_CNT
};

const struct is_reg pdp_regs[] = {
	{0x0, "Global_Enable"},
	{0x4, "one_shot_enable"},
	{0x8, "global_enable_stop_crpt"},
	{0xc, "sw_reset"},
	{0x10, "sw_core_reset"},
	{0x14, "hw_reset"},
	{0x18, "force_internal_clock"},
	{0x1c, "trans_stop_req"},
	{0x20, "trans_stop_req_rdy"},
	{0x24, "Idleness_Status"},
	{0x28, "SelRegister"},
	{0x2c, "SelRegisterMode"},
	{0x30, "shadow_control"},
	{0x34, "shadow_sw_trigger"},
	{0x38, "auto_mask_PREADY"},
	{0x3c, "interrupt_auto_mask"},
	{0x40, "ip_post_frame_gap"},
	{0x44, "ip_use_end_interrupt_enable"},
	{0x48, "ip_end_interrupt_enable"},
	{0x4c, "ip_corrupted_interrupt_enable"},
	{0x50, "ip_stall_out"},
	{0x54, "ip_coutfifo_end_on_vsync_fall"},
	{0x5c, "ip_int_on_col_row"},
	{0x60, "ip_int_on_col_row_cord"},
	{0x68, "ip_chain_input_select"},
	{0x70, "ip_use_input_frame_start_in"},
	{0x74, "ip_rdma_vvalid_start_enable"},
	{0x78, "ip_rol_select"},
	{0x7c, "ip_rol_mode"},
	{0x80, "ip_rol_reset"},
	{0x84, "ip_processing"},
	{0x90, "ip_dbg_core_freeze_on_col_row"},
	{0x94, "ip_dbg_core_freeze_on_col_row_target"},
	{0x98, "ip_dbg_core_freeze_on_col_row_pos"},
	{0xbc, "rdma_img_af_variable"},
	{0xc0, "apb_sfr_reset"},
	{0xc4, "out_size_v"},
	{0xd0, "vvalid_ready_buffer"},
	{0xe0, "ip_corex_hw_trigger_gap"},
	{0xe4, "ip_sdc_path_on"},
	{0xf0, "ip_version"},
	{0x100, "contint_level_pulse_n_sel"},
	{0x104, "contint_int1"},
	{0x108, "contint_int1_enable"},
	{0x10c, "contint_int1_status"},
	{0x110, "contint_int1_clear"},
	{0x114, "contint_int2"},
	{0x118, "contint_int2_enable"},
	{0x11c, "contint_int2_status"},
	{0x120, "contint_int2_clear"},
	{0x200, "secu_ctrl_seqid"},
	{0x210, "secu_ctrl_tzinfo_seqid_0"},
	{0x214, "secu_ctrl_tzinfo_seqid_1"},
	{0x218, "secu_ctrl_tzinfo_seqid_2"},
	{0x21c, "secu_ctrl_tzinfo_seqid_3"},
	{0x220, "secu_ctrl_tzinfo_seqid_4"},
	{0x224, "secu_ctrl_tzinfo_seqid_5"},
	{0x228, "secu_ctrl_tzinfo_seqid_6"},
	{0x22c, "secu_ctrl_tzinfo_seqid_7"},
	{0x300, "fro_mode_en"},
	{0x304, "fro_global_enable"},
	{0x308, "fro_one_shot_enable"},
	{0x30c, "fro_frame_count"},
	{0x310, "fro_frame_count_to_run_minus1"},
	{0x314, "fro_frame_count_to_run_minus1_shadow"},
	{0x318, "fro_run_frame_number_for_col_row_int"},
	{0x31c, "fro_run_frame_number_for_pdstat"},
	{0x320, "fro_done"},
	{0x324, "fro_busy"},
	{0x330, "fro_history_int0_0"},
	{0x334, "fro_history_int0_1"},
	{0x338, "fro_history_int0_2"},
	{0x33c, "fro_history_int0_3"},
	{0x340, "fro_history_int0_4"},
	{0x344, "fro_history_int0_5"},
	{0x348, "fro_history_int0_6"},
	{0x34c, "fro_history_int0_7"},
	{0x350, "fro_history_int0_0_prev"},
	{0x354, "fro_history_int0_1_prev"},
	{0x358, "fro_history_int0_2_prev"},
	{0x35c, "fro_history_int0_3_prev"},
	{0x360, "fro_history_int0_4_prev"},
	{0x364, "fro_history_int0_5_prev"},
	{0x368, "fro_history_int0_6_prev"},
	{0x36c, "fro_history_int0_7_prev"},
	{0x370, "fro_history_int1_0"},
	{0x374, "fro_history_int1_1"},
	{0x378, "fro_history_int1_2"},
	{0x37c, "fro_history_int1_3"},
	{0x380, "fro_history_int1_4"},
	{0x384, "fro_history_int1_5"},
	{0x388, "fro_history_int1_6"},
	{0x38c, "fro_history_int1_7"},
	{0x390, "fro_history_int1_0_prev"},
	{0x394, "fro_history_int1_1_prev"},
	{0x398, "fro_history_int1_2_prev"},
	{0x39c, "fro_history_int1_3_prev"},
	{0x3a0, "fro_history_int1_4_prev"},
	{0x3a4, "fro_history_int1_5_prev"},
	{0x3a8, "fro_history_int1_6_prev"},
	{0x3ac, "fro_history_int1_7_prev"},
	{0x3b0, "fro_sw_reset"},
	{0x3b4, "fro_int0_clear"},
	{0x3b8, "fro_int1_clear"},
	{0x3c0, "fro_int0"},
	{0x3c4, "fro_int1"},
	{0x400, "strgen_enable"},
	{0x404, "strgen_config"},
	{0x408, "strgen_pre_frame_gap"},
	{0x40c, "strgen_pixel_gap"},
	{0x410, "strgen_line_gap"},
	{0x414, "strgen_image_width"},
	{0x418, "strgen_image_height"},
	{0x41c, "strgen_data_value"},
	{0x4f4, "strgen_reg_interface_ver"},
	{0x4f8, "strgen_block_id_code"},
	{0x4fc, "strgen_stream_crc"},
	{0x500, "stopen_crc_stop_valid_count"},
	{0x504, "stopen_crc_seed"},
	{0x508, "stopen_crc_result_point_0"},
	{0x50c, "stopen_crc_result_point_1"},
	{0x510, "stopen_crc_result_point_2"},
	{0x514, "stopen_crc_result_point_3"},
	{0x600, "frame_seq_counter"},
	{0x604, "frame_seq_counter_reset"},
	{0x608, "frame_seq_counter_last_shadow_trig"},
	{0x680, "VOTF_APB_TOKEN_CTRL"},
	{0x684, "VOTF_TOKEN_INDEX"},
	{0x688, "VOTF_IN_TOKEN_0_TO_3"},
	{0x68c, "VOTF_IN_TOKEN_4_TO_7"},
	{0x690, "VOTF_IN_TOKEN_8_TO_11"},
	{0x694, "VOTF_OUT_TOKEN_0_TO_3"},
	{0x698, "VOTF_OUT_TOKEN_4_TO_7"},
	{0x69c, "VOTF_OUT_TOKEN_8_TO_11"},
	{0xa00, "byr_afident_bypass"},
	{0xa04, "byr_afident_start_active"},
	{0xa08, "byr_afident_active_size"},
	{0xa0c, "byr_afident_offset"},
	{0xa10, "byr_afident_units"},
	{0xa14, "byr_afident_ptrn_mode_af"},
	{0xa18, "byr_afident_ptrn_xy_0_0"},
	{0xa1c, "byr_afident_ptrn_xy_0_1"},
	{0xa20, "byr_afident_ptrn_xy_1_0"},
	{0xa24, "byr_afident_ptrn_xy_1_1"},
	{0xa28, "byr_afident_ptrn_xy_2_0"},
	{0xa2c, "byr_afident_ptrn_xy_2_1"},
	{0xa30, "byr_afident_ptrn_xy_3_0"},
	{0xa34, "byr_afident_ptrn_xy_3_1"},
	{0xa38, "byr_afident_ptrn_xy_4_0"},
	{0xa3c, "byr_afident_ptrn_xy_4_1"},
	{0xa40, "byr_afident_ptrn_xy_5_0"},
	{0xa44, "byr_afident_ptrn_xy_5_1"},
	{0xa48, "byr_afident_ptrn_xy_6_0"},
	{0xa4c, "byr_afident_ptrn_xy_6_1"},
	{0xa50, "byr_afident_ptrn_xy_7_0"},
	{0xa54, "byr_afident_ptrn_xy_7_1"},
	{0xa58, "byr_afident_ptrn_0"},
	{0xa5c, "byr_afident_ptrn_1"},
	{0xa60, "byr_afident_switched_ptrn"},
	{0xa7c, "byr_afident_stream_crc"},
	{0xb00, "byr_af_dtp_enable"},
	{0x1100, "y_crop_roi_main_bypass"},
	{0x1110, "y_crop_roi_main_sx"},
	{0x1114, "y_crop_roi_main_sy"},
	{0x1118, "y_crop_roi_main_ex"},
	{0x111c, "y_crop_roi_main_ey"},
	{0x1180, "y_crop_roi_sub_bypass"},
	{0x1190, "y_crop_roi_sub_sx"},
	{0x1194, "y_crop_roi_sub_sy"},
	{0x1198, "y_crop_roi_sub_ex"},
	{0x119c, "y_crop_roi_sub_ey"},
	{0x1200, "y_reorder_on"},
	{0x1204, "y_reorder_mode"},
	{0x1208, "y_reorder_unpack"},
	{0x120c, "y_reorder_in_size_xy"},
	{0x1210, "y_reorder_blc_on"},
	{0x1214, "y_reorder_blc_pre_shift"},
	{0x1218, "y_reorder_blc_offset_before_gain"},
	{0x121c, "y_reorder_blc_offset_after_gain"},
	{0x1220, "y_reorder_blc_gain"},
	{0x1224, "y_reorder_blc_gain_shift"},
	{0x1228, "y_reorder_blc_low_limit"},
	{0x122c, "y_reorder_blc_high_limit"},
	{0x1230, "y_reorder_crop_on"},
	{0x1234, "y_reorder_crop_start_xy"},
	{0x1238, "y_reorder_crop_size_xy"},
	{0x1240, "y_reorder_bayer_active_start_xy"},
	{0x1244, "y_reorder_bayer_active_size_xy"},
	{0x1248, "y_reorder_bayer_unit_size_xy"},
	{0x1250, "y_reorder_pd_h_repos_unit_size_x"},
	{0x1260, "y_reorder_pd_h_repos_0_to_3"},
	{0x1264, "y_reorder_pd_h_repos_4_to_7"},
	{0x1268, "y_reorder_pd_h_repos_8_to_11"},
	{0x126c, "y_reorder_pd_h_repos_12_to_15"},
	{0x1274, "y_reorder_pd_line_repos_unit_size_y"},
	{0x1280, "y_reorder_pd_line_repos_0_to_3"},
	{0x1284, "y_reorder_pd_line_repos_4_to_7"},
	{0x1288, "y_reorder_pd_line_repos_8_to_11"},
	{0x128c, "y_reorder_pd_line_repos_12_to_15"},
	{0x1290, "y_reorder_pd_lr_out_unit_size_xy"},
	{0x12a0, "y_reorder_pd_lr_out_l_repos_0_to_3"},
	{0x12a4, "y_reorder_pd_lr_out_l_repos_4_to_7"},
	{0x12a8, "y_reorder_pd_lr_out_l_repos_8_to_11"},
	{0x12ac, "y_reorder_pd_lr_out_l_repos_12_to_15"},
	{0x12b0, "y_reorder_pd_lr_out_r_repos_0_to_3"},
	{0x12b4, "y_reorder_pd_lr_out_r_repos_4_to_7"},
	{0x12b8, "y_reorder_pd_lr_out_r_repos_8_to_11"},
	{0x12bc, "y_reorder_pd_lr_out_r_repos_12_to_15"},
	{0x12c0, "y_reorder_bin_ratio"},
	{0x12c4, "y_reorder_bin_rshift"},
	{0x12d0, "y_reorder_linebuf_size"},
	{0x12ec, "y_reorder_crc_0"},
	{0x1300, "y_reorder_sub_on"},
	{0x1304, "y_reorder_sub_mode"},
	{0x1308, "y_reorder_sub_unpack"},
	{0x130c, "y_reorder_sub_in_size_xy"},
	{0x1310, "y_reorder_sub_blc_on"},
	{0x1314, "y_reorder_sub_blc_pre_shift"},
	{0x1318, "y_reorder_sub_blc_offset_before_gain"},
	{0x131c, "y_reorder_sub_blc_offset_after_gain"},
	{0x1320, "y_reorder_sub_blc_gain"},
	{0x1324, "y_reorder_sub_blc_gain_shift"},
	{0x1328, "y_reorder_sub_blc_low_limit"},
	{0x132c, "y_reorder_sub_blc_high_limit"},
	{0x1330, "y_reorder_sub_crop_on"},
	{0x1334, "y_reorder_sub_crop_start_xy"},
	{0x1338, "y_reorder_sub_crop_size_xy"},
	{0x1350, "y_reorder_sub_pd_h_repos_unit_size_x"},
	{0x1360, "y_reorder_sub_pd_h_repos_0_to_3"},
	{0x1364, "y_reorder_sub_pd_h_repos_4_to_7"},
	{0x1368, "y_reorder_sub_pd_h_repos_8_to_11"},
	{0x136c, "y_reorder_sub_pd_h_repos_12_to_15"},
	{0x1374, "y_reorder_sub_pd_line_repos_unit_size_y"},
	{0x1380, "y_reorder_sub_pd_line_repos_0_to_3"},
	{0x1384, "y_reorder_sub_pd_line_repos_4_to_7"},
	{0x1388, "y_reorder_sub_pd_line_repos_8_to_11"},
	{0x138c, "y_reorder_sub_pd_line_repos_12_to_15"},
	{0x1390, "y_reorder_sub_pd_lr_out_unit_size_xy"},
	{0x13a0, "y_reorder_sub_pd_lr_out_l_repos_0_to_3"},
	{0x13a4, "y_reorder_sub_pd_lr_out_l_repos_4_to_7"},
	{0x13a8, "y_reorder_sub_pd_lr_out_l_repos_8_to_11"},
	{0x13ac, "y_reorder_sub_pd_lr_out_l_repos_12_to_15"},
	{0x13b0, "y_reorder_sub_pd_lr_out_r_repos_0_to_3"},
	{0x13b4, "y_reorder_sub_pd_lr_out_r_repos_4_to_7"},
	{0x13b8, "y_reorder_sub_pd_lr_out_r_repos_8_to_11"},
	{0x13bc, "y_reorder_sub_pd_lr_out_r_repos_12_to_15"},
	{0x13c0, "y_reorder_sub_bin_ratio"},
	{0x13c4, "y_reorder_sub_bin_rshift"},
	{0x13d0, "y_reorder_sub_linebuf_size"},
	{0x13ec, "y_reorder_sub_crc_0"},
	{0x1500, "y_bpc_bypass"},
	{0x1508, "y_bpc_static_pos_num"},
	{0x1510, "y_bpc_static_pos_addr"},
	{0x1514, "y_bpc_static_pos_data"},
	{0x1520, "y_bpc_crop"},
	{0x157c, "y_bpc_crc"},
	{0x1580, "y_bpc_sub_bypass"},
	{0x1588, "y_bpc_sub_static_pos_num"},
	{0x1590, "y_bpc_sub_static_pos_addr"},
	{0x1594, "y_bpc_sub_static_pos_data"},
	{0x15a0, "y_bpc_sub_crop"},
	{0x15fc, "y_bpc_sub_crc"},
	{0x1600, "y_alc_on"},
	{0x1604, "y_alc_roi_sx"},
	{0x1608, "y_alc_roi_sy"},
	{0x160c, "y_alc_lut_type"},
	{0x1610, "y_alc_gap_h"},
	{0x1614, "y_alc_gap_v"},
	{0x1618, "y_alc_gap_h_inv"},
	{0x161c, "y_alc_gap_v_inv"},
	{0x1620, "y_alc_gap_h_margin"},
	{0x1624, "y_alc_gap_v_margin"},
	{0x1628, "y_alc_gap_h_margin_inv"},
	{0x162c, "y_alc_gap_v_margin_inv"},
	{0x1630, "y_alc_pos_interp_on"},
	{0x1634, "y_alc_pos_weight_inf"},
	{0x1638, "y_alc_pos_weight_mac"},
	{0x1640, "y_alc_gain_shift"},
	{0x1644, "y_alc_max_val"},
	{0x1650, "y_alc_lut_init_type"},
	{0x1654, "y_alc_lut_init_addr"},
	{0x1658, "y_alc_lut_init_data"},
	{0x165c, "y_alc_offset_i"},
	{0x1660, "y_alc_offset_o"},
	{0x1664, "y_alc_ref_size_x"},
	{0x1668, "y_alc_ref_size_y"},
	{0x166c, "y_alc_gap_auto_set"},
	{0x167c, "y_alc_crc"},
	{0x1680, "y_alc_sub_on"},
	{0x1684, "y_alc_sub_roi_sx"},
	{0x1688, "y_alc_sub_roi_sy"},
	{0x168c, "y_alc_sub_lut_type"},
	{0x1690, "y_alc_sub_gap_h"},
	{0x1694, "y_alc_sub_gap_v"},
	{0x1698, "y_alc_sub_gap_h_inv"},
	{0x169c, "y_alc_sub_gap_v_inv"},
	{0x16a0, "y_alc_sub_gap_h_margin"},
	{0x16a4, "y_alc_sub_gap_v_margin"},
	{0x16a8, "y_alc_sub_gap_h_margin_inv"},
	{0x16ac, "y_alc_sub_gap_v_margin_inv"},
	{0x16b0, "y_alc_sub_pos_interp_on"},
	{0x16b4, "y_alc_sub_pos_weight_inf"},
	{0x16b8, "y_alc_sub_pos_weight_mac"},
	{0x16c0, "y_alc_sub_gain_shift"},
	{0x16c4, "y_alc_sub_max_val"},
	{0x16d0, "y_alc_sub_lut_init_type"},
	{0x16d4, "y_alc_sub_lut_addr"},
	{0x16d8, "y_alc_sub_lut_data"},
	{0x16dc, "y_alc_sub_offset_i"},
	{0x16e0, "y_alc_sub_offset_o"},
	{0x16e4, "y_alc_sub_ref_size_x"},
	{0x16e8, "y_alc_sub_ref_size_y"},
	{0x16ec, "y_alc_sub_gap_auto_set"},
	{0x16fc, "y_alc_sub_crc"},
	{0x1700, "y_gamma_on"},
	{0x1704, "y_gamma_lut_00"},
	{0x1708, "y_gamma_lut_01"},
	{0x170c, "y_gamma_lut_02"},
	{0x1710, "y_gamma_lut_03"},
	{0x1714, "y_gamma_lut_04"},
	{0x1718, "y_gamma_lut_05"},
	{0x171c, "y_gamma_lut_06"},
	{0x1720, "y_gamma_lut_07"},
	{0x1724, "y_gamma_lut_08"},
	{0x1728, "y_gamma_lut_09"},
	{0x172c, "y_gamma_lut_10"},
	{0x1730, "y_gamma_lut_11"},
	{0x1734, "y_gamma_lut_12"},
	{0x1738, "y_gamma_lut_13"},
	{0x173c, "y_gamma_lut_14"},
	{0x1740, "y_gamma_lut_15"},
	{0x1744, "y_gamma_lut_16"},
	{0x1748, "y_gamma_lut_17"},
	{0x174c, "y_gamma_lut_18"},
	{0x1750, "y_gamma_lut_19"},
	{0x1754, "y_gamma_lut_20"},
	{0x1758, "y_gamma_lut_21"},
	{0x175c, "y_gamma_lut_22"},
	{0x1760, "y_gamma_lut_23"},
	{0x1764, "y_gamma_lut_24"},
	{0x1768, "y_gamma_lut_25"},
	{0x176c, "y_gamma_lut_26"},
	{0x1770, "y_gamma_lut_27"},
	{0x1774, "y_gamma_lut_28"},
	{0x1778, "y_gamma_lut_29"},
	{0x177c, "y_gamma_lut_30"},
	{0x1780, "y_gamma_lut_31"},
	{0x17fc, "y_gamma_crc"},
	{0x1800, "y_gamma_sub_on"},
	{0x1804, "y_gamma_sub_lut_00"},
	{0x1808, "y_gamma_sub_lut_01"},
	{0x180c, "y_gamma_sub_lut_02"},
	{0x1810, "y_gamma_sub_lut_03"},
	{0x1814, "y_gamma_sub_lut_04"},
	{0x1818, "y_gamma_sub_lut_05"},
	{0x181c, "y_gamma_sub_lut_06"},
	{0x1820, "y_gamma_sub_lut_07"},
	{0x1824, "y_gamma_sub_lut_08"},
	{0x1828, "y_gamma_sub_lut_09"},
	{0x182c, "y_gamma_sub_lut_10"},
	{0x1830, "y_gamma_sub_lut_11"},
	{0x1834, "y_gamma_sub_lut_12"},
	{0x1838, "y_gamma_sub_lut_13"},
	{0x183c, "y_gamma_sub_lut_14"},
	{0x1840, "y_gamma_sub_lut_15"},
	{0x1844, "y_gamma_sub_lut_16"},
	{0x1848, "y_gamma_sub_lut_17"},
	{0x184c, "y_gamma_sub_lut_18"},
	{0x1850, "y_gamma_sub_lut_19"},
	{0x1854, "y_gamma_sub_lut_20"},
	{0x1858, "y_gamma_sub_lut_21"},
	{0x185c, "y_gamma_sub_lut_22"},
	{0x1860, "y_gamma_sub_lut_23"},
	{0x1864, "y_gamma_sub_lut_24"},
	{0x1868, "y_gamma_sub_lut_25"},
	{0x186c, "y_gamma_sub_lut_26"},
	{0x1870, "y_gamma_sub_lut_27"},
	{0x1874, "y_gamma_sub_lut_28"},
	{0x1878, "y_gamma_sub_lut_29"},
	{0x187c, "y_gamma_sub_lut_30"},
	{0x1880, "y_gamma_sub_lut_31"},
	{0x18fc, "y_gamma_sub_crc"},
	{0x1c00, "y_pdstat_sat_on"},
	{0x1c04, "y_pdstat_sat_lv0"},
	{0x1c08, "y_pdstat_sat_lv1"},
	{0x1c0c, "y_pdstat_sat_lv2"},
	{0x1c10, "y_pdstat_sat_src"},
	{0x1c24, "y_pdstat_sat_cnt_shift"},
	{0x1c30, "y_pdstat_pre_h_b2_en"},
	{0x1c34, "y_pdstat_pre_h_i0_g0"},
	{0x1c38, "y_pdstat_pre_h_i0_k01"},
	{0x1c3c, "y_pdstat_pre_h_i0_k02"},
	{0x1c40, "y_pdstat_pre_h_i0_ftype0"},
	{0x1c44, "y_pdstat_pre_h_i0_g1"},
	{0x1c48, "y_pdstat_pre_h_i0_k11"},
	{0x1c4c, "y_pdstat_pre_h_i0_k12"},
	{0x1c50, "y_pdstat_pre_h_i0_c11"},
	{0x1c54, "y_pdstat_pre_h_i0_c12"},
	{0x1c58, "y_pdstat_pre_h_i0_g2"},
	{0x1c5c, "y_pdstat_pre_h_i0_k21"},
	{0x1c60, "y_pdstat_pre_h_i0_k22"},
	{0x1c64, "y_pdstat_pre_h_i0_c21"},
	{0x1c68, "y_pdstat_pre_h_i0_c22"},
	{0x1c6c, "y_pdstat_pre_h_i0_by0"},
	{0x1c70, "y_pdstat_pre_h_i0_by1"},
	{0x1c74, "y_pdstat_pre_h_i0_by2"},
	{0x1c78, "y_pdstat_pre_h_i1_g0"},
	{0x1c7c, "y_pdstat_pre_h_i1_k01"},
	{0x1c80, "y_pdstat_pre_h_i1_k02"},
	{0x1c84, "y_pdstat_pre_h_i1_ftype0"},
	{0x1c88, "y_pdstat_pre_h_i1_g1"},
	{0x1c8c, "y_pdstat_pre_h_i1_k11"},
	{0x1c90, "y_pdstat_pre_h_i1_k12"},
	{0x1c94, "y_pdstat_pre_h_i1_c11"},
	{0x1c98, "y_pdstat_pre_h_i1_c12"},
	{0x1c9c, "y_pdstat_pre_h_i1_g2"},
	{0x1ca0, "y_pdstat_pre_h_i1_k21"},
	{0x1ca4, "y_pdstat_pre_h_i1_k22"},
	{0x1ca8, "y_pdstat_pre_h_i1_c21"},
	{0x1cac, "y_pdstat_pre_h_i1_c22"},
	{0x1cb0, "y_pdstat_pre_h_i1_by0"},
	{0x1cb4, "y_pdstat_pre_h_i1_by1"},
	{0x1cb8, "y_pdstat_pre_h_i1_by2"},
	{0x1cbc, "y_pdstat_pre_h_i2_g0"},
	{0x1cc0, "y_pdstat_pre_h_i2_k01"},
	{0x1cc4, "y_pdstat_pre_h_i2_k02"},
	{0x1cc8, "y_pdstat_pre_h_i2_ftype0"},
	{0x1ccc, "y_pdstat_pre_h_i2_g1"},
	{0x1cd0, "y_pdstat_pre_h_i2_k11"},
	{0x1cd4, "y_pdstat_pre_h_i2_k12"},
	{0x1cd8, "y_pdstat_pre_h_i2_c11"},
	{0x1cdc, "y_pdstat_pre_h_i2_c12"},
	{0x1ce0, "y_pdstat_pre_h_i2_g2"},
	{0x1ce4, "y_pdstat_pre_h_i2_k21"},
	{0x1ce8, "y_pdstat_pre_h_i2_k22"},
	{0x1cec, "y_pdstat_pre_h_i2_c21"},
	{0x1cf0, "y_pdstat_pre_h_i2_c22"},
	{0x1cf4, "y_pdstat_pre_h_i2_by0"},
	{0x1cf8, "y_pdstat_pre_h_i2_by1"},
	{0x1cfc, "y_pdstat_pre_h_i2_by2"},
	{0x1d0c, "y_pdstat_pre_h_bin_h_b0_num"},
	{0x1d10, "y_pdstat_pre_h_bin_h_b1_num"},
	{0x1d14, "y_pdstat_pre_h_bin_h_b2_num"},
	{0x1d24, "y_pdstat_pre_h_bin_first"},
	{0x1da8, "y_pdstat_xcor_h_on"},
	{0x1dac, "y_pdstat_xcor_h_phase_range"},
	{0x1db0, "y_pdstat_xcor_h_i0_coring"},
	{0x1db4, "y_pdstat_xcor_h_i1_coring"},
	{0x1db8, "y_pdstat_xcor_h_i2_coring"},
	{0x1dbc, "y_pdstat_xcor_h_cor_type_b0"},
	{0x1dc0, "y_pdstat_xcor_h_cor_type_b1"},
	{0x1dc4, "y_pdstat_xcor_h_cor_type_b2"},
	{0x1dc8, "y_pdstat_xcor_h_coring_th_b0"},
	{0x1dcc, "y_pdstat_xcor_h_coring_th_b1"},
	{0x1dd0, "y_pdstat_xcor_h_coring_th_b2"},
	{0x1dd4, "y_pdstat_xcor_h_coring_ty"},
	{0x1de0, "y_pdstat_xcor_h_signal_sum_shift_b0"},
	{0x1de4, "y_pdstat_xcor_h_signal_sum_shift_b1"},
	{0x1de8, "y_pdstat_xcor_h_signal_sum_shift_b2"},
	{0x1e00, "y_pdstat_in_size_x"},
	{0x1e04, "y_pdstat_in_size_y"},
	{0x1e08, "y_pdstat_sub_in_size_x"},
	{0x1e0c, "y_pdstat_sub_in_size_y"},
	{0x1e50, "y_pdstat_roi_main_sroi"},
	{0x1e54, "y_pdstat_roi_main_s0sx"},
	{0x1e58, "y_pdstat_roi_main_s0sy"},
	{0x1e5c, "y_pdstat_roi_main_s0ex"},
	{0x1e60, "y_pdstat_roi_main_s0ey"},
	{0x1e64, "y_pdstat_roi_main_s1sx"},
	{0x1e68, "y_pdstat_roi_main_s1sy"},
	{0x1e6c, "y_pdstat_roi_main_s1ex"},
	{0x1e70, "y_pdstat_roi_main_s1ey"},
	{0x1e74, "y_pdstat_roi_main_s2sx"},
	{0x1e78, "y_pdstat_roi_main_s2sy"},
	{0x1e7c, "y_pdstat_roi_main_s2ex"},
	{0x1e80, "y_pdstat_roi_main_s2ey"},
	{0x1e84, "y_pdstat_roi_main_s3sx"},
	{0x1e88, "y_pdstat_roi_main_s3sy"},
	{0x1e8c, "y_pdstat_roi_main_s3ex"},
	{0x1e90, "y_pdstat_roi_main_s3ey"},
	{0x1ed8, "y_pdstat_roi_main_mwm_cx"},
	{0x1edc, "y_pdstat_roi_main_mwm_cy"},
	{0x1ee0, "y_pdstat_roi_main_mwm_sx"},
	{0x1ee4, "y_pdstat_roi_main_mwm_sy"},
	{0x1ee8, "y_pdstat_roi_main_mwm_ex"},
	{0x1eec, "y_pdstat_roi_main_mwm_ey"},
	{0x1f08, "y_pdstat_roi_main_mws_on"},
	{0x1f0c, "y_pdstat_roi_main_mws_sx"},
	{0x1f10, "y_pdstat_roi_main_mws_sy"},
	{0x1f14, "y_pdstat_roi_main_mws_size_x"},
	{0x1f18, "y_pdstat_roi_main_mws_size_y"},
	{0x1f1c, "y_pdstat_roi_main_mws_gap_x"},
	{0x1f20, "y_pdstat_roi_main_mws_gap_y"},
	{0x1f24, "y_pdstat_roi_main_mws_no_x"},
	{0x1f28, "y_pdstat_roi_main_mws_no_y"},
	{0x1f2c, "y_pdstat_xcor_h_invalid_except_on"},
	{0x1f30, "y_pdstat_xcor_h_invalid_low_th"},
	{0x1f34, "y_pdstat_xcor_h_invalid_high_th"},
	{0x1f38, "y_pdstat_xcor_h_invalid_left_pix"},
	{0x1f3c, "y_pdstat_xcor_h_invalid_right_pix"},
	{0x1f5c, "y_pdstat_frame_no"},
	{0x1f60, "y_pdstat_dump_mode"},
	{0x2000, "wdma_stat_en"},
	{0x2004, "wdma_stat_comp_control"},
	{0x2010, "wdma_stat_data_format"},
	{0x2014, "wdma_stat_mono_mode"},
	{0x201c, "wdma_stat_auto_flush_en"},
	{0x2020, "wdma_stat_width"},
	{0x2024, "wdma_stat_height"},
	{0x2028, "wdma_stat_img_stride_1p"},
	{0x2040, "wdma_stat_max_mo"},
	{0x2044, "wdma_stat_linegap"},
	{0x2048, "wdma_stat_max_bl"},
	{0x204c, "wdma_stat_businfo"},
	{0x2050, "wdma_stat_img_base_addr_1p_fro0"},
	{0x2054, "wdma_stat_img_base_addr_1p_fro1"},
	{0x2058, "wdma_stat_img_base_addr_1p_fro2"},
	{0x205c, "wdma_stat_img_base_addr_1p_fro3"},
	{0x2060, "wdma_stat_img_base_addr_1p_fro4"},
	{0x2064, "wdma_stat_img_base_addr_1p_fro5"},
	{0x2068, "wdma_stat_img_base_addr_1p_fro6"},
	{0x206c, "wdma_stat_img_base_addr_1p_fro7"},
	{0x2190, "wdma_stat_img_crc_1p"},
	{0x21b0, "wdma_stat_mon_status0"},
	{0x21b4, "wdma_stat_mon_status1"},
	{0x21b8, "wdma_stat_mon_status2"},
	{0x21bc, "wdma_stat_mon_status3"},
	{0x2400, "rdma_af_en"},
	{0x2404, "rdma_af_comp_control"},
	{0x2410, "rdma_af_data_format"},
	{0x2414, "rdma_af_mono_mode"},
	{0x2420, "rdma_af_width"},
	{0x2424, "rdma_af_height"},
	{0x2428, "rdma_af_img_stride_1p"},
	{0x2434, "rdma_af_header_stride_1p"},
	{0x243c, "rdma_af_votf_en"},
	{0x2440, "rdma_af_max_mo"},
	{0x2444, "rdma_af_linegap"},
	{0x2448, "rdma_af_max_bl"},
	{0x244c, "rdma_af_businfo"},
	{0x2450, "rdma_af_img_base_addr_1p_fro0"},
	{0x2454, "rdma_af_img_base_addr_1p_fro1"},
	{0x2458, "rdma_af_img_base_addr_1p_fro2"},
	{0x245c, "rdma_af_img_base_addr_1p_fro3"},
	{0x2460, "rdma_af_img_base_addr_1p_fro4"},
	{0x2464, "rdma_af_img_base_addr_1p_fro5"},
	{0x2468, "rdma_af_img_base_addr_1p_fro6"},
	{0x246c, "rdma_af_img_base_addr_1p_fro7"},
	{0x2590, "rdma_af_img_crc_1p"},
	{0x25b0, "rdma_af_mon_status0"},
	{0x25b4, "rdma_af_mon_status1"},
	{0x25b8, "rdma_af_mon_status2"},
	{0x25bc, "rdma_af_mon_status3"},
	{0x25d0, "rdma_af_bw_limit_0"},
	{0x25d4, "rdma_af_bw_limit_1"},
	{0x25d8, "rdma_af_bw_limit_2"},
	{0x2f00, "corex_enable"},
	{0x2f04, "corex_reset"},
	{0x2f08, "corex_fast_mode"},
	{0x2f0c, "corex_update_type_0"},
	{0x2f10, "corex_update_type_1"},
	{0x2f14, "corex_update_mode_0"},
	{0x2f18, "corex_update_mode_1"},
	{0x2f1c, "corex_start_0"},
	{0x2f20, "corex_start_1"},
	{0x2f24, "corex_copy_from_ip_0"},
	{0x2f28, "corex_copy_from_ip_1"},
	{0x2f2c, "corex_status_0"},
	{0x2f30, "corex_status_1"},
	{0x2f34, "corex_pre_addr_config"},
	{0x2f38, "corex_pre_data_config"},
	{0x2f3c, "corex_post_addr_config"},
	{0x2f40, "corex_post_data_config"},
	{0x2f44, "corex_pre_post_config_en"},
	{0x2f48, "corex_type_write"},
	{0x2f4c, "corex_type_write_trigger"},
	{0x2f50, "corex_type_read"},
	{0x2f54, "corex_type_read_offset"},
	{0x2f58, "corex_interrupt_vector_masked"},
	{0x2f5c, "corex_interrupt_vector"},
	{0x2f60, "corex_interrupt_vector_clear"},
	{0x2f64, "corex_interrupt_mask"},
	{0x2ff4, "corex_reg_interface_ver"},
};

const struct is_reg pdp_regs_corex[] = {
	{0x0000, "Global_Enable"},
	{0x0004, "one_shot_enable"},
	{0x0008, "global_enable_stop_crpt"},
	{0x000c, "sw_reset"},
	{0x0010, "sw_core_reset"},
	{0x0014, "hw_reset"},
	{0x0018, "force_internal_clock"},
	{0x001c, "trans_stop_req"},
	{0x0020, "trans_stop_req_rdy"},
	{0x0024, "Idleness_Status"},
	{0x0028, "SelRegister"},
	{0x002c, "SelRegisterMode"},
	{0x0030, "shadow_control"},
	{0x0034, "shadow_sw_trigger"},
	{0x0038, "auto_mask_PREADY"},
	{0x003c, "interrupt_auto_mask"},
	{0x0040, "ip_post_frame_gap"},
	{0x8044, "ip_use_end_interrupt_enable"},
	{0x8048, "ip_end_interrupt_enable"},
	{0x804c, "ip_corrupted_interrupt_enable"},
	{0x0050, "ip_stall_out"},
	{0x8054, "ip_coutfifo_end_on_vsync_fall"},
	{0x805c, "ip_int_on_col_row"},
	{0x8060, "ip_int_on_col_row_cord"},
	{0x8068, "ip_chain_input_select"},
	{0x8070, "ip_use_input_frame_start_in"},
	{0x8074, "ip_rdma_vvalid_start_enable"},
	{0x8078, "ip_rol_select"},
	{0x807c, "ip_rol_mode"},
	{0x0080, "ip_rol_reset"},
	{0x0084, "ip_processing"},
	{0x8090, "ip_dbg_core_freeze_on_col_row"},
	{0x8094, "ip_dbg_core_freeze_on_col_row_target"},
	{0x0098, "ip_dbg_core_freeze_on_col_row_pos"},
	{0x00bc, "rdma_img_af_variable"},
	{0x00c0, "apb_sfr_reset"},
	{0x80c4, "out_size_v"},
	{0x00d0, "vvalid_ready_buffer"},
	{0x00e0, "ip_corex_hw_trigger_gap"},
	{0x80e4, "ip_sdc_path_on"},
	{0x00f0, "ip_version"},
	{0x0100, "contint_level_pulse_n_sel"},
	{0x0104, "contint_int1"},
	{0x0108, "contint_int1_enable"},
	{0x010c, "contint_int1_status"},
	{0x0110, "contint_int1_clear"},
	{0x0114, "contint_int2"},
	{0x0118, "contint_int2_enable"},
	{0x011c, "contint_int2_status"},
	{0x0120, "contint_int2_clear"},
	{0x8200, "secu_ctrl_seqid"},
	{0x0210, "secu_ctrl_tzinfo_seqid_0"},
	{0x0214, "secu_ctrl_tzinfo_seqid_1"},
	{0x0218, "secu_ctrl_tzinfo_seqid_2"},
	{0x021c, "secu_ctrl_tzinfo_seqid_3"},
	{0x0220, "secu_ctrl_tzinfo_seqid_4"},
	{0x0224, "secu_ctrl_tzinfo_seqid_5"},
	{0x0228, "secu_ctrl_tzinfo_seqid_6"},
	{0x022c, "secu_ctrl_tzinfo_seqid_7"},
	{0x0300, "fro_mode_en"},
	{0x0304, "fro_global_enable"},
	{0x0308, "fro_one_shot_enable"},
	{0x030c, "fro_frame_count"},
	{0x0310, "fro_frame_count_to_run_minus1"},
	{0x0314, "fro_frame_count_to_run_minus1_shadow"},
	{0x0318, "fro_run_frame_number_for_col_row_int"},
	{0x031c, "fro_run_frame_number_for_pdstat"},
	{0x0320, "fro_done"},
	{0x0324, "fro_busy"},
	{0x0330, "fro_history_int0_0"},
	{0x0334, "fro_history_int0_1"},
	{0x0338, "fro_history_int0_2"},
	{0x033c, "fro_history_int0_3"},
	{0x0340, "fro_history_int0_4"},
	{0x0344, "fro_history_int0_5"},
	{0x0348, "fro_history_int0_6"},
	{0x034c, "fro_history_int0_7"},
	{0x0350, "fro_history_int0_0_prev"},
	{0x0354, "fro_history_int0_1_prev"},
	{0x0358, "fro_history_int0_2_prev"},
	{0x035c, "fro_history_int0_3_prev"},
	{0x0360, "fro_history_int0_4_prev"},
	{0x0364, "fro_history_int0_5_prev"},
	{0x0368, "fro_history_int0_6_prev"},
	{0x036c, "fro_history_int0_7_prev"},
	{0x0370, "fro_history_int1_0"},
	{0x0374, "fro_history_int1_1"},
	{0x0378, "fro_history_int1_2"},
	{0x037c, "fro_history_int1_3"},
	{0x0380, "fro_history_int1_4"},
	{0x0384, "fro_history_int1_5"},
	{0x0388, "fro_history_int1_6"},
	{0x038c, "fro_history_int1_7"},
	{0x0390, "fro_history_int1_0_prev"},
	{0x0394, "fro_history_int1_1_prev"},
	{0x0398, "fro_history_int1_2_prev"},
	{0x039c, "fro_history_int1_3_prev"},
	{0x03a0, "fro_history_int1_4_prev"},
	{0x03a4, "fro_history_int1_5_prev"},
	{0x03a8, "fro_history_int1_6_prev"},
	{0x03ac, "fro_history_int1_7_prev"},
	{0x03b0, "fro_sw_reset"},
	{0x03b4, "fro_int0_clear"},
	{0x03b8, "fro_int1_clear"},
	{0x03c0, "fro_int0"},
	{0x03c4, "fro_int1"},
	{0x8400, "strgen_enable"},
	{0x8404, "strgen_config"},
	{0x8408, "strgen_pre_frame_gap"},
	{0x840c, "strgen_pixel_gap"},
	{0x8410, "strgen_line_gap"},
	{0x8414, "strgen_image_width"},
	{0x8418, "strgen_image_height"},
	{0x841c, "strgen_data_value"},
	{0x04f4, "strgen_reg_interface_ver"},
	{0x04f8, "strgen_block_id_code"},
	{0x04fc, "strgen_stream_crc"},
	{0x0500, "stopen_crc_stop_valid_count"},
	{0x0504, "stopen_crc_seed"},
	{0x0508, "stopen_crc_result_point_0"},
	{0x050c, "stopen_crc_result_point_1"},
	{0x0510, "stopen_crc_result_point_2"},
	{0x0514, "stopen_crc_result_point_3"},
	{0x0600, "frame_seq_counter"},
	{0x0604, "frame_seq_counter_reset"},
	{0x0608, "frame_seq_counter_last_shadow_trig"},
	{0x0680, "VOTF_APB_TOKEN_CTRL"},
	{0x0684, "VOTF_TOKEN_INDEX"},
	{0x0688, "VOTF_IN_TOKEN_0_TO_3"},
	{0x068c, "VOTF_IN_TOKEN_4_TO_7"},
	{0x0690, "VOTF_IN_TOKEN_8_TO_11"},
	{0x0694, "VOTF_OUT_TOKEN_0_TO_3"},
	{0x0698, "VOTF_OUT_TOKEN_4_TO_7"},
	{0x069c, "VOTF_OUT_TOKEN_8_TO_11"},
	{0x8a00, "byr_afident_bypass"},
	{0x8a04, "byr_afident_start_active"},
	{0x8a08, "byr_afident_active_size"},
	{0x8a0c, "byr_afident_offset"},
	{0x8a10, "byr_afident_units"},
	{0x8a14, "byr_afident_ptrn_mode_af"},
	{0x8a18, "byr_afident_ptrn_xy_0_0"},
	{0x8a1c, "byr_afident_ptrn_xy_0_1"},
	{0x8a20, "byr_afident_ptrn_xy_1_0"},
	{0x8a24, "byr_afident_ptrn_xy_1_1"},
	{0x8a28, "byr_afident_ptrn_xy_2_0"},
	{0x8a2c, "byr_afident_ptrn_xy_2_1"},
	{0x8a30, "byr_afident_ptrn_xy_3_0"},
	{0x8a34, "byr_afident_ptrn_xy_3_1"},
	{0x8a38, "byr_afident_ptrn_xy_4_0"},
	{0x8a3c, "byr_afident_ptrn_xy_4_1"},
	{0x8a40, "byr_afident_ptrn_xy_5_0"},
	{0x8a44, "byr_afident_ptrn_xy_5_1"},
	{0x8a48, "byr_afident_ptrn_xy_6_0"},
	{0x8a4c, "byr_afident_ptrn_xy_6_1"},
	{0x8a50, "byr_afident_ptrn_xy_7_0"},
	{0x8a54, "byr_afident_ptrn_xy_7_1"},
	{0x8a58, "byr_afident_ptrn_0"},
	{0x8a5c, "byr_afident_ptrn_1"},
	{0x8a60, "byr_afident_switched_ptrn"},
	{0x0a7c, "byr_afident_stream_crc"},
	{0x8b00, "byr_af_dtp_enable"},
	{0x9100, "y_crop_roi_main_bypass"},
	{0x9110, "y_crop_roi_main_sx"},
	{0x9114, "y_crop_roi_main_sy"},
	{0x9118, "y_crop_roi_main_ex"},
	{0x911c, "y_crop_roi_main_ey"},
	{0x9180, "y_crop_roi_sub_bypass"},
	{0x9190, "y_crop_roi_sub_sx"},
	{0x9194, "y_crop_roi_sub_sy"},
	{0x9198, "y_crop_roi_sub_ex"},
	{0x919c, "y_crop_roi_sub_ey"},
	{0x9200, "y_reorder_on"},
	{0x9204, "y_reorder_mode"},
	{0x9208, "y_reorder_unpack"},
	{0x920c, "y_reorder_in_size_xy"},
	{0x9210, "y_reorder_blc_on"},
	{0x9214, "y_reorder_blc_pre_shift"},
	{0x9218, "y_reorder_blc_offset_before_gain"},
	{0x921c, "y_reorder_blc_offset_after_gain"},
	{0x9220, "y_reorder_blc_gain"},
	{0x9224, "y_reorder_blc_gain_shift"},
	{0x9228, "y_reorder_blc_low_limit"},
	{0x922c, "y_reorder_blc_high_limit"},
	{0x9230, "y_reorder_crop_on"},
	{0x9234, "y_reorder_crop_start_xy"},
	{0x9238, "y_reorder_crop_size_xy"},
	{0x9240, "y_reorder_bayer_active_start_xy"},
	{0x9244, "y_reorder_bayer_active_size_xy"},
	{0x9248, "y_reorder_bayer_unit_size_xy"},
	{0x9250, "y_reorder_pd_h_repos_unit_size_x"},
	{0x9260, "y_reorder_pd_h_repos_0_to_3"},
	{0x9264, "y_reorder_pd_h_repos_4_to_7"},
	{0x9268, "y_reorder_pd_h_repos_8_to_11"},
	{0x926c, "y_reorder_pd_h_repos_12_to_15"},
	{0x9274, "y_reorder_pd_line_repos_unit_size_y"},
	{0x9280, "y_reorder_pd_line_repos_0_to_3"},
	{0x9284, "y_reorder_pd_line_repos_4_to_7"},
	{0x9288, "y_reorder_pd_line_repos_8_to_11"},
	{0x928c, "y_reorder_pd_line_repos_12_to_15"},
	{0x9290, "y_reorder_pd_lr_out_unit_size_xy"},
	{0x92a0, "y_reorder_pd_lr_out_l_repos_0_to_3"},
	{0x92a4, "y_reorder_pd_lr_out_l_repos_4_to_7"},
	{0x92a8, "y_reorder_pd_lr_out_l_repos_8_to_11"},
	{0x92ac, "y_reorder_pd_lr_out_l_repos_12_to_15"},
	{0x92b0, "y_reorder_pd_lr_out_r_repos_0_to_3"},
	{0x92b4, "y_reorder_pd_lr_out_r_repos_4_to_7"},
	{0x92b8, "y_reorder_pd_lr_out_r_repos_8_to_11"},
	{0x92bc, "y_reorder_pd_lr_out_r_repos_12_to_15"},
	{0x92c0, "y_reorder_bin_ratio"},
	{0x92c4, "y_reorder_bin_rshift"},
	{0x92d0, "y_reorder_linebuf_size"},
	{0x12ec, "y_reorder_crc_0"},
	{0x9300, "y_reorder_sub_on"},
	{0x9304, "y_reorder_sub_mode"},
	{0x9308, "y_reorder_sub_unpack"},
	{0x930c, "y_reorder_sub_in_size_xy"},
	{0x9310, "y_reorder_sub_blc_on"},
	{0x9314, "y_reorder_sub_blc_pre_shift"},
	{0x9318, "y_reorder_sub_blc_offset_before_gain"},
	{0x931c, "y_reorder_sub_blc_offset_after_gain"},
	{0x9320, "y_reorder_sub_blc_gain"},
	{0x9324, "y_reorder_sub_blc_gain_shift"},
	{0x9328, "y_reorder_sub_blc_low_limit"},
	{0x932c, "y_reorder_sub_blc_high_limit"},
	{0x9330, "y_reorder_sub_crop_on"},
	{0x9334, "y_reorder_sub_crop_start_xy"},
	{0x9338, "y_reorder_sub_crop_size_xy"},
	{0x9350, "y_reorder_sub_pd_h_repos_unit_size_x"},
	{0x9360, "y_reorder_sub_pd_h_repos_0_to_3"},
	{0x9364, "y_reorder_sub_pd_h_repos_4_to_7"},
	{0x9368, "y_reorder_sub_pd_h_repos_8_to_11"},
	{0x936c, "y_reorder_sub_pd_h_repos_12_to_15"},
	{0x9374, "y_reorder_sub_pd_line_repos_unit_size_y"},
	{0x9380, "y_reorder_sub_pd_line_repos_0_to_3"},
	{0x9384, "y_reorder_sub_pd_line_repos_4_to_7"},
	{0x9388, "y_reorder_sub_pd_line_repos_8_to_11"},
	{0x938c, "y_reorder_sub_pd_line_repos_12_to_15"},
	{0x9390, "y_reorder_sub_pd_lr_out_unit_size_xy"},
	{0x93a0, "y_reorder_sub_pd_lr_out_l_repos_0_to_3"},
	{0x93a4, "y_reorder_sub_pd_lr_out_l_repos_4_to_7"},
	{0x93a8, "y_reorder_sub_pd_lr_out_l_repos_8_to_11"},
	{0x93ac, "y_reorder_sub_pd_lr_out_l_repos_12_to_15"},
	{0x93b0, "y_reorder_sub_pd_lr_out_r_repos_0_to_3"},
	{0x93b4, "y_reorder_sub_pd_lr_out_r_repos_4_to_7"},
	{0x93b8, "y_reorder_sub_pd_lr_out_r_repos_8_to_11"},
	{0x93bc, "y_reorder_sub_pd_lr_out_r_repos_12_to_15"},
	{0x93c0, "y_reorder_sub_bin_ratio"},
	{0x93c4, "y_reorder_sub_bin_rshift"},
	{0x93d0, "y_reorder_sub_linebuf_size"},
	{0x13ec, "y_reorder_sub_crc_0"},
	{0x9500, "y_bpc_bypass"},
	{0x9508, "y_bpc_static_pos_num"},
	{0x1510, "y_bpc_static_pos_addr"},
	{0x1514, "y_bpc_static_pos_data"},
	{0x9520, "y_bpc_crop"},
	{0x157c, "y_bpc_crc"},
	{0x1580, "y_bpc_sub_bypass"},
	{0x9588, "y_bpc_sub_static_pos_num"},
	{0x1590, "y_bpc_sub_static_pos_addr"},
	{0x1594, "y_bpc_sub_static_pos_data"},
	{0x95a0, "y_bpc_sub_crop"},
	{0x15fc, "y_bpc_sub_crc"},
	{0x9600, "y_alc_on"},
	{0x9604, "y_alc_roi_sx"},
	{0x9608, "y_alc_roi_sy"},
	{0x960c, "y_alc_lut_type"},
	{0x9610, "y_alc_gap_h"},
	{0x9614, "y_alc_gap_v"},
	{0x9618, "y_alc_gap_h_inv"},
	{0x961c, "y_alc_gap_v_inv"},
	{0x9620, "y_alc_gap_h_margin"},
	{0x9624, "y_alc_gap_v_margin"},
	{0x9628, "y_alc_gap_h_margin_inv"},
	{0x962c, "y_alc_gap_v_margin_inv"},
	{0x9630, "y_alc_pos_interp_on"},
	{0x9634, "y_alc_pos_weight_inf"},
	{0x9638, "y_alc_pos_weight_mac"},
	{0x9640, "y_alc_gain_shift"},
	{0x9644, "y_alc_max_val"},
	{0x1650, "y_alc_lut_init_type"},
	{0x1654, "y_alc_lut_init_addr"},
	{0x1658, "y_alc_lut_init_data"},
	{0x965c, "y_alc_offset_i"},
	{0x9660, "y_alc_offset_o"},
	{0x9664, "y_alc_ref_size_x"},
	{0x9668, "y_alc_ref_size_y"},
	{0x966c, "y_alc_gap_auto_set"},
	{0x167c, "y_alc_crc"},
	{0x9680, "y_alc_sub_on"},
	{0x9684, "y_alc_sub_roi_sx"},
	{0x9688, "y_alc_sub_roi_sy"},
	{0x968c, "y_alc_sub_lut_type"},
	{0x9690, "y_alc_sub_gap_h"},
	{0x9694, "y_alc_sub_gap_v"},
	{0x9698, "y_alc_sub_gap_h_inv"},
	{0x969c, "y_alc_sub_gap_v_inv"},
	{0x96a0, "y_alc_sub_gap_h_margin"},
	{0x96a4, "y_alc_sub_gap_v_margin"},
	{0x96a8, "y_alc_sub_gap_h_margin_inv"},
	{0x96ac, "y_alc_sub_gap_v_margin_inv"},
	{0x96b0, "y_alc_sub_pos_interp_on"},
	{0x96b4, "y_alc_sub_pos_weight_inf"},
	{0x96b8, "y_alc_sub_pos_weight_mac"},
	{0x96c0, "y_alc_sub_gain_shift"},
	{0x96c4, "y_alc_sub_max_val"},
	{0x16d0, "y_alc_sub_lut_init_type"},
	{0x16d4, "y_alc_sub_lut_addr"},
	{0x16d8, "y_alc_sub_lut_data"},
	{0x96dc, "y_alc_sub_offset_i"},
	{0x96e0, "y_alc_sub_offset_o"},
	{0x96e4, "y_alc_sub_ref_size_x"},
	{0x96e8, "y_alc_sub_ref_size_y"},
	{0x96ec, "y_alc_sub_gap_auto_set"},
	{0x16fc, "y_alc_sub_crc"},
	{0x9700, "y_gamma_on"},
	{0x9704, "y_gamma_lut_00"},
	{0x9708, "y_gamma_lut_01"},
	{0x970c, "y_gamma_lut_02"},
	{0x9710, "y_gamma_lut_03"},
	{0x9714, "y_gamma_lut_04"},
	{0x9718, "y_gamma_lut_05"},
	{0x971c, "y_gamma_lut_06"},
	{0x9720, "y_gamma_lut_07"},
	{0x9724, "y_gamma_lut_08"},
	{0x9728, "y_gamma_lut_09"},
	{0x972c, "y_gamma_lut_10"},
	{0x9730, "y_gamma_lut_11"},
	{0x9734, "y_gamma_lut_12"},
	{0x9738, "y_gamma_lut_13"},
	{0x973c, "y_gamma_lut_14"},
	{0x9740, "y_gamma_lut_15"},
	{0x9744, "y_gamma_lut_16"},
	{0x9748, "y_gamma_lut_17"},
	{0x974c, "y_gamma_lut_18"},
	{0x9750, "y_gamma_lut_19"},
	{0x9754, "y_gamma_lut_20"},
	{0x9758, "y_gamma_lut_21"},
	{0x975c, "y_gamma_lut_22"},
	{0x9760, "y_gamma_lut_23"},
	{0x9764, "y_gamma_lut_24"},
	{0x9768, "y_gamma_lut_25"},
	{0x976c, "y_gamma_lut_26"},
	{0x9770, "y_gamma_lut_27"},
	{0x9774, "y_gamma_lut_28"},
	{0x9778, "y_gamma_lut_29"},
	{0x977c, "y_gamma_lut_30"},
	{0x9780, "y_gamma_lut_31"},
	{0x17fc, "y_gamma_crc"},
	{0x9800, "y_gamma_sub_on"},
	{0x9804, "y_gamma_sub_lut_00"},
	{0x9808, "y_gamma_sub_lut_01"},
	{0x980c, "y_gamma_sub_lut_02"},
	{0x9810, "y_gamma_sub_lut_03"},
	{0x9814, "y_gamma_sub_lut_04"},
	{0x9818, "y_gamma_sub_lut_05"},
	{0x981c, "y_gamma_sub_lut_06"},
	{0x9820, "y_gamma_sub_lut_07"},
	{0x9824, "y_gamma_sub_lut_08"},
	{0x9828, "y_gamma_sub_lut_09"},
	{0x982c, "y_gamma_sub_lut_10"},
	{0x9830, "y_gamma_sub_lut_11"},
	{0x9834, "y_gamma_sub_lut_12"},
	{0x9838, "y_gamma_sub_lut_13"},
	{0x983c, "y_gamma_sub_lut_14"},
	{0x9840, "y_gamma_sub_lut_15"},
	{0x9844, "y_gamma_sub_lut_16"},
	{0x9848, "y_gamma_sub_lut_17"},
	{0x984c, "y_gamma_sub_lut_18"},
	{0x9850, "y_gamma_sub_lut_19"},
	{0x9854, "y_gamma_sub_lut_20"},
	{0x9858, "y_gamma_sub_lut_21"},
	{0x985c, "y_gamma_sub_lut_22"},
	{0x9860, "y_gamma_sub_lut_23"},
	{0x9864, "y_gamma_sub_lut_24"},
	{0x9868, "y_gamma_sub_lut_25"},
	{0x986c, "y_gamma_sub_lut_26"},
	{0x9870, "y_gamma_sub_lut_27"},
	{0x9874, "y_gamma_sub_lut_28"},
	{0x9878, "y_gamma_sub_lut_29"},
	{0x987c, "y_gamma_sub_lut_30"},
	{0x9880, "y_gamma_sub_lut_31"},
	{0x18fc, "y_gamma_sub_crc"},
	{0x9c00, "y_pdstat_sat_on"},
	{0x9c04, "y_pdstat_sat_lv0"},
	{0x9c08, "y_pdstat_sat_lv1"},
	{0x9c0c, "y_pdstat_sat_lv2"},
	{0x9c10, "y_pdstat_sat_src"},
	{0x9c24, "y_pdstat_sat_cnt_shift"},
	{0x9c30, "y_pdstat_pre_h_b2_en"},
	{0x9c34, "y_pdstat_pre_h_i0_g0"},
	{0x9c38, "y_pdstat_pre_h_i0_k01"},
	{0x9c3c, "y_pdstat_pre_h_i0_k02"},
	{0x9c40, "y_pdstat_pre_h_i0_ftype0"},
	{0x9c44, "y_pdstat_pre_h_i0_g1"},
	{0x9c48, "y_pdstat_pre_h_i0_k11"},
	{0x9c4c, "y_pdstat_pre_h_i0_k12"},
	{0x9c50, "y_pdstat_pre_h_i0_c11"},
	{0x9c54, "y_pdstat_pre_h_i0_c12"},
	{0x9c58, "y_pdstat_pre_h_i0_g2"},
	{0x9c5c, "y_pdstat_pre_h_i0_k21"},
	{0x9c60, "y_pdstat_pre_h_i0_k22"},
	{0x9c64, "y_pdstat_pre_h_i0_c21"},
	{0x9c68, "y_pdstat_pre_h_i0_c22"},
	{0x9c6c, "y_pdstat_pre_h_i0_by0"},
	{0x9c70, "y_pdstat_pre_h_i0_by1"},
	{0x9c74, "y_pdstat_pre_h_i0_by2"},
	{0x9c78, "y_pdstat_pre_h_i1_g0"},
	{0x9c7c, "y_pdstat_pre_h_i1_k01"},
	{0x9c80, "y_pdstat_pre_h_i1_k02"},
	{0x9c84, "y_pdstat_pre_h_i1_ftype0"},
	{0x9c88, "y_pdstat_pre_h_i1_g1"},
	{0x9c8c, "y_pdstat_pre_h_i1_k11"},
	{0x9c90, "y_pdstat_pre_h_i1_k12"},
	{0x9c94, "y_pdstat_pre_h_i1_c11"},
	{0x9c98, "y_pdstat_pre_h_i1_c12"},
	{0x9c9c, "y_pdstat_pre_h_i1_g2"},
	{0x9ca0, "y_pdstat_pre_h_i1_k21"},
	{0x9ca4, "y_pdstat_pre_h_i1_k22"},
	{0x9ca8, "y_pdstat_pre_h_i1_c21"},
	{0x9cac, "y_pdstat_pre_h_i1_c22"},
	{0x9cb0, "y_pdstat_pre_h_i1_by0"},
	{0x9cb4, "y_pdstat_pre_h_i1_by1"},
	{0x9cb8, "y_pdstat_pre_h_i1_by2"},
	{0x9cbc, "y_pdstat_pre_h_i2_g0"},
	{0x9cc0, "y_pdstat_pre_h_i2_k01"},
	{0x9cc4, "y_pdstat_pre_h_i2_k02"},
	{0x9cc8, "y_pdstat_pre_h_i2_ftype0"},
	{0x9ccc, "y_pdstat_pre_h_i2_g1"},
	{0x9cd0, "y_pdstat_pre_h_i2_k11"},
	{0x9cd4, "y_pdstat_pre_h_i2_k12"},
	{0x9cd8, "y_pdstat_pre_h_i2_c11"},
	{0x9cdc, "y_pdstat_pre_h_i2_c12"},
	{0x9ce0, "y_pdstat_pre_h_i2_g2"},
	{0x9ce4, "y_pdstat_pre_h_i2_k21"},
	{0x9ce8, "y_pdstat_pre_h_i2_k22"},
	{0x9cec, "y_pdstat_pre_h_i2_c21"},
	{0x9cf0, "y_pdstat_pre_h_i2_c22"},
	{0x9cf4, "y_pdstat_pre_h_i2_by0"},
	{0x9cf8, "y_pdstat_pre_h_i2_by1"},
	{0x9cfc, "y_pdstat_pre_h_i2_by2"},
	{0x9d0c, "y_pdstat_pre_h_bin_h_b0_num"},
	{0x9d10, "y_pdstat_pre_h_bin_h_b1_num"},
	{0x9d14, "y_pdstat_pre_h_bin_h_b2_num"},
	{0x9d24, "y_pdstat_pre_h_bin_first"},
	{0x9da8, "y_pdstat_xcor_h_on"},
	{0x9dac, "y_pdstat_xcor_h_phase_range"},
	{0x9db0, "y_pdstat_xcor_h_i0_coring"},
	{0x9db4, "y_pdstat_xcor_h_i1_coring"},
	{0x9db8, "y_pdstat_xcor_h_i2_coring"},
	{0x9dbc, "y_pdstat_xcor_h_cor_type_b0"},
	{0x9dc0, "y_pdstat_xcor_h_cor_type_b1"},
	{0x9dc4, "y_pdstat_xcor_h_cor_type_b2"},
	{0x9dc8, "y_pdstat_xcor_h_coring_th_b0"},
	{0x9dcc, "y_pdstat_xcor_h_coring_th_b1"},
	{0x9dd0, "y_pdstat_xcor_h_coring_th_b2"},
	{0x9dd4, "y_pdstat_xcor_h_coring_ty"},
	{0x9de0, "y_pdstat_xcor_h_signal_sum_shift_b0"},
	{0x9de4, "y_pdstat_xcor_h_signal_sum_shift_b1"},
	{0x9de8, "y_pdstat_xcor_h_signal_sum_shift_b2"},
	{0x9e00, "y_pdstat_in_size_x"},
	{0x9e04, "y_pdstat_in_size_y"},
	{0x9e08, "y_pdstat_sub_in_size_x"},
	{0x9e0c, "y_pdstat_sub_in_size_y"},
	{0x9e50, "y_pdstat_roi_main_sroi"},
	{0x9e54, "y_pdstat_roi_main_s0sx"},
	{0x9e58, "y_pdstat_roi_main_s0sy"},
	{0x9e5c, "y_pdstat_roi_main_s0ex"},
	{0x9e60, "y_pdstat_roi_main_s0ey"},
	{0x9e64, "y_pdstat_roi_main_s1sx"},
	{0x9e68, "y_pdstat_roi_main_s1sy"},
	{0x9e6c, "y_pdstat_roi_main_s1ex"},
	{0x9e70, "y_pdstat_roi_main_s1ey"},
	{0x9e74, "y_pdstat_roi_main_s2sx"},
	{0x9e78, "y_pdstat_roi_main_s2sy"},
	{0x9e7c, "y_pdstat_roi_main_s2ex"},
	{0x9e80, "y_pdstat_roi_main_s2ey"},
	{0x9e84, "y_pdstat_roi_main_s3sx"},
	{0x9e88, "y_pdstat_roi_main_s3sy"},
	{0x9e8c, "y_pdstat_roi_main_s3ex"},
	{0x9e90, "y_pdstat_roi_main_s3ey"},
	{0x9ed8, "y_pdstat_roi_main_mwm_cx"},
	{0x9edc, "y_pdstat_roi_main_mwm_cy"},
	{0x9ee0, "y_pdstat_roi_main_mwm_sx"},
	{0x9ee4, "y_pdstat_roi_main_mwm_sy"},
	{0x9ee8, "y_pdstat_roi_main_mwm_ex"},
	{0x9eec, "y_pdstat_roi_main_mwm_ey"},
	{0x9f08, "y_pdstat_roi_main_mws_on"},
	{0x9f0c, "y_pdstat_roi_main_mws_sx"},
	{0x9f10, "y_pdstat_roi_main_mws_sy"},
	{0x9f14, "y_pdstat_roi_main_mws_size_x"},
	{0x9f18, "y_pdstat_roi_main_mws_size_y"},
	{0x9f1c, "y_pdstat_roi_main_mws_gap_x"},
	{0x9f20, "y_pdstat_roi_main_mws_gap_y"},
	{0x9f24, "y_pdstat_roi_main_mws_no_x"},
	{0x9f28, "y_pdstat_roi_main_mws_no_y"},
	{0x9f2c, "y_pdstat_xcor_h_invalid_except_on"},
	{0x9f30, "y_pdstat_xcor_h_invalid_low_th"},
	{0x9f34, "y_pdstat_xcor_h_invalid_high_th"},
	{0x9f38, "y_pdstat_xcor_h_invalid_left_pix"},
	{0x9f3c, "y_pdstat_xcor_h_invalid_right_pix"},
	{0x9f5c, "y_pdstat_frame_no"},
	{0x9f60, "y_pdstat_dump_mode"},
	{0xa000, "wdma_stat_en"},
	{0xa004, "wdma_stat_comp_control"},
	{0xa010, "wdma_stat_data_format"},
	{0xa014, "wdma_stat_mono_mode"},
	{0xa01c, "wdma_stat_auto_flush_en"},
	{0xa020, "wdma_stat_width"},
	{0xa024, "wdma_stat_height"},
	{0xa028, "wdma_stat_img_stride_1p"},
	{0xa040, "wdma_stat_max_mo"},
	{0xa044, "wdma_stat_linegap"},
	{0xa048, "wdma_stat_max_bl"},
	{0xa04c, "wdma_stat_businfo"},
	{0xa050, "wdma_stat_img_base_addr_1p_fro0"},
	{0xa054, "wdma_stat_img_base_addr_1p_fro1"},
	{0xa058, "wdma_stat_img_base_addr_1p_fro2"},
	{0xa05c, "wdma_stat_img_base_addr_1p_fro3"},
	{0xa060, "wdma_stat_img_base_addr_1p_fro4"},
	{0xa064, "wdma_stat_img_base_addr_1p_fro5"},
	{0xa068, "wdma_stat_img_base_addr_1p_fro6"},
	{0xa06c, "wdma_stat_img_base_addr_1p_fro7"},
	{0x2190, "wdma_stat_img_crc_1p"},
	{0x21b0, "wdma_stat_mon_status0"},
	{0x21b4, "wdma_stat_mon_status1"},
	{0x21b8, "wdma_stat_mon_status2"},
	{0x21bc, "wdma_stat_mon_status3"},
	{0xa400, "rdma_af_en"},
	{0xa404, "rdma_af_comp_control"},
	{0xa410, "rdma_af_data_format"},
	{0xa414, "rdma_af_mono_mode"},
	{0xa420, "rdma_af_width"},
	{0xa424, "rdma_af_height"},
	{0xa428, "rdma_af_img_stride_1p"},
	{0xa434, "rdma_af_header_stride_1p"},
	{0xa43c, "rdma_af_votf_en"},
	{0xa440, "rdma_af_max_mo"},
	{0xa444, "rdma_af_linegap"},
	{0xa448, "rdma_af_max_bl"},
	{0xa44c, "rdma_af_businfo"},
	{0xa450, "rdma_af_img_base_addr_1p_fro0"},
	{0xa454, "rdma_af_img_base_addr_1p_fro1"},
	{0xa458, "rdma_af_img_base_addr_1p_fro2"},
	{0xa45c, "rdma_af_img_base_addr_1p_fro3"},
	{0xa460, "rdma_af_img_base_addr_1p_fro4"},
	{0xa464, "rdma_af_img_base_addr_1p_fro5"},
	{0xa468, "rdma_af_img_base_addr_1p_fro6"},
	{0xa46c, "rdma_af_img_base_addr_1p_fro7"},
	{0x2590, "rdma_af_img_crc_1p"},
	{0x25b0, "rdma_af_mon_status0"},
	{0x25b4, "rdma_af_mon_status1"},
	{0x25b8, "rdma_af_mon_status2"},
	{0x25bc, "rdma_af_mon_status3"},
	{0xa5d0, "rdma_af_bw_limit_0"},
	{0xa5d4, "rdma_af_bw_limit_1"},
	{0xa5d8, "rdma_af_bw_limit_2"},
	{0x2f00, "corex_enable"},
	{0x2f04, "corex_reset"},
	{0x2f08, "corex_fast_mode"},
	{0x2f0c, "corex_update_type_0"},
	{0x2f10, "corex_update_type_1"},
	{0x2f14, "corex_update_mode_0"},
	{0x2f18, "corex_update_mode_1"},
	{0x2f1c, "corex_start_0"},
	{0x2f20, "corex_start_1"},
	{0x2f24, "corex_copy_from_ip_0"},
	{0x2f28, "corex_copy_from_ip_1"},
	{0x2f2c, "corex_status_0"},
	{0x2f30, "corex_status_1"},
	{0x2f34, "corex_pre_addr_config"},
	{0x2f38, "corex_pre_data_config"},
	{0x2f3c, "corex_post_addr_config"},
	{0x2f40, "corex_post_data_config"},
	{0x2f44, "corex_pre_post_config_en"},
	{0x2f48, "corex_type_write"},
	{0x2f4c, "corex_type_write_trigger"},
	{0x2f50, "corex_type_read"},
	{0x2f54, "corex_type_read_offset"},
	{0x2f58, "corex_interrupt_vector_masked"},
	{0x2f5c, "corex_interrupt_vector"},
	{0x2f60, "corex_interrupt_vector_clear"},
	{0x2f64, "corex_interrupt_mask"},
	{0x2ff4, "corex_reg_interface_ver"},
};

enum is_hw_pdp_reg_field {
	PDP_F_GLOBAL_ENABLE,
	PDP_F_GLOBAL_ENABLE_CLEAR,
	PDP_F_ONE_SHOT_ENABLE,
	PDP_F_GLOBAL_ENABLE_STOP_CRPT,
	PDP_F_SW_RESET,
	PDP_F_SW_CORE_RESET,
	PDP_F_HW_RESET,
	PDP_F_FORCE_INTERNAL_CLOCK,
	PDP_F_TRANS_STOP_REQ,
	PDP_F_TRANS_STOP_REQ_RDY,
	PDP_F_IDLENESS_STATUS,
	PDP_F_CHAIN_IDLENESS_STATUS,
	PDP_F_SELREGISTER,
	PDP_F_SELREGISTERMODE,
	PDP_F_SHADOW_DISABLE,
	PDP_F_SHADOW_SW_TRIGGER,
	PDP_F_AUTO_MASK_PREADY,
	PDP_F_INTERRUPT_AUTO_MASK,
	PDP_F_IP_POST_FRAME_GAP,
	PDP_F_IP_USE_END_INTERRUPT_ENABLE,
	PDP_F_IP_END_INTERRUPT_ENABLE,
	PDP_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_F_IP_STALL_OUT,
	PDP_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_F_IP_INT_SRC_SEL,
	PDP_F_IP_INT_COL_EN,
	PDP_F_IP_INT_ROW_EN,
	PDP_F_IP_INT_COL_CORD,
	PDP_F_IP_INT_ROW_CORD,
	PDP_F_IP_CHAIN_INPUT_SELECT,
	PDP_F_IP_USE_INPUT_FRAME_START_IN,
	PDP_F_IP_RDMA_VVALID_START_ENABLE,
	PDP_F_IP_ROL_SELECT,
	PDP_F_IP_ROL_MODE,
	PDP_F_IP_ROL_RESET,
	PDP_F_IP_PROCESSING,
	PDP_F_IP_DBG_CORE_FREEZE_ENABLE,
	PDP_F_IP_DBG_CORE_FREEZE_SRC_SEL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_COL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_ROW,
	PDP_F_IP_DBG_CORE_FREEZE_POS_COL,
	PDP_F_IP_DBG_CORE_FREEZE_POS_ROW,
	PDP_F_RDMA_IMG_AF_VARIABLE,
	PDP_F_APB_SFR_RESET,
	PDP_F_OUT_SIZE_V,
	PDP_F_VVALID_READY_BUFFER,
	PDP_F_IP_COREX_HW_TRIGGER_GAP,
	PDP_F_IP_SDC_PATH_ON,
	PDP_F_IP_MICRO,
	PDP_F_IP_MINOR,
	PDP_F_IP_MAJOR,
	PDP_F_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_F_CONTINT_INT1,
	PDP_F_CONTINT_INT1_ENABLE,
	PDP_F_CONTINT_INT1_STATUS,
	PDP_F_CONTINT_INT1_CLEAR,
	PDP_F_CONTINT_INT2,
	PDP_F_CONTINT_INT2_ENABLE,
	PDP_F_CONTINT_INT2_STATUS,
	PDP_F_CONTINT_INT2_CLEAR,
	PDP_F_SECU_CTRL_SEQID,
	PDP_F_SECU_CTRL_TZINFO_SEQID_0,
	PDP_F_SECU_CTRL_TZINFO_SEQID_1,
	PDP_F_SECU_CTRL_TZINFO_SEQID_2,
	PDP_F_SECU_CTRL_TZINFO_SEQID_3,
	PDP_F_SECU_CTRL_TZINFO_SEQID_4,
	PDP_F_SECU_CTRL_TZINFO_SEQID_5,
	PDP_F_SECU_CTRL_TZINFO_SEQID_6,
	PDP_F_SECU_CTRL_TZINFO_SEQID_7,
	PDP_F_FRO_MODE_EN,
	PDP_F_FRO_GLOBAL_ENABLE,
	PDP_F_FRO_ONE_SHOT_ENABLE,
	PDP_F_FRO_FRAME_COUNT,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_F_FRO_DONE,
	PDP_F_FRO_BUSY,
	PDP_F_FRO_HISTORY_INT0_0,
	PDP_F_FRO_HISTORY_INT0_1,
	PDP_F_FRO_HISTORY_INT0_2,
	PDP_F_FRO_HISTORY_INT0_3,
	PDP_F_FRO_HISTORY_INT0_4,
	PDP_F_FRO_HISTORY_INT0_5,
	PDP_F_FRO_HISTORY_INT0_6,
	PDP_F_FRO_HISTORY_INT0_7,
	PDP_F_FRO_HISTORY_INT0_0_PREV,
	PDP_F_FRO_HISTORY_INT0_1_PREV,
	PDP_F_FRO_HISTORY_INT0_2_PREV,
	PDP_F_FRO_HISTORY_INT0_3_PREV,
	PDP_F_FRO_HISTORY_INT0_4_PREV,
	PDP_F_FRO_HISTORY_INT0_5_PREV,
	PDP_F_FRO_HISTORY_INT0_6_PREV,
	PDP_F_FRO_HISTORY_INT0_7_PREV,
	PDP_F_FRO_HISTORY_INT1_0,
	PDP_F_FRO_HISTORY_INT1_1,
	PDP_F_FRO_HISTORY_INT1_2,
	PDP_F_FRO_HISTORY_INT1_3,
	PDP_F_FRO_HISTORY_INT1_4,
	PDP_F_FRO_HISTORY_INT1_5,
	PDP_F_FRO_HISTORY_INT1_6,
	PDP_F_FRO_HISTORY_INT1_7,
	PDP_F_FRO_HISTORY_INT1_0_PREV,
	PDP_F_FRO_HISTORY_INT1_1_PREV,
	PDP_F_FRO_HISTORY_INT1_2_PREV,
	PDP_F_FRO_HISTORY_INT1_3_PREV,
	PDP_F_FRO_HISTORY_INT1_4_PREV,
	PDP_F_FRO_HISTORY_INT1_5_PREV,
	PDP_F_FRO_HISTORY_INT1_6_PREV,
	PDP_F_FRO_HISTORY_INT1_7_PREV,
	PDP_F_FRO_SW_RESET,
	PDP_F_FRO_INT0_CLEAR,
	PDP_F_FRO_INT1_CLEAR,
	PDP_F_FRO_INT0,
	PDP_F_FRO_INT1,
	PDP_F_STRGEN_STRGEN_ENABLE,
	PDP_F_STRGEN_STRGEN_INC_DATA,
	PDP_F_STRGEN_STRGEN_WIDE_LINE_GAP,
	PDP_F_STRGEN_STRGEN_PRE_FRAME_GAP,
	PDP_F_STRGEN_STRGEN_PIXEL_GAP,
	PDP_F_STRGEN_STRGEN_LINE_GAP,
	PDP_F_STRGEN_STRGEN_IMAGE_WIDTH,
	PDP_F_STRGEN_STRGEN_IMAGE_HEIGHT,
	PDP_F_STRGEN_STRGEN_DATA_VALUE,
	PDP_F_STRGEN_REG_INTERFACE_VER,
	PDP_F_STRGEN_BLOCK_ID_CODE,
	PDP_F_STRGEN_CRC_SEED,
	PDP_F_STRGEN_CRC_RESULT,
	PDP_F_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_F_STOPEN_CRC_SEED,
	PDP_F_STOPEN_CRC_RESULT_POINT_0,
	PDP_F_STOPEN_CRC_RESULT_POINT_1,
	PDP_F_STOPEN_CRC_RESULT_POINT_2,
	PDP_F_STOPEN_CRC_RESULT_POINT_3,
	PDP_F_FRAME_SEQ_COUNTER,
	PDP_F_FRAME_SEQ_COUNTER_RESET,
	PDP_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_F_VOTF_APB_EN,
	PDP_F_VOTF_AXI_EN,
	PDP_F_TOKEN_INDEX,
	PDP_F_IN_TOKEN_0_3,
	PDP_F_IN_TOKEN_4_7,
	PDP_F_IN_TOKEN_8_11,
	PDP_F_OUT_TOKEN_0_3,
	PDP_F_OUT_TOKEN_4_7,
	PDP_F_OUT_TOKEN_8_11,
	PDP_F_BYR_AFIDENT_BYPASS,
	PDP_F_BYR_AFIDENT_START_ACTIVE_X,
	PDP_F_BYR_AFIDENT_START_ACTIVE_Y,
	PDP_F_BYR_AFIDENT_ACTIVE_WIDTH,
	PDP_F_BYR_AFIDENT_ACTIVE_HEIGHT,
	PDP_F_BYR_AFIDENT_UNIT_OFFSET_X,
	PDP_F_BYR_AFIDENT_UNIT_OFFSET_Y,
	PDP_F_BYR_AFIDENT_RELATIVE_OFFSET_X,
	PDP_F_BYR_AFIDENT_RELATIVE_OFFSET_Y,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_X,
	PDP_F_BYR_AFIDENT_UNITS_PER_BLOCK_Y,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_X,
	PDP_F_BYR_AFIDENT_UNIT_SIZE_Y,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF0,
	PDP_F_BYR_AFIDENT_PTRN_MODE_AF1,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_0_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_0_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_1_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_1_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_2_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_2_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_3_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_3_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_4_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_4_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_5_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_5_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_6_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_6_1,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_0,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_0,
	PDP_F_BYR_AFIDENT_PTRN_SX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_SY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EX_7_1,
	PDP_F_BYR_AFIDENT_PTRN_EY_7_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_0,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_1,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_2,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_3,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_4,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_5,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_6,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_7,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_8,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_9,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_10,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_11,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_12,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_13,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_14,
	PDP_F_BYR_AFIDENT_PTRN_TYPE_0_15,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_0,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_1,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_2,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_3,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_4,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_5,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_6,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_7,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_8,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_9,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_10,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_11,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_12,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_13,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_14,
	PDP_F_BYR_AFIDENT_SWITCHED_PTRN_0_15,
	PDP_F_BYR_AFIDENT_CRC_SEED,
	PDP_F_BYR_AFIDENT_CRC_RESULT,
	PDP_F_BYR_AF_DTP_ENABLE,
	PDP_F_Y_CROP_ROI_MAIN_BYPASS,
	PDP_F_Y_CROP_ROI_MAIN_SX,
	PDP_F_Y_CROP_ROI_MAIN_SY,
	PDP_F_Y_CROP_ROI_MAIN_EX,
	PDP_F_Y_CROP_ROI_MAIN_EY,
	PDP_F_Y_CROP_ROI_SUB_BYPASS,
	PDP_F_Y_CROP_ROI_SUB_SX,
	PDP_F_Y_CROP_ROI_SUB_SY,
	PDP_F_Y_CROP_ROI_SUB_EX,
	PDP_F_Y_CROP_ROI_SUB_EY,
	PDP_F_Y_REORDER_ON,
	PDP_F_Y_REORDER_MODE,
	PDP_F_Y_REORDER_INPUT_MODE,
	PDP_F_Y_REORDER_INPUT_4PPC,
	PDP_F_Y_REORDER_UNPACK_FORMAT,
	PDP_F_Y_REORDER_IN_SIZE_X,
	PDP_F_Y_REORDER_IN_SIZE_Y,
	PDP_F_Y_REORDER_BLC_ON,
	PDP_F_Y_REORDER_BLC_BITMASK_ON,
	PDP_F_Y_REORDER_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER_BLC_BITMASK,
	PDP_F_Y_REORDER_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER_BLC_GAIN,
	PDP_F_Y_REORDER_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER_CROP_ON,
	PDP_F_Y_REORDER_CROP_START_X,
	PDP_F_Y_REORDER_CROP_START_Y,
	PDP_F_Y_REORDER_CROP_SIZE_X,
	PDP_F_Y_REORDER_CROP_SIZE_Y,
	PDP_F_Y_REORDER_BAYER_ACTIVE_START_X,
	PDP_F_Y_REORDER_BAYER_ACTIVE_START_Y,
	PDP_F_Y_REORDER_BAYER_ACTIVE_SIZE_X,
	PDP_F_Y_REORDER_BAYER_ACTIVE_SIZE_Y,
	PDP_F_Y_REORDER_BAYER_UNIT_SIZE_X,
	PDP_F_Y_REORDER_BAYER_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER_PD_H_REPOS_0,
	PDP_F_Y_REORDER_PD_H_REPOS_1,
	PDP_F_Y_REORDER_PD_H_REPOS_2,
	PDP_F_Y_REORDER_PD_H_REPOS_3,
	PDP_F_Y_REORDER_PD_H_REPOS_4,
	PDP_F_Y_REORDER_PD_H_REPOS_5,
	PDP_F_Y_REORDER_PD_H_REPOS_6,
	PDP_F_Y_REORDER_PD_H_REPOS_7,
	PDP_F_Y_REORDER_PD_H_REPOS_8,
	PDP_F_Y_REORDER_PD_H_REPOS_9,
	PDP_F_Y_REORDER_PD_H_REPOS_10,
	PDP_F_Y_REORDER_PD_H_REPOS_11,
	PDP_F_Y_REORDER_PD_H_REPOS_12,
	PDP_F_Y_REORDER_PD_H_REPOS_13,
	PDP_F_Y_REORDER_PD_H_REPOS_14,
	PDP_F_Y_REORDER_PD_H_REPOS_15,
	PDP_F_Y_REORDER_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER_BIN_RATIO_H,
	PDP_F_Y_REORDER_BIN_RATIO_V,
	PDP_F_Y_REORDER_BIN_RSHIFT,
	PDP_F_Y_REORDER_BIN_ROUND,
	PDP_F_Y_REORDER_LINEBUF_SIZE,
	PDP_F_Y_REORDER_CRC_0_SEED,
	PDP_F_Y_REORDER_CRC_0_RESULT,
	PDP_F_Y_REORDER_SUB_ON,
	PDP_F_Y_REORDER_SUB_MODE,
	PDP_F_Y_REORDER_SUB_INPUT_MODE,
	PDP_F_Y_REORDER_SUB_INPUT_4PPC,
	PDP_F_Y_REORDER_SUB_UNPACK_FORMAT,
	PDP_F_Y_REORDER_SUB_IN_SIZE_X,
	PDP_F_Y_REORDER_SUB_IN_SIZE_Y,
	PDP_F_Y_REORDER_SUB_BLC_ON,
	PDP_F_Y_REORDER_SUB_BLC_BITMASK_ON,
	PDP_F_Y_REORDER_SUB_BLC_PRE_SHIFT,
	PDP_F_Y_REORDER_SUB_BLC_BITMASK,
	PDP_F_Y_REORDER_SUB_BLC_OFFSET_BEFORE_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_OFFSET_AFTER_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_GAIN,
	PDP_F_Y_REORDER_SUB_BLC_GAIN_SHIFT,
	PDP_F_Y_REORDER_SUB_BLC_LOW_LIMIT,
	PDP_F_Y_REORDER_SUB_BLC_HIGH_LIMIT,
	PDP_F_Y_REORDER_SUB_CROP_ON,
	PDP_F_Y_REORDER_SUB_CROP_START_X,
	PDP_F_Y_REORDER_SUB_CROP_START_Y,
	PDP_F_Y_REORDER_SUB_CROP_SIZE_X,
	PDP_F_Y_REORDER_SUB_CROP_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_UNIT_SIZE_X,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_H_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LINE_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_X,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_UNIT_SIZE_Y,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_L_REPOS_15,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_0,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_1,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_2,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_3,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_4,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_5,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_6,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_7,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_8,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_9,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_10,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_11,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_12,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_13,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_14,
	PDP_F_Y_REORDER_SUB_PD_LR_OUT_R_REPOS_15,
	PDP_F_Y_REORDER_SUB_BIN_RATIO_H,
	PDP_F_Y_REORDER_SUB_BIN_RATIO_V,
	PDP_F_Y_REORDER_SUB_BIN_RSHIFT,
	PDP_F_Y_REORDER_SUB_BIN_ROUND,
	PDP_F_Y_REORDER_SUB_LINEBUF_SIZE,
	PDP_F_Y_REORDER_SUB_CRC_0_SEED,
	PDP_F_Y_REORDER_SUB_CRC_0_RESULT,
	PDP_F_Y_BPC_BYPASS,
	PDP_F_Y_BPC_STATIC_POS_NUM,
	PDP_F_Y_BPC_STATIC_POS_ADDR,
	PDP_F_Y_BPC_STATIC_POS_DATA,
	PDP_F_Y_BPC_CROP_SX,
	PDP_F_Y_BPC_CROP_SY,
	PDP_F_Y_BPC_CRC_SEED,
	PDP_F_Y_BPC_CRC_RESULT,
	PDP_F_Y_BPC_SUB_BYPASS,
	PDP_F_Y_BPC_SUB_STATIC_POS_NUM,
	PDP_F_Y_BPC_SUB_STATIC_POS_ADDR,
	PDP_F_Y_BPC_SUB_STATIC_POS_DATA,
	PDP_F_Y_BPC_SUB_CROP_SX,
	PDP_F_Y_BPC_SUB_CROP_SY,
	PDP_F_Y_BPC_SUB_CRC_SEED,
	PDP_F_Y_BPC_SUB_CRC_RESULT,
	PDP_F_Y_ALC_ON,
	PDP_F_Y_ALC_ROI_SX,
	PDP_F_Y_ALC_ROI_SY,
	PDP_F_Y_ALC_LUT_TYPE,
	PDP_F_Y_ALC_GAP_H,
	PDP_F_Y_ALC_GAP_V,
	PDP_F_Y_ALC_GAP_H_INV,
	PDP_F_Y_ALC_GAP_V_INV,
	PDP_F_Y_ALC_GAP_H_MARGIN,
	PDP_F_Y_ALC_GAP_V_MARGIN,
	PDP_F_Y_ALC_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC_POS_INTERP_ON,
	PDP_F_Y_ALC_POS_WEIGHT_INF,
	PDP_F_Y_ALC_POS_WEIGHT_MAC,
	PDP_F_Y_ALC_GAIN_SHIFT,
	PDP_F_Y_ALC_MAX_VAL,
	PDP_F_Y_ALC_LUT_INIT_TYPE,
	PDP_F_Y_ALC_LUT_INIT_ADDR,
	PDP_F_Y_ALC_LUT_INIT_DATA,
	PDP_F_Y_ALC_OFFSET_I,
	PDP_F_Y_ALC_OFFSET_O,
	PDP_F_Y_ALC_REF_SIZE_X,
	PDP_F_Y_ALC_REF_SIZE_Y,
	PDP_F_Y_ALC_GAP_AUTO_SET,
	PDP_F_Y_ALC_CRC_SEED,
	PDP_F_Y_ALC_CRC_RESULT,
	PDP_F_Y_ALC_SUB_ON,
	PDP_F_Y_ALC_SUB_ROI_SX,
	PDP_F_Y_ALC_SUB_ROI_SY,
	PDP_F_Y_ALC_SUB_LUT_TYPE,
	PDP_F_Y_ALC_SUB_GAP_H,
	PDP_F_Y_ALC_SUB_GAP_V,
	PDP_F_Y_ALC_SUB_GAP_H_INV,
	PDP_F_Y_ALC_SUB_GAP_V_INV,
	PDP_F_Y_ALC_SUB_GAP_H_MARGIN,
	PDP_F_Y_ALC_SUB_GAP_V_MARGIN,
	PDP_F_Y_ALC_SUB_GAP_H_MARGIN_INV,
	PDP_F_Y_ALC_SUB_GAP_V_MARGIN_INV,
	PDP_F_Y_ALC_SUB_POS_INTERP_ON,
	PDP_F_Y_ALC_SUB_POS_WEIGHT_INF,
	PDP_F_Y_ALC_SUB_POS_WEIGHT_MAC,
	PDP_F_Y_ALC_SUB_GAIN_SHIFT,
	PDP_F_Y_ALC_SUB_MAX_VAL,
	PDP_F_Y_ALC_SUB_LUT_INIT_TYPE,
	PDP_F_Y_ALC_SUB_LUT_ADDR,
	PDP_F_Y_ALC_SUB_LUT_DATA,
	PDP_F_Y_ALC_SUB_OFFSET_I,
	PDP_F_Y_ALC_SUB_OFFSET_O,
	PDP_F_Y_ALC_SUB_REF_SIZE_X,
	PDP_F_Y_ALC_SUB_REF_SIZE_Y,
	PDP_F_Y_ALC_SUB_GAP_AUTO_SET,
	PDP_F_Y_ALC_SUB_CRC_SEED,
	PDP_F_Y_ALC_SUB_CRC_RESULT,
	PDP_F_Y_GAMMA_ON,
	PDP_F_Y_GAMMA_LUT_X_00,
	PDP_F_Y_GAMMA_LUT_Y_00,
	PDP_F_Y_GAMMA_LUT_X_01,
	PDP_F_Y_GAMMA_LUT_Y_01,
	PDP_F_Y_GAMMA_LUT_X_02,
	PDP_F_Y_GAMMA_LUT_Y_02,
	PDP_F_Y_GAMMA_LUT_X_03,
	PDP_F_Y_GAMMA_LUT_Y_03,
	PDP_F_Y_GAMMA_LUT_X_04,
	PDP_F_Y_GAMMA_LUT_Y_04,
	PDP_F_Y_GAMMA_LUT_X_05,
	PDP_F_Y_GAMMA_LUT_Y_05,
	PDP_F_Y_GAMMA_LUT_X_06,
	PDP_F_Y_GAMMA_LUT_Y_06,
	PDP_F_Y_GAMMA_LUT_X_07,
	PDP_F_Y_GAMMA_LUT_Y_07,
	PDP_F_Y_GAMMA_LUT_X_08,
	PDP_F_Y_GAMMA_LUT_Y_08,
	PDP_F_Y_GAMMA_LUT_X_09,
	PDP_F_Y_GAMMA_LUT_Y_09,
	PDP_F_Y_GAMMA_LUT_X_10,
	PDP_F_Y_GAMMA_LUT_Y_10,
	PDP_F_Y_GAMMA_LUT_X_11,
	PDP_F_Y_GAMMA_LUT_Y_11,
	PDP_F_Y_GAMMA_LUT_X_12,
	PDP_F_Y_GAMMA_LUT_Y_12,
	PDP_F_Y_GAMMA_LUT_X_13,
	PDP_F_Y_GAMMA_LUT_Y_13,
	PDP_F_Y_GAMMA_LUT_X_14,
	PDP_F_Y_GAMMA_LUT_Y_14,
	PDP_F_Y_GAMMA_LUT_X_15,
	PDP_F_Y_GAMMA_LUT_Y_15,
	PDP_F_Y_GAMMA_LUT_X_16,
	PDP_F_Y_GAMMA_LUT_Y_16,
	PDP_F_Y_GAMMA_LUT_X_17,
	PDP_F_Y_GAMMA_LUT_Y_17,
	PDP_F_Y_GAMMA_LUT_X_18,
	PDP_F_Y_GAMMA_LUT_Y_18,
	PDP_F_Y_GAMMA_LUT_X_19,
	PDP_F_Y_GAMMA_LUT_Y_19,
	PDP_F_Y_GAMMA_LUT_X_20,
	PDP_F_Y_GAMMA_LUT_Y_20,
	PDP_F_Y_GAMMA_LUT_X_21,
	PDP_F_Y_GAMMA_LUT_Y_21,
	PDP_F_Y_GAMMA_LUT_X_22,
	PDP_F_Y_GAMMA_LUT_Y_22,
	PDP_F_Y_GAMMA_LUT_X_23,
	PDP_F_Y_GAMMA_LUT_Y_23,
	PDP_F_Y_GAMMA_LUT_X_24,
	PDP_F_Y_GAMMA_LUT_Y_24,
	PDP_F_Y_GAMMA_LUT_X_25,
	PDP_F_Y_GAMMA_LUT_Y_25,
	PDP_F_Y_GAMMA_LUT_X_26,
	PDP_F_Y_GAMMA_LUT_Y_26,
	PDP_F_Y_GAMMA_LUT_X_27,
	PDP_F_Y_GAMMA_LUT_Y_27,
	PDP_F_Y_GAMMA_LUT_X_28,
	PDP_F_Y_GAMMA_LUT_Y_28,
	PDP_F_Y_GAMMA_LUT_X_29,
	PDP_F_Y_GAMMA_LUT_Y_29,
	PDP_F_Y_GAMMA_LUT_X_30,
	PDP_F_Y_GAMMA_LUT_Y_30,
	PDP_F_Y_GAMMA_LUT_X_31,
	PDP_F_Y_GAMMA_LUT_Y_31,
	PDP_F_Y_GAMMA_CRC_SEED,
	PDP_F_Y_GAMMA_CRC_RESULT,
	PDP_F_Y_GAMMA_SUB_ON,
	PDP_F_Y_GAMMA_SUB_LUT_X_00,
	PDP_F_Y_GAMMA_SUB_LUT_Y_00,
	PDP_F_Y_GAMMA_SUB_LUT_X_01,
	PDP_F_Y_GAMMA_SUB_LUT_Y_01,
	PDP_F_Y_GAMMA_SUB_LUT_X_02,
	PDP_F_Y_GAMMA_SUB_LUT_Y_02,
	PDP_F_Y_GAMMA_SUB_LUT_X_03,
	PDP_F_Y_GAMMA_SUB_LUT_Y_03,
	PDP_F_Y_GAMMA_SUB_LUT_X_04,
	PDP_F_Y_GAMMA_SUB_LUT_Y_04,
	PDP_F_Y_GAMMA_SUB_LUT_X_05,
	PDP_F_Y_GAMMA_SUB_LUT_Y_05,
	PDP_F_Y_GAMMA_SUB_LUT_X_06,
	PDP_F_Y_GAMMA_SUB_LUT_Y_06,
	PDP_F_Y_GAMMA_SUB_LUT_X_07,
	PDP_F_Y_GAMMA_SUB_LUT_Y_07,
	PDP_F_Y_GAMMA_SUB_LUT_X_08,
	PDP_F_Y_GAMMA_SUB_LUT_Y_08,
	PDP_F_Y_GAMMA_SUB_LUT_X_09,
	PDP_F_Y_GAMMA_SUB_LUT_Y_09,
	PDP_F_Y_GAMMA_SUB_LUT_X_10,
	PDP_F_Y_GAMMA_SUB_LUT_Y_10,
	PDP_F_Y_GAMMA_SUB_LUT_X_11,
	PDP_F_Y_GAMMA_SUB_LUT_Y_11,
	PDP_F_Y_GAMMA_SUB_LUT_X_12,
	PDP_F_Y_GAMMA_SUB_LUT_Y_12,
	PDP_F_Y_GAMMA_SUB_LUT_X_13,
	PDP_F_Y_GAMMA_SUB_LUT_Y_13,
	PDP_F_Y_GAMMA_SUB_LUT_X_14,
	PDP_F_Y_GAMMA_SUB_LUT_Y_14,
	PDP_F_Y_GAMMA_SUB_LUT_X_15,
	PDP_F_Y_GAMMA_SUB_LUT_Y_15,
	PDP_F_Y_GAMMA_SUB_LUT_X_16,
	PDP_F_Y_GAMMA_SUB_LUT_Y_16,
	PDP_F_Y_GAMMA_SUB_LUT_X_17,
	PDP_F_Y_GAMMA_SUB_LUT_Y_17,
	PDP_F_Y_GAMMA_SUB_LUT_X_18,
	PDP_F_Y_GAMMA_SUB_LUT_Y_18,
	PDP_F_Y_GAMMA_SUB_LUT_X_19,
	PDP_F_Y_GAMMA_SUB_LUT_Y_19,
	PDP_F_Y_GAMMA_SUB_LUT_X_20,
	PDP_F_Y_GAMMA_SUB_LUT_Y_20,
	PDP_F_Y_GAMMA_SUB_LUT_X_21,
	PDP_F_Y_GAMMA_SUB_LUT_Y_21,
	PDP_F_Y_GAMMA_SUB_LUT_X_22,
	PDP_F_Y_GAMMA_SUB_LUT_Y_22,
	PDP_F_Y_GAMMA_SUB_LUT_X_23,
	PDP_F_Y_GAMMA_SUB_LUT_Y_23,
	PDP_F_Y_GAMMA_SUB_LUT_X_24,
	PDP_F_Y_GAMMA_SUB_LUT_Y_24,
	PDP_F_Y_GAMMA_SUB_LUT_X_25,
	PDP_F_Y_GAMMA_SUB_LUT_Y_25,
	PDP_F_Y_GAMMA_SUB_LUT_X_26,
	PDP_F_Y_GAMMA_SUB_LUT_Y_26,
	PDP_F_Y_GAMMA_SUB_LUT_X_27,
	PDP_F_Y_GAMMA_SUB_LUT_Y_27,
	PDP_F_Y_GAMMA_SUB_LUT_X_28,
	PDP_F_Y_GAMMA_SUB_LUT_Y_28,
	PDP_F_Y_GAMMA_SUB_LUT_X_29,
	PDP_F_Y_GAMMA_SUB_LUT_Y_29,
	PDP_F_Y_GAMMA_SUB_LUT_X_30,
	PDP_F_Y_GAMMA_SUB_LUT_Y_30,
	PDP_F_Y_GAMMA_SUB_LUT_X_31,
	PDP_F_Y_GAMMA_SUB_LUT_Y_31,
	PDP_F_Y_GAMMA_SUB_CRC_SEED,
	PDP_F_Y_GAMMA_SUB_CRC_RESULT,
	PDP_F_Y_PDSTAT_SAT_ON,
	PDP_F_Y_PDSTAT_SAT_LV0,
	PDP_F_Y_PDSTAT_SAT_LV1,
	PDP_F_Y_PDSTAT_SAT_LV2,
	PDP_F_Y_PDSTAT_SAT_SRC,
	PDP_F_Y_PDSTAT_SAT_CNT_SHIFT,
	PDP_F_Y_PDSTAT_PRE_H_B2_EN,
	PDP_F_Y_PDSTAT_PRE_H_I0_G0,
	PDP_F_Y_PDSTAT_PRE_H_I0_K01,
	PDP_F_Y_PDSTAT_PRE_H_I0_K02,
	PDP_F_Y_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I0_G1,
	PDP_F_Y_PDSTAT_PRE_H_I0_K11,
	PDP_F_Y_PDSTAT_PRE_H_I0_K12,
	PDP_F_Y_PDSTAT_PRE_H_I0_C11,
	PDP_F_Y_PDSTAT_PRE_H_I0_C12,
	PDP_F_Y_PDSTAT_PRE_H_I0_G2,
	PDP_F_Y_PDSTAT_PRE_H_I0_K21,
	PDP_F_Y_PDSTAT_PRE_H_I0_K22,
	PDP_F_Y_PDSTAT_PRE_H_I0_C21,
	PDP_F_Y_PDSTAT_PRE_H_I0_C22,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I0_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I1_G0,
	PDP_F_Y_PDSTAT_PRE_H_I1_K01,
	PDP_F_Y_PDSTAT_PRE_H_I1_K02,
	PDP_F_Y_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I1_G1,
	PDP_F_Y_PDSTAT_PRE_H_I1_K11,
	PDP_F_Y_PDSTAT_PRE_H_I1_K12,
	PDP_F_Y_PDSTAT_PRE_H_I1_C11,
	PDP_F_Y_PDSTAT_PRE_H_I1_C12,
	PDP_F_Y_PDSTAT_PRE_H_I1_G2,
	PDP_F_Y_PDSTAT_PRE_H_I1_K21,
	PDP_F_Y_PDSTAT_PRE_H_I1_K22,
	PDP_F_Y_PDSTAT_PRE_H_I1_C21,
	PDP_F_Y_PDSTAT_PRE_H_I1_C22,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I1_BY2,
	PDP_F_Y_PDSTAT_PRE_H_I2_G0,
	PDP_F_Y_PDSTAT_PRE_H_I2_K01,
	PDP_F_Y_PDSTAT_PRE_H_I2_K02,
	PDP_F_Y_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_F_Y_PDSTAT_PRE_H_I2_G1,
	PDP_F_Y_PDSTAT_PRE_H_I2_K11,
	PDP_F_Y_PDSTAT_PRE_H_I2_K12,
	PDP_F_Y_PDSTAT_PRE_H_I2_C11,
	PDP_F_Y_PDSTAT_PRE_H_I2_C12,
	PDP_F_Y_PDSTAT_PRE_H_I2_G2,
	PDP_F_Y_PDSTAT_PRE_H_I2_K21,
	PDP_F_Y_PDSTAT_PRE_H_I2_K22,
	PDP_F_Y_PDSTAT_PRE_H_I2_C21,
	PDP_F_Y_PDSTAT_PRE_H_I2_C22,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY0,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY1,
	PDP_F_Y_PDSTAT_PRE_H_I2_BY2,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_F_Y_PDSTAT_PRE_H_BIN_FIRST,
	PDP_F_Y_PDSTAT_XCOR_H_ON,
	PDP_F_Y_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_F_Y_PDSTAT_XCOR_H_I0_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I1_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_I2_CORING,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_F_Y_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_F_Y_PDSTAT_XCOR_H_CORING_TY,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_F_Y_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_F_Y_PDSTAT_IN_SIZE_X,
	PDP_F_Y_PDSTAT_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_X,
	PDP_F_Y_PDSTAT_SUB_IN_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_SROI,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S0EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S1EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S2EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_S3EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_F_Y_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_F_Y_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_F_Y_PDSTAT_FRAME_NO,
	PDP_F_Y_PDSTAT_DUMP_MODE,
	PDP_F_WDMA_STAT_EN,
	PDP_F_WDMA_STAT_COMP_SBWC_EN,
	PDP_F_WDMA_STAT_DATA_FORMAT_BAYER,
	PDP_F_WDMA_STAT_MONO_MODE,
	PDP_F_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_F_WDMA_STAT_WIDTH,
	PDP_F_WDMA_STAT_HEIGHT,
	PDP_F_WDMA_STAT_IMG_STRIDE_1P,
	PDP_F_WDMA_STAT_MAX_MO,
	PDP_F_WDMA_STAT_LINEGAP,
	PDP_F_WDMA_STAT_MAX_BL,
	PDP_F_WDMA_STAT_BUSINFO,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_STAT_IMG_CRC_1P,
	PDP_F_WDMA_STAT_MON_STATUS0,
	PDP_F_WDMA_STAT_MON_STATUS1,
	PDP_F_WDMA_STAT_MON_STATUS2,
	PDP_F_WDMA_STAT_MON_STATUS3,
	PDP_F_RDMA_AF_EN,
	PDP_F_RDMA_AF_COMP_SBWC_EN,
	PDP_F_RDMA_AF_DATA_FORMAT_AF,
	PDP_F_RDMA_AF_DATA_FORMAT_MSBALIGN,
	PDP_F_RDMA_AF_MONO_MODE,
	PDP_F_RDMA_AF_WIDTH,
	PDP_F_RDMA_AF_HEIGHT,
	PDP_F_RDMA_AF_IMG_STRIDE_1P,
	PDP_F_RDMA_AF_HEADER_STRIDE_1P,
	PDP_F_RDMA_AF_VOTF_EN,
	PDP_F_RDMA_AF_MAX_MO,
	PDP_F_RDMA_AF_LINEGAP,
	PDP_F_RDMA_AF_MAX_BL,
	PDP_F_RDMA_AF_BUSINFO,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_STAT_IMG_CRC_1P,
	PDP_F_RDMA_AF_MON_STATUS0,
	PDP_F_RDMA_AF_MON_STATUS1,
	PDP_F_RDMA_AF_MON_STATUS2,
	PDP_F_RDMA_AF_MON_STATUS3,
	PDP_F_RDMA_AF_BW_LIMIT_EN,
	PDP_F_RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES,
	PDP_F_RDMA_AF_BW_LIMIT_SLOT_BW,
	PDP_F_RDMA_AF_BW_LIMIT_AVG_BW,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_BW,
	PDP_F_COREX_ENABLE,
	PDP_F_COREX_RESET,
	PDP_F_COREX_FAST_MODE,
	PDP_F_COREX_UPDATE_TYPE_0,
	PDP_F_COREX_UPDATE_TYPE_1,
	PDP_F_COREX_UPDATE_MODE_0,
	PDP_F_COREX_UPDATE_MODE_1,
	PDP_F_COREX_START_0,
	PDP_F_COREX_START_1,
	PDP_F_COREX_COPY_FROM_IP_0,
	PDP_F_COREX_COPY_FROM_IP_1,
	PDP_F_COREX_BUSY_0,
	PDP_F_COREX_IP_SET_0,
	PDP_F_COREX_BUSY_1,
	PDP_F_COREX_IP_SET_1,
	PDP_F_COREX_PRE_ADDR_CONFIG,
	PDP_F_COREX_PRE_DATA_CONFIG,
	PDP_F_COREX_POST_ADDR_CONFIG,
	PDP_F_COREX_POST_DATA_CONFIG,
	PDP_F_COREX_PRE_CONFIG_EN,
	PDP_F_COREX_POST_CONFIG_EN,
	PDP_F_COREX_TYPE_WRITE,
	PDP_F_COREX_TYPE_WRITE_TRIGGER,
	PDP_F_COREX_TYPE_READ,
	PDP_F_COREX_TYPE_READ_OFFSET,
	PDP_F_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_F_COREX_INTERRUPT_VECTOR,
	PDP_F_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_F_COREX_INTERRUPT_MASK,
	PDP_F_COREX_REG_INTERFACE_VER,
	PDP_REG_FIELD_CNT,
};

const struct is_field pdp_fields[PDP_REG_FIELD_CNT] = {
	/* field_name, start_bit, bit_width, type, reset */
	{"Global_Enable", 0, 1, RW, 0x0},
	{"Global_Enable_Clear", 1, 1, RIW, 0x0},
	{"one_shot_enable", 0, 1, RIW, 0x0},
	{"global_enable_stop_crpt", 0, 1, RW, 0x0},
	{"sw_reset", 0, 1, RIW, 0x0},
	{"sw_core_reset", 0, 1, RIW, 0x0},
	{"hw_reset", 0, 1, RIW, 0x0},
	{"force_internal_clock", 0, 1, RW, 0x0},
	{"trans_stop_req", 0, 1, RW, 0x0},
	{"trans_stop_req_rdy", 0, 1, RWI, 0x1},
	{"Idleness_Status", 0, 1, RWI, 0x1},
	{"Chain_Idleness_Status", 4, 1, RWI, 0x1},
	{"SelRegister", 0, 1, RW, 0x0},
	{"SelRegisterMode", 0, 1, RW, 0x0},
	{"shadow_disable", 0, 1, RW, 0x0},
	{"shadow_sw_trigger", 0, 1, RIW, 0x0},
	{"auto_mask_PREADY", 0, 1, RW, 0x0},
	{"interrupt_auto_mask", 0, 1, RW, 0x0},
	{"ip_post_frame_gap", 0, 32, RW, 0x10},
	{"ip_use_end_interrupt_enable", 0, 1, RIW, 0x0},
	{"ip_end_interrupt_enable", 0, 23, RIW, 0x0},
	{"ip_corrupted_interrupt_enable", 0, 18, RIW, 0x0},
	{"ip_stall_out", 0, 21, RWI, 0x0},
	{"ip_coutfifo_end_on_vsync_fall", 0, 3, RIW, 0x7},
	{"ip_int_src_sel", 0, 2, RIW, 0x0},
	{"ip_int_col_en", 2, 1, RIW, 0x0},
	{"ip_int_row_en", 3, 1, RIW, 0x0},
	{"ip_int_col_cord", 0, 13, RIW, 0x0},
	{"ip_int_row_cord", 16, 13, RIW, 0x0},
	{"ip_chain_input_select", 0, 2, RIW, 0x0},
	{"ip_use_input_frame_start_in", 0, 1, RIW, 0x0},
	{"ip_rdma_vvalid_start_enable", 0, 1, RIW, 0x0},
	{"ip_rol_select", 0, 18, RIW, 0x0},
	{"ip_rol_mode", 0, 2, RIW, 0x0},
	{"ip_rol_reset", 0, 1, RIW, 0x0},
	{"ip_processing", 0, 1, RW, 0x0},
	{"ip_dbg_core_freeze_enable", 0, 1, RIW, 0x0},
	{"ip_dbg_core_freeze_src_sel", 4, 2, RIW, 0x0},
	{"ip_dbg_core_freeze_target_col", 0, 14, RIW, 0x0},
	{"ip_dbg_core_freeze_target_row", 16, 14, RIW, 0x0},
	{"ip_dbg_core_freeze_pos_col", 0, 14, RWI, 0x0},
	{"ip_dbg_core_freeze_pos_row", 16, 14, RWI, 0x0},
	{"rdma_img_af_variable", 0, 1, RW, 0x0},
	{"apb_sfr_reset", 0, 1, RIW, 0x0},
	{"out_size_v", 0, 14, RIW, 0x0},
	{"vvalid_ready_buffer", 0, 4, RWI, 0x0},
	{"ip_corex_hw_trigger_gap", 0, 32, RW, 0x0},
	{"ip_sdc_path_on", 0, 1, RIW, 0x0},
	{"ip_micro", 0, 16, RWI, 0x0},
	{"ip_minor", 16, 8, RWI, 0x1},
	{"ip_major", 24, 8, RWI, 0x4},
	{"contint_level_pulse_n_sel", 0, 2, RW, 0x0},
	{"contint_int1", 0, 32, RWI, 0x0},
	{"contint_int1_enable", 0, 32, RW, 0x0},
	{"contint_int1_status", 0, 32, RWI, 0x0},
	{"contint_int1_clear", 0, 32, RIW, 0x0},
	{"contint_int2", 0, 32, RWI, 0x0},
	{"contint_int2_enable", 0, 32, RW, 0x0},
	{"contint_int2_status", 0, 32, RWI, 0x0},
	{"contint_int2_clear", 0, 32, RIW, 0x0},
	{"secu_ctrl_seqid", 0, 3, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_0", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_1", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_2", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_3", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_4", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_5", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_6", 0, 32, RIW, 0x0},
	{"secu_ctrl_tzinfo_seqid_7", 0, 32, RIW, 0x0},
	{"fro_mode_en", 0, 1, RW, 0x0},
	{"fro_global_enable", 0, 1, RW, 0x0},
	{"fro_one_shot_enable", 0, 1, RIW, 0x0},
	{"fro_frame_count", 0, 4, RW, 0x0},
	{"fro_frame_count_to_run_minus1", 0, 4, RWI, 0x0},
	{"fro_frame_count_to_run_minus1_shadow", 0, 4, RW, 0x0},
	{"fro_run_frame_number_for_col_row_int", 0, 4, RW, 0x0},
	{"fro_run_frame_number_for_pdstat", 0, 4, RW, 0x0},
	{"fro_done", 0, 1, RWI, 0x0},
	{"fro_busy", 0, 1, RWI, 0x0},
	{"fro_history_int0_0", 0, 26, RWI, 0x0},
	{"fro_history_int0_1", 0, 26, RWI, 0x0},
	{"fro_history_int0_2", 0, 26, RWI, 0x0},
	{"fro_history_int0_3", 0, 26, RWI, 0x0},
	{"fro_history_int0_4", 0, 26, RWI, 0x0},
	{"fro_history_int0_5", 0, 26, RWI, 0x0},
	{"fro_history_int0_6", 0, 26, RWI, 0x0},
	{"fro_history_int0_7", 0, 26, RWI, 0x0},
	{"fro_history_int0_0_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_1_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_2_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_3_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_4_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_5_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_6_prev", 0, 26, RWI, 0x0},
	{"fro_history_int0_7_prev", 0, 26, RWI, 0x0},
	{"fro_history_int1_0", 0, 32, RWI, 0x0},
	{"fro_history_int1_1", 0, 32, RWI, 0x0},
	{"fro_history_int1_2", 0, 32, RWI, 0x0},
	{"fro_history_int1_3", 0, 32, RWI, 0x0},
	{"fro_history_int1_4", 0, 32, RWI, 0x0},
	{"fro_history_int1_5", 0, 32, RWI, 0x0},
	{"fro_history_int1_6", 0, 32, RWI, 0x0},
	{"fro_history_int1_7", 0, 32, RWI, 0x0},
	{"fro_history_int1_0_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_1_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_2_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_3_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_4_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_5_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_6_prev", 0, 32, RWI, 0x0},
	{"fro_history_int1_7_prev", 0, 32, RWI, 0x0},
	{"fro_sw_reset", 0, 2, RIW, 0x0},
	{"fro_int0_clear", 0, 26, RIW, 0x0},
	{"fro_int1_clear", 0, 32, RIW, 0x0},
	{"fro_int0", 0, 26, RWI, 0x0},
	{"fro_int1", 0, 32, RWI, 0x0},
	{"strgen_strgen_enable", 0, 1, RIW, 0x0},
	{"strgen_strgen_inc_data", 0, 1, RIW, 0x0},
	{"strgen_strgen_wide_line_gap", 4, 1, RIW, 0x0},
	{"strgen_strgen_pre_frame_gap", 0, 16, RIW, 0x320},
	{"strgen_strgen_pixel_gap", 0, 8, RIW, 0x0},
	{"strgen_strgen_line_gap", 0, 16, RIW, 0x320},
	{"strgen_strgen_image_width", 0, 14, RIW, 0x0},
	{"strgen_strgen_image_height", 0, 14, RIW, 0x0},
	{"strgen_strgen_data_value", 0, 16, RIW, 0xaa},
	{"strgen_reg_interface_ver", 0, 16, RWI, 0xc6b9},
	{"strgen_block_id_code", 0, 32, RWI, 0x49b8eb8c},
	{"strgen_crc_seed", 0, 8, RW, 0x0},
	{"strgen_crc_result", 8, 8, RWI, 0x0},
	{"stopen_crc_stop_valid_count", 0, 28, RW, 0xfffffff},
	{"stopen_crc_seed", 0, 8, RW, 0x0},
	{"stopen_crc_result_point_0", 0, 8, RWI, 0x0},
	{"stopen_crc_result_point_1", 0, 8, RWI, 0x0},
	{"stopen_crc_result_point_2", 0, 8, RWI, 0x0},
	{"stopen_crc_result_point_3", 0, 8, RWI, 0x0},
	{"frame_seq_counter", 0, 32, RWI, 0x0},
	{"frame_seq_counter_reset", 0, 1, RIW, 0x0},
	{"frame_seq_counter_last_shadow_trig", 0, 32, RWI, 0x0},
	{"VOTF_APB_EN", 4, 1, RW, 0x0},
	{"VOTF_AXI_EN", 0, 1, RW, 0x0},
	{"TOKEN_INDEX", 0, 32, RWI, 0x0},
	{"IN_TOKEN_0_3", 0, 32, RWI, 0x0},
	{"IN_TOKEN_4_7", 0, 32, RWI, 0x0},
	{"IN_TOKEN_8_11", 0, 32, RWI, 0x0},
	{"OUT_TOKEN_0_3", 0, 32, RWI, 0x0},
	{"OUT_TOKEN_4_7", 0, 32, RWI, 0x0},
	{"OUT_TOKEN_8_11", 0, 32, RWI, 0x0},
	{"byr_afident_bypass", 0, 1, RIW, 0x0},
	{"byr_afident_start_active_x", 0, 16, RIW, 0x0},
	{"byr_afident_start_active_y", 16, 16, RIW, 0x0},
	{"byr_afident_active_width", 0, 16, RIW, 0x20},
	{"byr_afident_active_height", 16, 16, RIW, 0x20},
	{"byr_afident_unit_offset_x", 0, 8, RIW, 0x0},
	{"byr_afident_unit_offset_y", 8, 8, RIW, 0x0},
	{"byr_afident_relative_offset_x", 16, 8, RIW, 0x0},
	{"byr_afident_relative_offset_y", 24, 8, RIW, 0x0},
	{"byr_afident_units_per_block_x", 0, 8, RIW, 0x1},
	{"byr_afident_units_per_block_y", 8, 8, RIW, 0x1},
	{"byr_afident_unit_size_x", 16, 8, RIW, 0x8},
	{"byr_afident_unit_size_y", 24, 8, RIW, 0x8},
	{"byr_afident_ptrn_mode_af0", 0, 2, RIW, 0x0},
	{"byr_afident_ptrn_mode_af1", 4, 2, RIW, 0x0},
	{"byr_afident_ptrn_sx_0_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_0_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_0_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_0_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_0_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_0_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_0_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_0_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_1_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_1_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_1_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_1_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_1_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_1_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_1_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_1_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_2_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_2_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_2_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_2_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_2_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_2_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_2_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_2_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_3_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_3_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_3_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_3_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_3_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_3_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_3_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_3_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_4_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_4_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_4_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_4_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_4_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_4_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_4_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_4_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_5_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_5_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_5_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_5_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_5_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_5_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_5_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_5_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_6_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_6_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_6_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_6_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_6_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_6_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_6_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_6_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_sx_7_0", 0, 8, RIW, 0x0},
	{"byr_afident_ptrn_sy_7_0", 8, 8, RIW, 0x0},
	{"byr_afident_ptrn_ex_7_0", 16, 8, RIW, 0x0},
	{"byr_afident_ptrn_ey_7_0", 24, 8, RIW, 0x0},
	{"byr_afident_ptrn_sx_7_1", 0, 8, RIW, 0x1},
	{"byr_afident_ptrn_sy_7_1", 8, 8, RIW, 0x1},
	{"byr_afident_ptrn_ex_7_1", 16, 8, RIW, 0x1},
	{"byr_afident_ptrn_ey_7_1", 24, 8, RIW, 0x1},
	{"byr_afident_ptrn_type_0_0", 0, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_1", 4, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_2", 8, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_3", 12, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_4", 16, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_5", 20, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_6", 24, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_7", 28, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_8", 0, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_9", 4, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_10", 8, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_11", 12, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_12", 16, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_13", 20, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_14", 24, 3, RIW, 0x0},
	{"byr_afident_ptrn_type_0_15", 28, 3, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_0", 0, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_1", 1, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_2", 2, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_3", 3, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_4", 4, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_5", 5, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_6", 6, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_7", 7, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_8", 8, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_9", 9, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_10", 10, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_11", 11, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_12", 12, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_13", 13, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_14", 14, 1, RIW, 0x0},
	{"byr_afident_switched_ptrn_0_15", 15, 1, RIW, 0x0},
	{"byr_afident_crc_seed", 0, 8, RW, 0x0},
	{"byr_afident_crc_result", 8, 8, RWI, 0x0},
	{"byr_af_dtp_enable", 0, 1, RIW, 0x0},
	{"y_crop_roi_main_bypass", 0, 1, RIW, 0x1},
	{"y_crop_roi_main_sx", 0, 14, RIW, 0x0},
	{"y_crop_roi_main_sy", 0, 14, RIW, 0x0},
	{"y_crop_roi_main_ex", 0, 14, RIW, 0x0},
	{"y_crop_roi_main_ey", 0, 14, RIW, 0x0},
	{"y_crop_roi_sub_bypass", 0, 1, RIW, 0x1},
	{"y_crop_roi_sub_sx", 0, 14, RIW, 0x0},
	{"y_crop_roi_sub_sy", 0, 14, RIW, 0x0},
	{"y_crop_roi_sub_ex", 0, 14, RIW, 0x0},
	{"y_crop_roi_sub_ey", 0, 14, RIW, 0x0},
	{"y_reorder_on", 0, 1, RIW, 0x1},
	{"y_reorder_mode", 0, 1, RIW, 0x1},
	{"y_reorder_input_mode", 1, 1, RIW, 0x1},
	{"y_reorder_input_4ppc", 2, 1, RIW, 0x0},
	{"y_reorder_unpack_format", 0, 2, RIW, 0x0},
	{"y_reorder_in_size_x", 0, 16, RIW, 0x80},
	{"y_reorder_in_size_y", 16, 16, RIW, 0x80},
	{"y_reorder_blc_on", 0, 1, RIW, 0x0},
	{"y_reorder_blc_bitmask_on", 1, 1, RIW, 0x0},
	{"y_reorder_blc_pre_shift", 0, 16, RIW, 0x0},
	{"y_reorder_blc_bitmask", 16, 16, RIW, 0xffff},
	{"y_reorder_blc_offset_before_gain", 0, 16, RIW, 0x0},
	{"y_reorder_blc_offset_after_gain", 0, 16, RIW, 0x0},
	{"y_reorder_blc_gain", 0, 16, RIW, 0x1},
	{"y_reorder_blc_gain_shift", 0, 16, RIW, 0x0},
	{"y_reorder_blc_low_limit", 0, 10, RIW, 0x0},
	{"y_reorder_blc_high_limit", 0, 10, RIW, 0x3ff},
	{"y_reorder_crop_on", 0, 1, RIW, 0x0},
	{"y_reorder_crop_start_x", 0, 16, RIW, 0x0},
	{"y_reorder_crop_start_y", 16, 16, RIW, 0x0},
	{"y_reorder_crop_size_x", 0, 16, RIW, 0x80},
	{"y_reorder_crop_size_y", 16, 16, RIW, 0x80},
	{"y_reorder_bayer_active_start_x", 0, 15, RIW, 0x0},
	{"y_reorder_bayer_active_start_y", 16, 15, RIW, 0x0},
	{"y_reorder_bayer_active_size_x", 0, 15, RIW, 0x0},
	{"y_reorder_bayer_active_size_y", 16, 15, RIW, 0x0},
	{"y_reorder_bayer_unit_size_x", 0, 7, RIW, 0x4},
	{"y_reorder_bayer_unit_size_y", 16, 7, RIW, 0x4},
	{"y_reorder_pd_h_repos_unit_size_x", 0, 5, RIW, 0x4},
	{"y_reorder_pd_h_repos_0", 0, 4, RIW, 0x2},
	{"y_reorder_pd_h_repos_1", 8, 4, RIW, 0x3},
	{"y_reorder_pd_h_repos_2", 16, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_3", 24, 4, RIW, 0x1},
	{"y_reorder_pd_h_repos_4", 0, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_5", 8, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_6", 16, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_7", 24, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_8", 0, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_9", 8, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_10", 16, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_11", 24, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_12", 0, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_13", 8, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_14", 16, 4, RIW, 0x0},
	{"y_reorder_pd_h_repos_15", 24, 4, RIW, 0x0},
	{"y_reorder_pd_line_repos_unit_size_y", 0, 5, RIW, 0x4},
	{"y_reorder_pd_line_repos_0", 0, 5, RIW, 0x1},
	{"y_reorder_pd_line_repos_1", 8, 5, RIW, 0x2},
	{"y_reorder_pd_line_repos_2", 16, 5, RIW, 0x3},
	{"y_reorder_pd_line_repos_3", 24, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_4", 0, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_5", 8, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_6", 16, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_7", 24, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_pd_line_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_unit_size_x", 0, 5, RIW, 0x4},
	{"y_reorder_pd_lr_out_unit_size_y", 16, 3, RIW, 0x4},
	{"y_reorder_pd_lr_out_l_repos_0", 0, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_1", 8, 5, RIW, 0x4},
	{"y_reorder_pd_lr_out_l_repos_2", 16, 5, RIW, 0x8},
	{"y_reorder_pd_lr_out_l_repos_3", 24, 5, RIW, 0xc},
	{"y_reorder_pd_lr_out_l_repos_4", 0, 5, RIW, 0x2},
	{"y_reorder_pd_lr_out_l_repos_5", 8, 5, RIW, 0x6},
	{"y_reorder_pd_lr_out_l_repos_6", 16, 5, RIW, 0xa},
	{"y_reorder_pd_lr_out_l_repos_7", 24, 5, RIW, 0xe},
	{"y_reorder_pd_lr_out_l_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_l_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_0", 0, 5, RIW, 0x1},
	{"y_reorder_pd_lr_out_r_repos_1", 8, 5, RIW, 0x5},
	{"y_reorder_pd_lr_out_r_repos_2", 16, 5, RIW, 0x9},
	{"y_reorder_pd_lr_out_r_repos_3", 24, 5, RIW, 0xd},
	{"y_reorder_pd_lr_out_r_repos_4", 0, 5, RIW, 0x3},
	{"y_reorder_pd_lr_out_r_repos_5", 8, 5, RIW, 0x7},
	{"y_reorder_pd_lr_out_r_repos_6", 16, 5, RIW, 0xb},
	{"y_reorder_pd_lr_out_r_repos_7", 24, 5, RIW, 0xf},
	{"y_reorder_pd_lr_out_r_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_pd_lr_out_r_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_bin_ratio_h", 0, 3, RIW, 0x0},
	{"y_reorder_bin_ratio_v", 16, 3, RIW, 0x0},
	{"y_reorder_bin_rshift", 0, 4, RIW, 0x0},
	{"y_reorder_bin_round", 16, 14, RIW, 0x0},
	{"y_reorder_linebuf_size", 0, 16, RIW, 0x0},
	{"y_reorder_crc_0_seed", 0, 8, RW, 0x0},
	{"y_reorder_crc_0_result", 8, 8, RWI, 0x0},
	{"y_reorder_sub_on", 0, 1, RIW, 0x1},
	{"y_reorder_sub_mode", 0, 1, RIW, 0x1},
	{"y_reorder_sub_input_mode", 1, 1, RIW, 0x1},
	{"y_reorder_sub_input_4ppc", 2, 1, RIW, 0x0},
	{"y_reorder_sub_unpack_format", 0, 2, RIW, 0x0},
	{"y_reorder_sub_in_size_x", 0, 16, RIW, 0x80},
	{"y_reorder_sub_in_size_y", 16, 16, RIW, 0x80},
	{"y_reorder_sub_blc_on", 0, 1, RIW, 0x0},
	{"y_reorder_sub_blc_bitmask_on", 1, 1, RIW, 0x0},
	{"y_reorder_sub_blc_pre_shift", 0, 16, RIW, 0x0},
	{"y_reorder_sub_blc_bitmask", 16, 16, RIW, 0xffff},
	{"y_reorder_sub_blc_offset_before_gain", 0, 16, RIW, 0x0},
	{"y_reorder_sub_blc_offset_after_gain", 0, 16, RIW, 0x0},
	{"y_reorder_sub_blc_gain", 0, 16, RIW, 0x1},
	{"y_reorder_sub_blc_gain_shift", 0, 16, RIW, 0x0},
	{"y_reorder_sub_blc_low_limit", 0, 10, RIW, 0x0},
	{"y_reorder_sub_blc_high_limit", 0, 10, RIW, 0x3ff},
	{"y_reorder_sub_crop_on", 0, 1, RIW, 0x0},
	{"y_reorder_sub_crop_start_x", 0, 16, RIW, 0x0},
	{"y_reorder_sub_crop_start_y", 16, 16, RIW, 0x0},
	{"y_reorder_sub_crop_size_x", 0, 16, RIW, 0x80},
	{"y_reorder_sub_crop_size_y", 16, 16, RIW, 0x80},
	{"y_reorder_sub_pd_h_repos_unit_size_x", 0, 5, RIW, 0x4},
	{"y_reorder_sub_pd_h_repos_0", 0, 4, RIW, 0x2},
	{"y_reorder_sub_pd_h_repos_1", 8, 4, RIW, 0x3},
	{"y_reorder_sub_pd_h_repos_2", 16, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_3", 24, 4, RIW, 0x1},
	{"y_reorder_sub_pd_h_repos_4", 0, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_5", 8, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_6", 16, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_7", 24, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_8", 0, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_9", 8, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_10", 16, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_11", 24, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_12", 0, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_13", 8, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_14", 16, 4, RIW, 0x0},
	{"y_reorder_sub_pd_h_repos_15", 24, 4, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_unit_size_y", 0, 5, RIW, 0x4},
	{"y_reorder_sub_pd_line_repos_0", 0, 5, RIW, 0x1},
	{"y_reorder_sub_pd_line_repos_1", 8, 5, RIW, 0x2},
	{"y_reorder_sub_pd_line_repos_2", 16, 5, RIW, 0x3},
	{"y_reorder_sub_pd_line_repos_3", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_4", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_5", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_6", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_7", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_line_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_unit_size_x", 0, 5, RIW, 0x4},
	{"y_reorder_sub_pd_lr_out_unit_size_y", 16, 3, RIW, 0x4},
	{"y_reorder_sub_pd_lr_out_l_repos_0", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_1", 8, 5, RIW, 0x4},
	{"y_reorder_sub_pd_lr_out_l_repos_2", 16, 5, RIW, 0x8},
	{"y_reorder_sub_pd_lr_out_l_repos_3", 24, 5, RIW, 0xc},
	{"y_reorder_sub_pd_lr_out_l_repos_4", 0, 5, RIW, 0x2},
	{"y_reorder_sub_pd_lr_out_l_repos_5", 8, 5, RIW, 0x6},
	{"y_reorder_sub_pd_lr_out_l_repos_6", 16, 5, RIW, 0xa},
	{"y_reorder_sub_pd_lr_out_l_repos_7", 24, 5, RIW, 0xe},
	{"y_reorder_sub_pd_lr_out_l_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_l_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_0", 0, 5, RIW, 0x1},
	{"y_reorder_sub_pd_lr_out_r_repos_1", 8, 5, RIW, 0x5},
	{"y_reorder_sub_pd_lr_out_r_repos_2", 16, 5, RIW, 0x9},
	{"y_reorder_sub_pd_lr_out_r_repos_3", 24, 5, RIW, 0xd},
	{"y_reorder_sub_pd_lr_out_r_repos_4", 0, 5, RIW, 0x3},
	{"y_reorder_sub_pd_lr_out_r_repos_5", 8, 5, RIW, 0x7},
	{"y_reorder_sub_pd_lr_out_r_repos_6", 16, 5, RIW, 0xb},
	{"y_reorder_sub_pd_lr_out_r_repos_7", 24, 5, RIW, 0xf},
	{"y_reorder_sub_pd_lr_out_r_repos_8", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_9", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_10", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_11", 24, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_12", 0, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_13", 8, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_14", 16, 5, RIW, 0x0},
	{"y_reorder_sub_pd_lr_out_r_repos_15", 24, 5, RIW, 0x0},
	{"y_reorder_sub_bin_ratio_h", 0, 3, RIW, 0x0},
	{"y_reorder_sub_bin_ratio_v", 16, 3, RIW, 0x0},
	{"y_reorder_sub_bin_rshift", 0, 4, RIW, 0x0},
	{"y_reorder_sub_bin_round", 16, 14, RIW, 0x0},
	{"y_reorder_sub_linebuf_size", 0, 16, RIW, 0x0},
	{"y_reorder_sub_crc_0_seed", 0, 8, RW, 0x0},
	{"y_reorder_sub_crc_0_result", 8, 8, RWI, 0x0},
	{"y_bpc_bypass", 0, 1, RIW, 0x0},
	{"y_bpc_static_pos_num", 0, 10, RIW, 0x0},
	{"y_bpc_static_pos_addr", 0, 10, RW, 0x0},
	{"y_bpc_static_pos_data", 0, 32, RW, 0x0},
	{"y_bpc_crop_sx", 0, 14, RIW, 0x0},
	{"y_bpc_crop_sy", 16, 14, RIW, 0x0},
	{"y_bpc_crc_seed", 0, 8, RW, 0x0},
	{"y_bpc_crc_result", 8, 8, RWI, 0x0},
	{"y_bpc_sub_bypass", 0, 1, RIW, 0x0},
	{"y_bpc_sub_static_pos_num", 0, 10, RIW, 0x0},
	{"y_bpc_sub_static_pos_addr", 0, 10, RW, 0x0},
	{"y_bpc_sub_static_pos_data", 0, 32, RW, 0x0},
	{"y_bpc_sub_crop_sx", 0, 14, RIW, 0x0},
	{"y_bpc_sub_crop_sy", 16, 14, RIW, 0x0},
	{"y_bpc_sub_crc_seed", 0, 8, RW, 0x0},
	{"y_bpc_sub_crc_result", 8, 8, RWI, 0x0},
	{"y_alc_on", 0, 1, RIW, 0x0},
	{"y_alc_roi_sx", 0, 14, RIW, 0x0},
	{"y_alc_roi_sy", 0, 14, RIW, 0x0},
	{"y_alc_lut_type", 0, 4, RIW, 0x0},
	{"y_alc_gap_h", 0, 10, RIW, 0x6},
	{"y_alc_gap_v", 0, 10, RIW, 0x2},
	{"y_alc_gap_h_inv", 0, 16, RIW, 0x0},
	{"y_alc_gap_v_inv", 0, 16, RIW, 0x0},
	{"y_alc_gap_h_margin", 0, 10, RIW, 0x0},
	{"y_alc_gap_v_margin", 0, 10, RIW, 0x0},
	{"y_alc_gap_h_margin_inv", 0, 16, RIW, 0x0},
	{"y_alc_gap_v_margin_inv", 0, 16, RIW, 0x0},
	{"y_alc_pos_interp_on", 0, 1, RIW, 0x0},
	{"y_alc_pos_weight_inf", 0, 12, RIW, 0x0},
	{"y_alc_pos_weight_mac", 0, 12, RIW, 0x0},
	{"y_alc_gain_shift", 0, 4, RIW, 0x0},
	{"y_alc_max_val", 0, 10, RIW, 0x0},
	{"y_alc_lut_init_type", 0, 3, RW, 0x0},
	{"y_alc_lut_init_addr", 0, 9, RW, 0x0},
	{"y_alc_lut_init_data", 0, 24, RW, 0x0},
	{"y_alc_offset_i", 0, 15, RIW, 0x0},
	{"y_alc_offset_o", 0, 15, RIW, 0x0},
	{"y_alc_ref_size_x", 0, 14, RIW, 0x0},
	{"y_alc_ref_size_y", 0, 14, RIW, 0x0},
	{"y_alc_gap_auto_set", 0, 1, RIW, 0x0},
	{"y_alc_crc_seed", 0, 8, RW, 0x0},
	{"y_alc_crc_result", 8, 8, RWI, 0x0},
	{"y_alc_sub_on", 0, 1, RIW, 0x0},
	{"y_alc_sub_roi_sx", 0, 14, RIW, 0x0},
	{"y_alc_sub_roi_sy", 0, 14, RIW, 0x0},
	{"y_alc_sub_lut_type", 0, 4, RIW, 0x0},
	{"y_alc_sub_gap_h", 0, 10, RIW, 0x6},
	{"y_alc_sub_gap_v", 0, 10, RIW, 0x2},
	{"y_alc_sub_gap_h_inv", 0, 16, RIW, 0x0},
	{"y_alc_sub_gap_v_inv", 0, 16, RIW, 0x0},
	{"y_alc_sub_gap_h_margin", 0, 10, RIW, 0x0},
	{"y_alc_sub_gap_v_margin", 0, 10, RIW, 0x0},
	{"y_alc_sub_gap_h_margin_inv", 0, 16, RIW, 0x0},
	{"y_alc_sub_gap_v_margin_inv", 0, 16, RIW, 0x0},
	{"y_alc_sub_pos_interp_on", 0, 1, RIW, 0x0},
	{"y_alc_sub_pos_weight_inf", 0, 12, RIW, 0x0},
	{"y_alc_sub_pos_weight_mac", 0, 12, RIW, 0x0},
	{"y_alc_sub_gain_shift", 0, 4, RIW, 0x0},
	{"y_alc_sub_max_val", 0, 10, RIW, 0x0},
	{"y_alc_sub_lut_init_type", 0, 3, RW, 0x0},
	{"y_alc_sub_lut_addr", 0, 9, RW, 0x0},
	{"y_alc_sub_lut_data", 0, 24, RW, 0x0},
	{"y_alc_sub_offset_i", 0, 15, RIW, 0x0},
	{"y_alc_sub_offset_o", 0, 15, RIW, 0x0},
	{"y_alc_sub_ref_size_x", 0, 14, RIW, 0x0},
	{"y_alc_sub_ref_size_y", 0, 14, RIW, 0x0},
	{"y_alc_sub_gap_auto_set", 0, 1, RIW, 0x0},
	{"y_alc_sub_crc_seed", 0, 8, RW, 0x0},
	{"y_alc_sub_crc_result", 8, 8, RWI, 0x0},
	{"y_gamma_on", 0, 1, RIW, 0x0},
	{"y_gamma_lut_x_00", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_00", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_01", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_01", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_02", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_02", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_03", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_03", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_04", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_04", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_05", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_05", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_06", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_06", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_07", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_07", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_08", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_08", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_09", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_09", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_10", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_10", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_11", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_11", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_12", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_12", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_13", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_13", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_14", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_14", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_15", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_15", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_16", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_16", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_17", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_17", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_18", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_18", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_19", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_19", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_20", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_20", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_21", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_21", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_22", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_22", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_23", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_23", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_24", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_24", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_25", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_25", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_26", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_26", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_27", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_27", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_28", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_28", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_29", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_29", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_30", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_30", 16, 10, RIW, 0x0},
	{"y_gamma_lut_x_31", 0, 10, RIW, 0x0},
	{"y_gamma_lut_y_31", 16, 10, RIW, 0x0},
	{"y_gamma_crc_seed", 0, 8, RW, 0x0},
	{"y_gamma_crc_result", 8, 8, RWI, 0x0},
	{"y_gamma_sub_on", 0, 1, RIW, 0x0},
	{"y_gamma_sub_lut_x_00", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_00", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_01", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_01", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_02", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_02", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_03", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_03", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_04", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_04", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_05", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_05", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_06", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_06", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_07", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_07", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_08", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_08", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_09", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_09", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_10", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_10", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_11", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_11", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_12", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_12", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_13", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_13", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_14", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_14", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_15", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_15", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_16", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_16", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_17", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_17", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_18", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_18", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_19", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_19", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_20", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_20", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_21", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_21", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_22", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_22", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_23", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_23", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_24", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_24", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_25", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_25", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_26", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_26", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_27", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_27", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_28", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_28", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_29", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_29", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_30", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_30", 16, 10, RIW, 0x0},
	{"y_gamma_sub_lut_x_31", 0, 10, RIW, 0x0},
	{"y_gamma_sub_lut_y_31", 16, 10, RIW, 0x0},
	{"y_gamma_sub_crc_seed", 0, 8, RW, 0x0},
	{"y_gamma_sub_crc_result", 8, 8, RWI, 0x0},
	{"y_pdstat_sat_on", 0, 1, RIW, 0x0},
	{"y_pdstat_sat_lv0", 0, 10, RIW, 0x0},
	{"y_pdstat_sat_lv1", 0, 10, RIW, 0x0},
	{"y_pdstat_sat_lv2", 0, 10, RIW, 0x0},
	{"y_pdstat_sat_src", 0, 2, RIW, 0x0},
	{"y_pdstat_sat_cnt_shift", 0, 3, RIW, 0x0},
	{"y_pdstat_pre_h_b2_en", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i0_g0", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k01", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k02", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_ftype0", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i0_g1", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k11", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k12", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_c11", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i0_c12", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i0_g2", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k21", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i0_k22", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i0_c21", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i0_c22", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i0_by0", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i0_by1", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i0_by2", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i1_g0", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k01", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k02", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_ftype0", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i1_g1", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k11", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k12", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_c11", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i1_c12", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i1_g2", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k21", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i1_k22", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i1_c21", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i1_c22", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i1_by0", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i1_by1", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i1_by2", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i2_g0", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k01", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k02", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_ftype0", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i2_g1", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k11", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k12", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_c11", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i2_c12", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i2_g2", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k21", 0, 10, RIW, 0x0},
	{"y_pdstat_pre_h_i2_k22", 0, 9, RIW, 0x0},
	{"y_pdstat_pre_h_i2_c21", 0, 5, RIW, 0x0},
	{"y_pdstat_pre_h_i2_c22", 0, 2, RIW, 0x0},
	{"y_pdstat_pre_h_i2_by0", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i2_by1", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_i2_by2", 0, 1, RIW, 0x0},
	{"y_pdstat_pre_h_bin_h_b0_num", 0, 3, RIW, 0x0},
	{"y_pdstat_pre_h_bin_h_b1_num", 0, 3, RIW, 0x0},
	{"y_pdstat_pre_h_bin_h_b2_num", 0, 3, RIW, 0x0},
	{"y_pdstat_pre_h_bin_first", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_on", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_phase_range", 0, 3, RIW, 0x0},
	{"y_pdstat_xcor_h_i0_coring", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_i1_coring", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_i2_coring", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_cor_type_b0", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_cor_type_b1", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_cor_type_b2", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_coring_th_b0", 0, 14, RIW, 0x0},
	{"y_pdstat_xcor_h_coring_th_b1", 0, 14, RIW, 0x0},
	{"y_pdstat_xcor_h_coring_th_b2", 0, 14, RIW, 0x0},
	{"y_pdstat_xcor_h_coring_ty", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_signal_sum_shift_b0", 0, 4, RIW, 0x0},
	{"y_pdstat_xcor_h_signal_sum_shift_b1", 0, 4, RIW, 0x0},
	{"y_pdstat_xcor_h_signal_sum_shift_b2", 0, 4, RIW, 0x0},
	{"y_pdstat_in_size_x", 0, 12, RIW, 0x100},
	{"y_pdstat_in_size_y", 0, 12, RIW, 0x20},
	{"y_pdstat_sub_in_size_x", 0, 12, RIW, 0x100},
	{"y_pdstat_sub_in_size_y", 0, 12, RIW, 0x20},
	{"y_pdstat_roi_main_sroi", 0, 3, RIW, 0x1},
	{"y_pdstat_roi_main_s0sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s0sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s0ex", 0, 12, RIW, 0xff},
	{"y_pdstat_roi_main_s0ey", 0, 12, RIW, 0x1f},
	{"y_pdstat_roi_main_s1sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s1sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s1ex", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s1ey", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s2sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s2sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s2ex", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s2ey", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s3sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s3sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s3ex", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_s3ey", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_mwm_cx", 0, 12, RIW, 0x14},
	{"y_pdstat_roi_main_mwm_cy", 0, 12, RIW, 0x14},
	{"y_pdstat_roi_main_mwm_sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_mwm_sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_mwm_ex", 0, 12, RIW, 0xff},
	{"y_pdstat_roi_main_mwm_ey", 0, 12, RIW, 0x1f},
	{"y_pdstat_roi_main_mws_on", 0, 1, RIW, 0x1},
	{"y_pdstat_roi_main_mws_sx", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_mws_sy", 0, 12, RIW, 0x0},
	{"y_pdstat_roi_main_mws_size_x", 0, 12, RIW, 0x14},
	{"y_pdstat_roi_main_mws_size_y", 0, 12, RIW, 0xa},
	{"y_pdstat_roi_main_mws_gap_x", 0, 12, RIW, 0x1},
	{"y_pdstat_roi_main_mws_gap_y", 0, 12, RIW, 0x1},
	{"y_pdstat_roi_main_mws_no_x", 0, 5, RIW, 0x2},
	{"y_pdstat_roi_main_mws_no_y", 0, 4, RIW, 0x2},
	{"y_pdstat_xcor_h_invalid_except_on", 0, 1, RIW, 0x0},
	{"y_pdstat_xcor_h_invalid_low_th", 0, 10, RIW, 0x0},
	{"y_pdstat_xcor_h_invalid_high_th", 0, 10, RIW, 0x0},
	{"y_pdstat_xcor_h_invalid_left_pix", 0, 6, RIW, 0x0},
	{"y_pdstat_xcor_h_invalid_right_pix", 0, 4, RIW, 0x0},
	{"y_pdstat_frame_no", 0, 32, RIW, 0x0},
	{"y_pdstat_dump_mode", 0, 2, RIW, 0x0},
	{"wdma_stat_en", 0, 1, RIW, 0x0},
	{"wdma_stat_comp_sbwc_en", 0, 2, RIW, 0x0},
	{"wdma_stat_data_format_bayer", 0, 32, RIW, 0x10000002},
	{"wdma_stat_mono_mode", 0, 1, RIW, 0x0},
	{"wdma_stat_auto_flush_en", 0, 1, RIW, 0x0},
	{"wdma_stat_width", 0, 19, RIW, 0x20},
	{"wdma_stat_height", 0, 14, RIW, 0x20},
	{"wdma_stat_img_stride_1p", 0, 17, RIW, 0x20},
	{"wdma_stat_max_mo", 0, 9, RIW, 0x100},
	{"wdma_stat_linegap", 0, 16, RIW, 0x1},
	{"wdma_stat_max_bl", 0, 5, RIW, 0x10},
	{"wdma_stat_businfo", 0, 10, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro0", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro1", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro2", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro3", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro4", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro5", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro6", 0, 32, RIW, 0x0},
	{"wdma_stat_img_base_addr_1p_fro7", 0, 32, RIW, 0x0},
	{"wdma_stat_img_crc_1p", 0, 32, RWI, 0xffffffff},
	{"wdma_stat_mon_status0", 0, 32, RWI, 0x0},
	{"wdma_stat_mon_status1", 0, 32, RWI, 0x0},
	{"wdma_stat_mon_status2", 0, 32, RWI, 0x0},
	{"wdma_stat_mon_status3", 0, 32, RWI, 0x0},
	{"rdma_af_en", 0, 1, RIW, 0x0},
	{"rdma_af_comp_sbwc_en", 0, 2, RIW, 0x0},
	{"rdma_af_data_format_af", 0, 5, RIW, 0x0},
	{"rdma_af_data_format_msbalign", 21, 1, RIW, 0x0},
	{"rdma_af_mono_mode", 0, 1, RIW, 0x0},
	{"rdma_af_width", 0, 19, RIW, 0x20},
	{"rdma_af_height", 0, 14, RIW, 0x20},
	{"rdma_af_img_stride_1p", 0, 17, RIW, 0x20},
	{"rdma_af_header_stride_1p", 0, 9, RIW, 0x10},
	{"rdma_af_votf_en", 0, 3, RIW, 0x0},
	{"rdma_af_max_mo", 0, 9, RIW, 0x100},
	{"rdma_af_linegap", 0, 16, RIW, 0x1},
	{"rdma_af_max_bl", 0, 5, RIW, 0x10},
	{"rdma_af_businfo", 0, 10, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro0", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro1", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro2", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro3", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro4", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro5", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro6", 0, 32, RIW, 0x0},
	{"rdma_af_img_base_addr_1p_fro7", 0, 32, RIW, 0x0},
	{"rdma_stat_img_crc_1p", 0, 32, RWI, 0xffffffff},
	{"rdma_af_mon_status0", 0, 32, RWI, 0x0},
	{"rdma_af_mon_status1", 0, 32, RWI, 0x0},
	{"rdma_af_mon_status2", 0, 32, RWI, 0x0},
	{"rdma_af_mon_status3", 0, 32, RWI, 0x0},
	{"rdma_af_bw_limit_en", 0, 1, RIW, 0x0},
	{"rdma_af_bw_limit_freq_num_cycles", 16, 12, RIW, 0x1},
	{"rdma_af_bw_limit_slot_bw", 0, 16, RIW, 0x1},
	{"rdma_af_bw_limit_avg_bw", 16, 16, RIW, 0x1},
	{"rdma_af_bw_limit_compensation_period", 0, 12, RIW, 0x1},
	{"rdma_af_bw_limit_compensation_bw", 16, 16, RIW, 0x1},
	{"corex_enable", 0, 1, RW, 0x0},
	{"corex_reset", 0, 1, RIW, 0x0},
	{"corex_fast_mode", 0, 1, RW, 0x0},
	{"corex_update_type_0", 0, 2, RW, 0x1},
	{"corex_update_type_1", 0, 2, RW, 0x1},
	{"corex_update_mode_0", 0, 1, RW, 0x0},
	{"corex_update_mode_1", 0, 1, RW, 0x0},
	{"corex_start_0", 0, 1, RIW, 0x0},
	{"corex_start_1", 0, 1, RIW, 0x0},
	{"corex_copy_from_ip_0", 0, 1, RIW, 0x0},
	{"corex_copy_from_ip_1", 0, 1, RIW, 0x0},
	{"corex_busy_0", 0, 1, RWI, 0x0},
	{"corex_ip_set_0", 1, 1, RWI, 0x0},
	{"corex_busy_1", 0, 1, RWI, 0x0},
	{"corex_ip_set_1", 1, 1, RWI, 0x0},
	{"corex_pre_addr_config", 0, 32, RW, 0x0},
	{"corex_pre_data_config", 0, 32, RW, 0x0},
	{"corex_post_addr_config", 0, 32, RW, 0x0},
	{"corex_post_data_config", 0, 32, RW, 0x0},
	{"corex_pre_config_en", 0, 1, RW, 0x0},
	{"corex_post_config_en", 1, 1, RW, 0x0},
	{"corex_type_write", 0, 32, RIW, 0x0},
	{"corex_type_write_trigger", 0, 1, RIW, 0x0},
	{"corex_type_read", 0, 32, RWI, 0x0},
	{"corex_type_read_offset", 0, 8, RW, 0x0},
	{"corex_interrupt_vector_masked", 0, 9, RWI, 0x0},
	{"corex_interrupt_vector", 0, 9, RWI, 0x0},
	{"corex_interrupt_vector_clear", 0, 9, RIW, 0x0},
	{"corex_interrupt_mask", 0, 9, RW, 0x0},
	{"corex_reg_interface_ver", 0, 16, RWI, 0xbfbc},
};

/* TODO: Update this table with E9925 test vecctor */
const struct is_pdp_reg pdp_global_init_table[] =  {
	{0x0, 0x0},
};
#endif
