OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 733930 733930 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23997
Number of terminals:      771
Number of snets:          2
Number of nets:           17836

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 340.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 721312.
[INFO DRT-0033] mcon shape region query size = 473336.
[INFO DRT-0033] met1 shape region query size = 151350.
[INFO DRT-0033] via shape region query size = 35645.
[INFO DRT-0033] met2 shape region query size = 21745.
[INFO DRT-0033] via2 shape region query size = 28516.
[INFO DRT-0033] met3 shape region query size = 21800.
[INFO DRT-0033] via3 shape region query size = 28516.
[INFO DRT-0033] met4 shape region query size = 8587.
[INFO DRT-0033] via4 shape region query size = 1405.
[INFO DRT-0033] met5 shape region query size = 1458.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11283 groups.
#scanned instances     = 23997
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:22, elapsed time = 00:02:08, memory = 448.22 (MB), peak = 461.90 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     184157

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53256.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51599.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32792.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8829.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2148.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 230.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 511.15 (MB), peak = 511.15 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88196 vertical wires in 3 frboxes and 60658 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14197 vertical wires in 3 frboxes and 17821 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 1000.07 (MB), peak = 1000.07 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.07 (MB), peak = 1000.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:19, memory = 1270.45 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:34, memory = 1515.58 (MB).
    Completing 30% with 3043 violations.
    elapsed time = 00:00:52, memory = 1637.04 (MB).
    Completing 40% with 3043 violations.
    elapsed time = 00:01:13, memory = 1707.96 (MB).
    Completing 50% with 3043 violations.
    elapsed time = 00:01:40, memory = 1557.16 (MB).
    Completing 60% with 6123 violations.
    elapsed time = 00:02:06, memory = 1708.01 (MB).
    Completing 70% with 6123 violations.
    elapsed time = 00:02:24, memory = 1723.98 (MB).
    Completing 80% with 9138 violations.
    elapsed time = 00:02:40, memory = 1790.28 (MB).
    Completing 90% with 9138 violations.
    elapsed time = 00:03:11, memory = 1848.40 (MB).
    Completing 100% with 12024 violations.
    elapsed time = 00:03:19, memory = 1730.07 (MB).
[INFO DRT-0199]   Number of violations = 14076.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     38      0      0      0      0      0      1      0
Metal Spacing        5      0   2331      0    751    194     35      0     37
Min Hole             0      0     19      0      0      0      0      0      0
Recheck             38      0   1111      0    654    124     76      0     49
Short                5      6   6156      5   2144    234     27      2     34
[INFO DRT-0267] cpu time = 00:24:30, elapsed time = 00:03:20, memory = 1874.12 (MB), peak = 1908.53 (MB)
Total wire length = 1005018 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282358 um.
Total wire length on LAYER met2 = 423350 um.
Total wire length on LAYER met3 = 192854 um.
Total wire length on LAYER met4 = 95256 um.
Total wire length on LAYER met5 = 11199 um.
Total number of vias = 164613.
Up-via summary (total 164613):

-------------------------
 FR_MASTERSLICE         0
            li1     64519
           met1     81229
           met2     14823
           met3      3679
           met4       363
-------------------------
               164613


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14076 violations.
    elapsed time = 00:00:17, memory = 1876.12 (MB).
    Completing 20% with 14076 violations.
    elapsed time = 00:00:34, memory = 2007.57 (MB).
    Completing 30% with 11887 violations.
    elapsed time = 00:00:50, memory = 1904.21 (MB).
    Completing 40% with 11887 violations.
    elapsed time = 00:01:14, memory = 1944.69 (MB).
    Completing 50% with 11887 violations.
    elapsed time = 00:01:37, memory = 1938.56 (MB).
    Completing 60% with 10130 violations.
    elapsed time = 00:01:55, memory = 1938.56 (MB).
    Completing 70% with 10130 violations.
    elapsed time = 00:02:12, memory = 1948.36 (MB).
    Completing 80% with 8304 violations.
    elapsed time = 00:02:25, memory = 1948.36 (MB).
    Completing 90% with 8304 violations.
    elapsed time = 00:02:45, memory = 2011.55 (MB).
    Completing 100% with 6604 violations.
    elapsed time = 00:02:56, memory = 1975.36 (MB).
[INFO DRT-0199]   Number of violations = 6604.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing         17      0      0      0      0      0
Metal Spacing        0   1232    418     53     10      0
Short                0   3999    838     29      7      1
[INFO DRT-0267] cpu time = 00:21:53, elapsed time = 00:02:57, memory = 1975.36 (MB), peak = 2013.55 (MB)
Total wire length = 997757 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279741 um.
Total wire length on LAYER met2 = 420086 um.
Total wire length on LAYER met3 = 192680 um.
Total wire length on LAYER met4 = 94858 um.
Total wire length on LAYER met5 = 10390 um.
Total number of vias = 163127.
Up-via summary (total 163127):

-------------------------
 FR_MASTERSLICE         0
            li1     64508
           met1     79948
           met2     14768
           met3      3593
           met4       310
-------------------------
               163127


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6604 violations.
    elapsed time = 00:00:15, memory = 1975.36 (MB).
    Completing 20% with 6604 violations.
    elapsed time = 00:00:35, memory = 2042.93 (MB).
    Completing 30% with 6490 violations.
    elapsed time = 00:00:46, memory = 1975.39 (MB).
    Completing 40% with 6490 violations.
    elapsed time = 00:01:12, memory = 2012.64 (MB).
    Completing 50% with 6490 violations.
    elapsed time = 00:01:27, memory = 1975.39 (MB).
    Completing 60% with 6444 violations.
    elapsed time = 00:01:45, memory = 1975.39 (MB).
    Completing 70% with 6444 violations.
    elapsed time = 00:02:02, memory = 2013.88 (MB).
    Completing 80% with 6260 violations.
    elapsed time = 00:02:21, memory = 1975.39 (MB).
    Completing 90% with 6260 violations.
    elapsed time = 00:02:43, memory = 2043.62 (MB).
    Completing 100% with 6093 violations.
    elapsed time = 00:02:59, memory = 1970.57 (MB).
[INFO DRT-0199]   Number of violations = 6093.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         20      0      0      0      0
Metal Spacing        0   1268    380     71      9
Min Hole             0      1      0      0      0
Short                0   3756    550     32      6
[INFO DRT-0267] cpu time = 00:21:29, elapsed time = 00:03:00, memory = 1970.57 (MB), peak = 2046.82 (MB)
Total wire length = 995598 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279666 um.
Total wire length on LAYER met2 = 418817 um.
Total wire length on LAYER met3 = 192747 um.
Total wire length on LAYER met4 = 94736 um.
Total wire length on LAYER met5 = 9632 um.
Total number of vias = 162678.
Up-via summary (total 162678):

-------------------------
 FR_MASTERSLICE         0
            li1     64509
           met1     79744
           met2     14612
           met3      3544
           met4       269
-------------------------
               162678


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6093 violations.
    elapsed time = 00:00:12, memory = 2005.99 (MB).
    Completing 20% with 6093 violations.
    elapsed time = 00:00:31, memory = 2078.49 (MB).
    Completing 30% with 4749 violations.
    elapsed time = 00:00:47, memory = 1971.61 (MB).
    Completing 40% with 4749 violations.
    elapsed time = 00:01:07, memory = 2115.42 (MB).
    Completing 50% with 4749 violations.
    elapsed time = 00:01:30, memory = 2073.50 (MB).
    Completing 60% with 3316 violations.
    elapsed time = 00:01:49, memory = 2079.59 (MB).
    Completing 70% with 3316 violations.
    elapsed time = 00:01:58, memory = 2103.84 (MB).
    Completing 80% with 1949 violations.
    elapsed time = 00:02:07, memory = 2127.06 (MB).
    Completing 90% with 1949 violations.
    elapsed time = 00:02:23, memory = 2181.01 (MB).
    Completing 100% with 817 violations.
    elapsed time = 00:02:30, memory = 2189.37 (MB).
[INFO DRT-0199]   Number of violations = 817.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          2      0      0      0
Metal Spacing        0    227    103      2
Short                0    369    113      1
[INFO DRT-0267] cpu time = 00:17:30, elapsed time = 00:02:31, memory = 2126.96 (MB), peak = 2215.53 (MB)
Total wire length = 995667 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271104 um.
Total wire length on LAYER met2 = 416013 um.
Total wire length on LAYER met3 = 200820 um.
Total wire length on LAYER met4 = 98190 um.
Total wire length on LAYER met5 = 9539 um.
Total number of vias = 165720.
Up-via summary (total 165720):

-------------------------
 FR_MASTERSLICE         0
            li1     64527
           met1     80520
           met2     16480
           met3      3927
           met4       266
-------------------------
               165720


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 817 violations.
    elapsed time = 00:00:00, memory = 2126.96 (MB).
    Completing 20% with 817 violations.
    elapsed time = 00:00:03, memory = 2158.61 (MB).
    Completing 30% with 553 violations.
    elapsed time = 00:00:06, memory = 2099.24 (MB).
    Completing 40% with 553 violations.
    elapsed time = 00:00:09, memory = 2160.01 (MB).
    Completing 50% with 553 violations.
    elapsed time = 00:00:18, memory = 2099.24 (MB).
    Completing 60% with 381 violations.
    elapsed time = 00:00:19, memory = 2099.24 (MB).
    Completing 70% with 381 violations.
    elapsed time = 00:00:22, memory = 2135.75 (MB).
    Completing 80% with 233 violations.
    elapsed time = 00:00:27, memory = 2099.24 (MB).
    Completing 90% with 233 violations.
    elapsed time = 00:00:30, memory = 2099.24 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:32, memory = 2099.24 (MB).
[INFO DRT-0199]   Number of violations = 62.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     16      9      1
Short                0     25     10      0
[INFO DRT-0267] cpu time = 00:03:00, elapsed time = 00:00:32, memory = 2099.24 (MB), peak = 2215.53 (MB)
Total wire length = 995598 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270555 um.
Total wire length on LAYER met2 = 415803 um.
Total wire length on LAYER met3 = 201309 um.
Total wire length on LAYER met4 = 98415 um.
Total wire length on LAYER met5 = 9514 um.
Total number of vias = 165876.
Up-via summary (total 165876):

-------------------------
 FR_MASTERSLICE         0
            li1     64530
           met1     80547
           met2     16584
           met3      3951
           met4       264
-------------------------
               165876


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 62 violations.
    elapsed time = 00:00:00, memory = 2099.24 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 2099.24 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:01, memory = 2099.24 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:01, memory = 2099.24 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:05, memory = 2099.24 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:05, memory = 2099.24 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:05, memory = 2099.24 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:06, memory = 2099.24 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:06, memory = 2099.24 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:06, memory = 2099.24 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        3
Short                4
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:06, memory = 2099.24 (MB), peak = 2215.53 (MB)
Total wire length = 995553 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270481 um.
Total wire length on LAYER met2 = 415785 um.
Total wire length on LAYER met3 = 201332 um.
Total wire length on LAYER met4 = 98439 um.
Total wire length on LAYER met5 = 9514 um.
Total number of vias = 165895.
Up-via summary (total 165895):

-------------------------
 FR_MASTERSLICE         0
            li1     64534
           met1     80547
           met2     16598
           met3      3952
           met4       264
-------------------------
               165895


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:03, memory = 2071.35 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:05, memory = 2071.35 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:09, memory = 2071.35 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:11, memory = 2071.35 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:16, memory = 2071.35 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:20, memory = 2127.44 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:21, memory = 2264.11 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:25, memory = 2269.78 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:31, memory = 2198.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:54, memory = 2107.49 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:05:01, elapsed time = 00:00:54, memory = 2107.49 (MB), peak = 2269.78 (MB)
Total wire length = 995560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270443 um.
Total wire length on LAYER met2 = 415758 um.
Total wire length on LAYER met3 = 201392 um.
Total wire length on LAYER met4 = 98451 um.
Total wire length on LAYER met5 = 9514 um.
Total number of vias = 165891.
Up-via summary (total 165891):

-------------------------
 FR_MASTERSLICE         0
            li1     64535
           met1     80536
           met2     16602
           met3      3954
           met4       264
-------------------------
               165891


[INFO DRT-0198] Complete detail routing.
Total wire length = 995560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270443 um.
Total wire length on LAYER met2 = 415758 um.
Total wire length on LAYER met3 = 201392 um.
Total wire length on LAYER met4 = 98451 um.
Total wire length on LAYER met5 = 9514 um.
Total number of vias = 165891.
Up-via summary (total 165891):

-------------------------
 FR_MASTERSLICE         0
            li1     64535
           met1     80536
           met2     16602
           met3      3954
           met4       264
-------------------------
               165891


[INFO DRT-0267] cpu time = 01:33:47, elapsed time = 00:13:23, memory = 2107.49 (MB), peak = 2269.78 (MB)

[INFO DRT-0180] Post processing.
Took 939 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 15 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11282 groups.
#scanned instances     = 24019
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:54, elapsed time = 00:02:13, memory = 2046.60 (MB), peak = 2269.78 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193741

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53267.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51599.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32777.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8819.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2135.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 227.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2046.60 (MB), peak = 2269.78 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88179 vertical wires in 3 frboxes and 60645 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14258 vertical wires in 3 frboxes and 17906 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2046.60 (MB), peak = 2269.78 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2046.60 (MB), peak = 2269.78 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2100.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2125.46 (MB).
    Completing 30% with 69 violations.
    elapsed time = 00:00:09, memory = 2178.98 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:13, memory = 2123.91 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:16, memory = 2098.06 (MB).
    Completing 60% with 118 violations.
    elapsed time = 00:00:21, memory = 2157.41 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:24, memory = 2212.40 (MB).
    Completing 80% with 184 violations.
    elapsed time = 00:00:27, memory = 2152.12 (MB).
    Completing 90% with 184 violations.
    elapsed time = 00:00:32, memory = 2236.22 (MB).
    Completing 100% with 218 violations.
    elapsed time = 00:00:33, memory = 2150.96 (MB).
[INFO DRT-0199]   Number of violations = 255.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        1     17     18      6      6
Recheck              1     15     19      0      2
Short               26     71     51     15      7
[INFO DRT-0267] cpu time = 00:04:12, elapsed time = 00:00:33, memory = 2168.67 (MB), peak = 2269.78 (MB)
Total wire length = 995441 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270403 um.
Total wire length on LAYER met2 = 415913 um.
Total wire length on LAYER met3 = 200396 um.
Total wire length on LAYER met4 = 98165 um.
Total wire length on LAYER met5 = 10562 um.
Total number of vias = 165942.
Up-via summary (total 165942):

-------------------------
 FR_MASTERSLICE         0
            li1     64563
           met1     80544
           met2     16610
           met3      3953
           met4       272
-------------------------
               165942


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 255 violations.
    elapsed time = 00:00:03, memory = 2204.97 (MB).
    Completing 20% with 255 violations.
    elapsed time = 00:00:06, memory = 2243.03 (MB).
    Completing 30% with 207 violations.
    elapsed time = 00:00:09, memory = 2205.18 (MB).
    Completing 40% with 207 violations.
    elapsed time = 00:00:13, memory = 2271.47 (MB).
    Completing 50% with 207 violations.
    elapsed time = 00:00:15, memory = 2208.02 (MB).
    Completing 60% with 185 violations.
    elapsed time = 00:00:20, memory = 2229.00 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:24, memory = 2150.92 (MB).
    Completing 80% with 162 violations.
    elapsed time = 00:00:26, memory = 2205.41 (MB).
    Completing 90% with 162 violations.
    elapsed time = 00:00:31, memory = 2259.25 (MB).
    Completing 100% with 129 violations.
    elapsed time = 00:00:33, memory = 2151.39 (MB).
[INFO DRT-0199]   Number of violations = 129.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing       11     13      7      0     10
Short               21     14     21     13     19
[INFO DRT-0267] cpu time = 00:04:09, elapsed time = 00:00:33, memory = 2169.10 (MB), peak = 2271.86 (MB)
Total wire length = 995445 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270408 um.
Total wire length on LAYER met2 = 415925 um.
Total wire length on LAYER met3 = 200382 um.
Total wire length on LAYER met4 = 98146 um.
Total wire length on LAYER met5 = 10581 um.
Total number of vias = 165928.
Up-via summary (total 165928):

-------------------------
 FR_MASTERSLICE         0
            li1     64563
           met1     80536
           met2     16606
           met3      3951
           met4       272
-------------------------
               165928


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 129 violations.
    elapsed time = 00:00:00, memory = 2169.10 (MB).
    Completing 20% with 129 violations.
    elapsed time = 00:00:00, memory = 2169.10 (MB).
    Completing 30% with 125 violations.
    elapsed time = 00:00:02, memory = 2169.10 (MB).
    Completing 40% with 125 violations.
    elapsed time = 00:00:02, memory = 2169.10 (MB).
    Completing 50% with 125 violations.
    elapsed time = 00:00:03, memory = 2169.10 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:03, memory = 2169.10 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:04, memory = 2206.44 (MB).
    Completing 80% with 111 violations.
    elapsed time = 00:00:05, memory = 2206.44 (MB).
    Completing 90% with 111 violations.
    elapsed time = 00:00:05, memory = 2206.44 (MB).
    Completing 100% with 84 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 84.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        3      2      1      0     21
Short               11      8     16      4     18
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:07, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995446 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270409 um.
Total wire length on LAYER met2 = 415898 um.
Total wire length on LAYER met3 = 200390 um.
Total wire length on LAYER met4 = 98162 um.
Total wire length on LAYER met5 = 10584 um.
Total number of vias = 165931.
Up-via summary (total 165931):

-------------------------
 FR_MASTERSLICE         0
            li1     64563
           met1     80539
           met2     16605
           met3      3952
           met4       272
-------------------------
               165931


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 84 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 20% with 84 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 30% with 74 violations.
    elapsed time = 00:00:01, memory = 2206.44 (MB).
    Completing 40% with 74 violations.
    elapsed time = 00:00:01, memory = 2206.44 (MB).
    Completing 50% with 74 violations.
    elapsed time = 00:00:11, memory = 2206.44 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:11, memory = 2206.44 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:11, memory = 2206.44 (MB).
    Completing 80% with 47 violations.
    elapsed time = 00:00:16, memory = 2206.44 (MB).
    Completing 90% with 47 violations.
    elapsed time = 00:00:16, memory = 2206.44 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:34, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met2   met4   met5
Metal Spacing        5      0     16
Short                1      3      7
[INFO DRT-0267] cpu time = 00:01:01, elapsed time = 00:00:34, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995460 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270639 um.
Total wire length on LAYER met2 = 415957 um.
Total wire length on LAYER met3 = 200273 um.
Total wire length on LAYER met4 = 98114 um.
Total wire length on LAYER met5 = 10475 um.
Total number of vias = 165993.
Up-via summary (total 165993):

-------------------------
 FR_MASTERSLICE         0
            li1     64565
           met1     80569
           met2     16627
           met3      3960
           met4       272
-------------------------
               165993


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 30% with 31 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:02, memory = 2206.44 (MB).
    Completing 60% with 31 violations.
    elapsed time = 00:00:02, memory = 2206.44 (MB).
    Completing 70% with 31 violations.
    elapsed time = 00:00:02, memory = 2206.44 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:03, memory = 2206.44 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:03, memory = 2206.44 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:12, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met4   met5
Metal Spacing        0      9
Short                3      7
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270655 um.
Total wire length on LAYER met2 = 415963 um.
Total wire length on LAYER met3 = 200286 um.
Total wire length on LAYER met4 = 98111 um.
Total wire length on LAYER met5 = 10453 um.
Total number of vias = 165993.
Up-via summary (total 165993):

-------------------------
 FR_MASTERSLICE         0
            li1     64564
           met1     80570
           met2     16627
           met3      3960
           met4       272
-------------------------
               165993


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:04, memory = 2206.44 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:04, memory = 2206.44 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:04, memory = 2206.44 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:13, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met5
Metal Spacing        6
Short                3
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:13, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995461 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270662 um.
Total wire length on LAYER met2 = 415970 um.
Total wire length on LAYER met3 = 200358 um.
Total wire length on LAYER met4 = 98107 um.
Total wire length on LAYER met5 = 10363 um.
Total number of vias = 166001.
Up-via summary (total 166001):

-------------------------
 FR_MASTERSLICE         0
            li1     64564
           met1     80572
           met2     16631
           met3      3962
           met4       272
-------------------------
               166001


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:02, memory = 2206.44 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:03, memory = 2206.44 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:07, memory = 2206.44 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:08, memory = 2206.44 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:09, memory = 2206.44 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:10, memory = 2206.44 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:12, memory = 2206.44 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:14, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met5
Short                2
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:14, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270668 um.
Total wire length on LAYER met2 = 415971 um.
Total wire length on LAYER met3 = 200397 um.
Total wire length on LAYER met4 = 98114 um.
Total wire length on LAYER met5 = 10304 um.
Total number of vias = 166005.
Up-via summary (total 166005):

-------------------------
 FR_MASTERSLICE         0
            li1     64564
           met1     80573
           met2     16632
           met3      3963
           met4       273
-------------------------
               166005


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 2206.44 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:01, memory = 2206.44 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:02, memory = 2206.44 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:03, memory = 2206.44 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:03, memory = 2206.44 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:04, memory = 2206.44 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 2206.44 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:06, memory = 2206.44 (MB), peak = 2271.86 (MB)
Total wire length = 995456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270668 um.
Total wire length on LAYER met2 = 415971 um.
Total wire length on LAYER met3 = 200410 um.
Total wire length on LAYER met4 = 98114 um.
Total wire length on LAYER met5 = 10291 um.
Total number of vias = 166005.
Up-via summary (total 166005):

-------------------------
 FR_MASTERSLICE         0
            li1     64564
           met1     80573
           met2     16632
           met3      3963
           met4       273
-------------------------
               166005


[INFO DRT-0198] Complete detail routing.
Total wire length = 995456 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270668 um.
Total wire length on LAYER met2 = 415971 um.
Total wire length on LAYER met3 = 200410 um.
Total wire length on LAYER met4 = 98114 um.
Total wire length on LAYER met5 = 10291 um.
Total number of vias = 166005.
Up-via summary (total 166005):

-------------------------
 FR_MASTERSLICE         0
            li1     64564
           met1     80573
           met2     16632
           met3      3963
           met4       273
-------------------------
               166005


[INFO DRT-0267] cpu time = 00:12:28, elapsed time = 00:02:36, memory = 2206.44 (MB), peak = 2271.86 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 11 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11282 groups.
#scanned instances     = 24030
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:00, elapsed time = 00:02:13, memory = 2206.58 (MB), peak = 2271.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193752

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53269.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51600.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32777.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8820.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2136.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 227.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2206.58 (MB), peak = 2271.86 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88182 vertical wires in 3 frboxes and 60647 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14288 vertical wires in 3 frboxes and 17820 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2206.58 (MB), peak = 2271.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2206.58 (MB), peak = 2271.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2206.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2206.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:09, memory = 2206.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:12, memory = 2229.16 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:15, memory = 2180.88 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:19, memory = 2227.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:21, memory = 2227.39 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:24, memory = 2227.39 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:29, memory = 2316.07 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:30, memory = 2201.10 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met3
Recheck              1
Short                1
[INFO DRT-0267] cpu time = 00:03:48, elapsed time = 00:00:30, memory = 2201.10 (MB), peak = 2348.25 (MB)
Total wire length = 995468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270685 um.
Total wire length on LAYER met2 = 415976 um.
Total wire length on LAYER met3 = 200433 um.
Total wire length on LAYER met4 = 98102 um.
Total wire length on LAYER met5 = 10270 um.
Total number of vias = 166025.
Up-via summary (total 166025):

-------------------------
 FR_MASTERSLICE         0
            li1     64576
           met1     80578
           met2     16633
           met3      3965
           met4       273
-------------------------
               166025


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:03, memory = 2283.86 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:06, memory = 2210.15 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:09, memory = 2231.67 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:12, memory = 2252.21 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:15, memory = 2206.86 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:19, memory = 2206.86 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:22, memory = 2228.86 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:24, memory = 2228.86 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:29, memory = 2292.57 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:31, memory = 2176.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:03:51, elapsed time = 00:00:31, memory = 2197.50 (MB), peak = 2351.66 (MB)
Total wire length = 995467 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270684 um.
Total wire length on LAYER met2 = 415976 um.
Total wire length on LAYER met3 = 200433 um.
Total wire length on LAYER met4 = 98102 um.
Total wire length on LAYER met5 = 10270 um.
Total number of vias = 166026.
Up-via summary (total 166026):

-------------------------
 FR_MASTERSLICE         0
            li1     64577
           met1     80578
           met2     16633
           met3      3965
           met4       273
-------------------------
               166026


[INFO DRT-0198] Complete detail routing.
Total wire length = 995467 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270684 um.
Total wire length on LAYER met2 = 415976 um.
Total wire length on LAYER met3 = 200433 um.
Total wire length on LAYER met4 = 98102 um.
Total wire length on LAYER met5 = 10270 um.
Total number of vias = 166026.
Up-via summary (total 166026):

-------------------------
 FR_MASTERSLICE         0
            li1     64577
           met1     80578
           met2     16633
           met3      3965
           met4       273
-------------------------
               166026


[INFO DRT-0267] cpu time = 00:07:39, elapsed time = 00:01:02, memory = 2197.50 (MB), peak = 2351.66 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 4 diodes.
[WARNING DRT-0120] Large net _00906_ has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net388 has 144 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2750 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11283 groups.
#scanned instances     = 24034
#unique  instances     = 340
#stdCellGenAp          = 12420
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 8085
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67598
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:02, elapsed time = 00:02:14, memory = 2197.50 (MB), peak = 2351.66 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     193755

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 106 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53271.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51601.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 32777.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8819.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2134.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 226.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2197.50 (MB), peak = 2351.66 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88182 vertical wires in 3 frboxes and 60646 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14140 vertical wires in 3 frboxes and 17867 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 2197.50 (MB), peak = 2351.66 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2197.50 (MB), peak = 2351.66 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2228.75 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2205.59 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 2207.09 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:12, memory = 2276.02 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:15, memory = 2176.47 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:19, memory = 2257.16 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:22, memory = 2231.08 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:26, memory = 2228.57 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:31, memory = 2264.14 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:32, memory = 2200.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:04:01, elapsed time = 00:00:32, memory = 2218.79 (MB), peak = 2351.66 (MB)
Total wire length = 995477 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270688 um.
Total wire length on LAYER met2 = 415984 um.
Total wire length on LAYER met3 = 200412 um.
Total wire length on LAYER met4 = 98100 um.
Total wire length on LAYER met5 = 10291 um.
Total number of vias = 166026.
Up-via summary (total 166026):

-------------------------
 FR_MASTERSLICE         0
            li1     64580
           met1     80579
           met2     16633
           met3      3963
           met4       271
-------------------------
               166026


[INFO DRT-0198] Complete detail routing.
Total wire length = 995477 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 270688 um.
Total wire length on LAYER met2 = 415984 um.
Total wire length on LAYER met3 = 200412 um.
Total wire length on LAYER met4 = 98100 um.
Total wire length on LAYER met5 = 10291 um.
Total number of vias = 166026.
Up-via summary (total 166026):

-------------------------
 FR_MASTERSLICE         0
            li1     64580
           met1     80579
           met2     16633
           met3      3963
           met4       271
-------------------------
               166026


[INFO DRT-0267] cpu time = 00:04:01, elapsed time = 00:00:33, memory = 2218.79 (MB), peak = 2351.66 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 28:08.98[h:]min:sec. CPU time: user 11728.87 sys 10.02 (695%). Peak memory: 2408096KB.
