# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Exe4.srcs/sources_1/new/edge_detector.vhd" \
"../../../../Exe4.srcs/sources_1/new/blink_timer.vhd" \
"../../../../Exe4.srcs/sources_1/new/led_fsm.vhd" \
"../../../../Exe4.srcs/sources_1/new/timer.vhd" \
"../../../../Exe4.srcs/sim_1/new/tb_led_fsm.vhd" \

# Do not sort compile order
nosort
