{"Source Block": ["verilog-ethernet/rtl/axis_rate_limit_64.v@80:120@HdlStmProcess", "reg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n    frame_next = frame_reg;\n\n    if (acc_reg >= rate_num) begin\n        acc_next = acc_reg - rate_num;\n    end\n\n    if (input_axis_tready & input_axis_tvalid) begin\n        // read input\n        frame_next = ~input_axis_tlast;\n        acc_next = acc_reg + (rate_denom - rate_num);\n    end\n\n    if (acc_next >= rate_num) begin\n        if (rate_by_frame) begin\n            pause = ~frame_next;\n        end else begin\n            pause = 1;\n        end\n    end\n\n    input_axis_tready_next = output_axis_tready_int_early & ~pause;\n\n    output_axis_tdata_int = input_axis_tdata;\n    output_axis_tkeep_int = input_axis_tkeep;\n    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        acc_reg <= 0;\n        frame_reg <= 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_rate_limit.v@76:115", "reg frame_reg = 0, frame_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\nassign input_axis_tready = input_axis_tready_reg;\n\nalways @* begin\n    acc_next = acc_reg;\n    pause = 0;\n    frame_next = frame_reg;\n\n    if (acc_reg >= rate_num) begin\n        acc_next = acc_reg - rate_num;\n    end\n\n    if (input_axis_tready & input_axis_tvalid) begin\n        // read input\n        frame_next = ~input_axis_tlast;\n        acc_next = acc_reg + (rate_denom - rate_num);\n    end\n\n    if (acc_next >= rate_num) begin\n        if (rate_by_frame) begin\n            pause = ~frame_next;\n        end else begin\n            pause = 1;\n        end\n    end\n\n    input_axis_tready_next = output_axis_tready_int_early & ~pause;\n\n    output_axis_tdata_int = input_axis_tdata;\n    output_axis_tvalid_int = input_axis_tvalid & input_axis_tready;\n    output_axis_tlast_int = input_axis_tlast;\n    output_axis_tuser_int = input_axis_tuser;\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        acc_reg <= 0;\n        frame_reg <= 0;\n"]], "Diff Content": {"Delete": [[87, "    pause = 0;\n"], [104, "            pause = 1;\n"]], "Add": [[87, "    pause = 1'b0;\n"], [104, "            pause = 1'b1;\n"]]}}