// Seed: 1627197735
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  logic [-1  -  id_4 : id_4] id_7;
  ;
  logic [1 'd0 : -1 'h0] id_8;
endmodule
