// Seed: 3057238725
module module_0 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    input tri id_3,
    output wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    output uwire id_12,
    input supply0 id_13
    , id_20,
    output wire id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    output tri0 id_18
);
  logic id_21;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output uwire id_2,
    input supply0 id_3
    , id_5
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
