$date
	Sun Oct 23 08:02:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#770920
b1100 !
1"
#770922
b1100 &
b1100 %
1$
#770923
0"
#770926
b110 &
b110 %
#770930
b11 &
b11 %
#770934
b1010 &
b1010 %
#770938
b101 &
b101 %
#770942
b10000 &
b10000 %
#770946
b1000 &
b1000 %
#770950
b100 &
b100 %
#770954
b10 &
b10 %
#770958
b1 &
1#
b1 %
#770962
b0 &
b0 %
0#
0$
#1774471
b11110 !
1"
#1774474
b11110 &
b11110 %
1$
#1774475
0"
#1774478
b1111 &
b1111 %
#1774482
b101110 &
b101110 %
#1774486
b10111 &
b10111 %
#1774490
b1000110 &
b1000110 %
#1774494
b100011 &
b100011 %
#1774498
b1101010 &
b1101010 %
#1774502
b110101 &
b110101 %
#1774506
b10100000 &
b10100000 %
#1774510
b1010000 &
b1010000 %
#1774514
b101000 &
b101000 %
#1774518
b10100 &
b10100 %
#1774522
b1010 &
b1010 %
#1774526
b101 &
b101 %
#1774530
b10000 &
b10000 %
#1774534
b1000 &
b1000 %
#1774538
b100 &
b100 %
#1774542
b10 &
b10 %
#1774546
b1 &
b1 %
1#
#1774550
b0 &
0#
b0 %
0$
#2817203
b110 !
1"
#2817206
b110 &
b110 %
1$
#2817207
0"
#2817210
b11 &
b11 %
#2817214
b1010 &
b1010 %
#2817218
b101 &
b101 %
#2817222
b10000 &
b10000 %
#2817226
b1000 &
b1000 %
#2817230
b100 &
b100 %
#2817234
b10 &
b10 %
#2817238
b1 &
1#
b1 %
#2817242
b0 &
b0 %
0#
0$
#4500012
