# Project Overview

This project was done as part of my internship in CEERI (Central Electronics Engineering Research Institute).  Further explanation and details for the code can be found in the pptx presentation.
Some of the verilog modules shared here can be reused for other hardware description purposes 

# Contributors

 - Jayati Singh
 - Abhinav Singh
