module module_0 (
    input [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    output logic [id_2 : id_1] id_4,
    input [1 : id_1] id_5,
    output logic [id_4 : id_3] id_6
);
  logic [id_3 : id_5] id_7;
  id_8 id_9 (
      .id_6(id_5),
      .id_6(id_5),
      .id_5(id_2),
      .id_4(1),
      .id_6(id_4),
      .id_5(id_1),
      .id_3(id_2)
  );
endmodule
