{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655370470909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655370470916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 11:07:50 2022 " "Processing started: Thu Jun 16 11:07:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655370470916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370470916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_rx_e -c top_level_rx_e " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_rx_e -c top_level_rx_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370470916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655370471482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655370471482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/top_level_rx_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/top_level_rx_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_rx_e " "Found entity 1: top_level_rx_e" {  } { { "../../src/rx/top_level_rx_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/top_level_rx_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/top_level_rx_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_rx_e-top_level_rx_a " "Found design unit 1: top_level_rx_e-top_level_rx_a" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/signal_generator_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/signal_generator_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_e " "Found entity 1: signal_generator_e" {  } { { "../../src/rx/signal_generator_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/signal_generator_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/signal_generator_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_e-signal_generator_a " "Found design unit 1: signal_generator_e-signal_generator_a" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/sft_reg_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/sft_reg_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sft_reg_e " "Found entity 1: sft_reg_e" {  } { { "../../src/rx/sft_reg_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/sft_reg_e.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/sft_reg_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/sft_reg_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sft_reg_e-sft_reg_a " "Found design unit 1: sft_reg_e-sft_reg_a" {  } { { "../../src/rx/sft_reg_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/sft_reg_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/receiver_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/receiver_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_e " "Found entity 1: receiver_e" {  } { { "../../src/rx/receiver_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/receiver_e.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/receiver_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/receiver_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver_e-receiver_a " "Found design unit 1: receiver_e-receiver_a" {  } { { "../../src/rx/receiver_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/receiver_a.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c12ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c12ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c12ec_e " "Found entity 1: c12ec_e" {  } { { "../../src/rx/c12ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c12ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c12ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c12ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c12ec_e-c12ec_a " "Found design unit 1: c12ec_e-c12ec_a" {  } { { "../../src/rx/c12ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c12ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c10ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c10ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c10ec_e " "Found entity 1: c10ec_e" {  } { { "../../src/rx/c10ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c10ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c10ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c10ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c10ec_e-c10ec_a " "Found design unit 1: c10ec_e-c10ec_a" {  } { { "../../src/rx/c10ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c10ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c05ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c05ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c05ec_e " "Found entity 1: c05ec_e" {  } { { "../../src/rx/c05ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c05ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c05ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c05ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c05ec_e-c05ec_a " "Found design unit 1: c05ec_e-c05ec_a" {  } { { "../../src/rx/c05ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c05ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c02ec_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c02ec_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 c02ec_e " "Found entity 1: c02ec_e" {  } { { "../../src/rx/c02ec_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c02ec_e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c02ec_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/c02ec_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c02ec_e-c02ec_a " "Found design unit 1: c02ec_e-c02ec_a" {  } { { "../../src/rx/c02ec_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/c02ec_a.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/baud_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/baud_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 baud_e " "Found entity 1: baud_e" {  } { { "../../src/rx/baud_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/baud_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/baud_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/baud_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_e-baud_a " "Found design unit 1: baud_e-baud_a" {  } { { "../../src/rx/baud_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/baud_a.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/ascii_morse_e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/ascii_morse_e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_morse_e " "Found entity 1: ascii_morse_e" {  } { { "../../src/rx/ascii_morse_e.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/ascii_morse_e.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/ascii_morse_a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /vhdl/vhdl_customers/vhdl/customers/praveen/workspace/src/rx/ascii_morse_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_morse_e-ascii_morse_a " "Found design unit 1: ascii_morse_e-ascii_morse_a" {  } { { "../../src/rx/ascii_morse_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/ascii_morse_a.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655370482536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370482536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_rx_e " "Elaborating entity \"top_level_rx_e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655370482590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prt_s top_level_rx_a.vhd(57) " "Verilog HDL or VHDL warning at top_level_rx_a.vhd(57): object \"prt_s\" assigned a value but never read" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482605 "|top_level_rx_e"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bd_ena_s top_level_rx_a.vhd(57) " "Verilog HDL or VHDL warning at top_level_rx_a.vhd(57): object \"bd_ena_s\" assigned a value but never read" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482605 "|top_level_rx_e"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prt_ena_s top_level_rx_a.vhd(57) " "Verilog HDL or VHDL warning at top_level_rx_a.vhd(57): object \"prt_ena_s\" assigned a value but never read" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482605 "|top_level_rx_e"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dotl_s top_level_rx_a.vhd(59) " "Verilog HDL or VHDL warning at top_level_rx_a.vhd(59): object \"dotl_s\" assigned a value but never read" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482605 "|top_level_rx_e"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dashl_s top_level_rx_a.vhd(59) " "Verilog HDL or VHDL warning at top_level_rx_a.vhd(59): object \"dashl_s\" assigned a value but never read" {  } { { "../../src/rx/top_level_rx_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482605 "|top_level_rx_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_e baud_e:baud_l " "Elaborating entity \"baud_e\" for hierarchy \"baud_e:baud_l\"" {  } { { "../../src/rx/top_level_rx_a.vhd" "baud_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp baud_a.vhd(26) " "VHDL Process Statement warning at baud_a.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/rx/baud_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/baud_a.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655370482616 "|top_level_rx_e|baud_e:baud_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator_e signal_generator_e:signal_generator_l " "Elaborating entity \"signal_generator_e\" for hierarchy \"signal_generator_e:signal_generator_l\"" {  } { { "../../src/rx/top_level_rx_a.vhd" "signal_generator_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482618 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1m_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c1m_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c100k_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c100k_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c10k_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c10k_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c1k_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c1k_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c100_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c100_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c20_q_s signal_generator_a.vhd(33) " "Verilog HDL or VHDL warning at signal_generator_a.vhd(33): object \"c20_q_s\" assigned a value but never read" {  } { { "../../src/rx/signal_generator_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655370482627 "|top_level_rx_e|signal_generator_e:signal_generator_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c12ec_e signal_generator_e:signal_generator_l\|c12ec_e:c_1mz " "Elaborating entity \"c12ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c12ec_e:c_1mz\"" {  } { { "../../src/rx/signal_generator_a.vhd" "c_1mz" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c10ec_e signal_generator_e:signal_generator_l\|c10ec_e:c_100k " "Elaborating entity \"c10ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c10ec_e:c_100k\"" {  } { { "../../src/rx/signal_generator_a.vhd" "c_100k" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c05ec_e signal_generator_e:signal_generator_l\|c05ec_e:c_20 " "Elaborating entity \"c05ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c05ec_e:c_20\"" {  } { { "../../src/rx/signal_generator_a.vhd" "c_20" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c02ec_e signal_generator_e:signal_generator_l\|c02ec_e:c_2 " "Elaborating entity \"c02ec_e\" for hierarchy \"signal_generator_e:signal_generator_l\|c02ec_e:c_2\"" {  } { { "../../src/rx/signal_generator_a.vhd" "c_2" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/signal_generator_a.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_e receiver_e:receiver_l " "Elaborating entity \"receiver_e\" for hierarchy \"receiver_e:receiver_l\"" {  } { { "../../src/rx/top_level_rx_a.vhd" "receiver_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sft_reg_e sft_reg_e:sft_reg_l " "Elaborating entity \"sft_reg_e\" for hierarchy \"sft_reg_e:sft_reg_l\"" {  } { { "../../src/rx/top_level_rx_a.vhd" "sft_reg_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_morse_e ascii_morse_e:ascii_morse_l " "Elaborating entity \"ascii_morse_e\" for hierarchy \"ascii_morse_e:ascii_morse_l\"" {  } { { "../../src/rx/top_level_rx_a.vhd" "ascii_morse_l" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/top_level_rx_a.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370482709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655370483399 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ascii_morse_e:ascii_morse_l\|cnt_s\[31\] Low " "Register ascii_morse_e:ascii_morse_l\|cnt_s\[31\] will power up to Low" {  } { { "../../src/rx/ascii_morse_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/ascii_morse_a.vhd" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ascii_morse_e:ascii_morse_l\|cnt_s\[3\] High " "Register ascii_morse_e:ascii_morse_l\|cnt_s\[3\] will power up to High" {  } { { "../../src/rx/ascii_morse_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/ascii_morse_a.vhd" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ascii_morse_e:ascii_morse_l\|cnt_s\[0\] Low " "Register ascii_morse_e:ascii_morse_l\|cnt_s\[0\] will power up to Low" {  } { { "../../src/rx/ascii_morse_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/ascii_morse_a.vhd" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sft_reg_e:sft_reg_l\|count_s\[31\] Low " "Register sft_reg_e:sft_reg_l\|count_s\[31\] will power up to Low" {  } { { "../../src/rx/sft_reg_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/sft_reg_a.vhd" 11 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sft_reg_e:sft_reg_l\|count_s\[2\] High " "Register sft_reg_e:sft_reg_l\|count_s\[2\] will power up to High" {  } { { "../../src/rx/sft_reg_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/sft_reg_a.vhd" 11 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sft_reg_e:sft_reg_l\|count_s\[1\] High " "Register sft_reg_e:sft_reg_l\|count_s\[1\] will power up to High" {  } { { "../../src/rx/sft_reg_a.vhd" "" { Text "D:/VHDL/vhdl_customers/VHDL/Customers/praveen/workspace/src/rx/sft_reg_a.vhd" 11 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1655370483512 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1655370483512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655370483891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655370483891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "260 " "Implemented 260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655370483937 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655370483937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655370483937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655370483937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655370483954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 11:08:03 2022 " "Processing ended: Thu Jun 16 11:08:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655370483954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655370483954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655370483954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655370483954 ""}
