$date
	Thu Apr 11 12:57:49 2024
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 880b54ec634896a4 $end


$scope module Control_Unit_tb $end

$scope module uut $end
$var wire 7 ! OpCode [6:0] $end
$var reg 1 " Branch $end
$var reg 1 # MemRead $end
$var reg 1 $ MemtoReg $end
$var reg 2 % Aluop [1:0] $end
$var reg 1 & MemWrite $end
$var reg 1 ' AluSrc $end
$var reg 1 ( RegWrite $end
$var reg 8 ) outcome [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
b10 %
b00100010 )
0"
0#
0$
0&
0'
1(
b0110011 !
$end
#10
b0000011 !
b11110000 )
1'
1$
1#
b00 %
#20
b0100011 !
b10001000 )
0$
0(
0#
1&
#30
b1100011 !
b00000101 )
0'
0&
1"
b01 %
#40
b0000000 !
b00000000 )
0"
b00 %
