<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="my_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="lmb_bram_if_funcs" />
            <top_module name="mdm_funcs" />
            <top_module name="my_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0 ps"></ZoomStartTime>
      <ZoomEndTime time="6 ps"></ZoomEndTime>
      <Cursor1Time time="0 ps"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="120"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wvobject type="logic" fp_name="/my_testbench/clk_out">
      <obj_property name="ElementShortName">clk_out</obj_property>
      <obj_property name="ObjectShortName">clk_out</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/rs232_uart_rxd">
      <obj_property name="ElementShortName">rs232_uart_rxd</obj_property>
      <obj_property name="ObjectShortName">rs232_uart_rxd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/rs232_uart_txd">
      <obj_property name="ElementShortName">rs232_uart_txd</obj_property>
      <obj_property name="ObjectShortName">rs232_uart_txd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/o_RX_DV">
      <obj_property name="ElementShortName">o_RX_DV</obj_property>
      <obj_property name="ObjectShortName">o_RX_DV</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/o_RX_Byte">
      <obj_property name="ElementShortName">o_RX_Byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">o_RX_Byte[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/period">
      <obj_property name="ElementShortName">period[31:0]</obj_property>
      <obj_property name="ObjectShortName">period[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/CLKS_PER_BIT">
      <obj_property name="ElementShortName">CLKS_PER_BIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLKS_PER_BIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider9" type="divider">
      <obj_property name="label">UART IP</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_aclk">
      <obj_property name="ElementShortName">s_axi_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_aclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_aresetn">
      <obj_property name="ElementShortName">s_axi_aresetn</obj_property>
      <obj_property name="ObjectShortName">s_axi_aresetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/interrupt">
      <obj_property name="ElementShortName">interrupt</obj_property>
      <obj_property name="ObjectShortName">interrupt</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_awaddr">
      <obj_property name="ElementShortName">s_axi_awaddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_awaddr[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_awvalid">
      <obj_property name="ElementShortName">s_axi_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_awready">
      <obj_property name="ElementShortName">s_axi_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_wdata">
      <obj_property name="ElementShortName">s_axi_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_wstrb">
      <obj_property name="ElementShortName">s_axi_wstrb[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_wstrb[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_wvalid">
      <obj_property name="ElementShortName">s_axi_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_wready">
      <obj_property name="ElementShortName">s_axi_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_bresp">
      <obj_property name="ElementShortName">s_axi_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_bvalid">
      <obj_property name="ElementShortName">s_axi_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_bready">
      <obj_property name="ElementShortName">s_axi_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_araddr">
      <obj_property name="ElementShortName">s_axi_araddr[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_araddr[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_arvalid">
      <obj_property name="ElementShortName">s_axi_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_arready">
      <obj_property name="ElementShortName">s_axi_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_rdata">
      <obj_property name="ElementShortName">s_axi_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_rresp">
      <obj_property name="ElementShortName">s_axi_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_rvalid">
      <obj_property name="ElementShortName">s_axi_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/s_axi_rready">
      <obj_property name="ElementShortName">s_axi_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_rready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/rx">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/tx">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject type="protoinst" fp_name="/my_testbench/DUT/design_1_i/axi_uartlite_0/S_AXI">
      <obj_property name="ElementShortName">S_AXI</obj_property>
      <obj_property name="ObjectShortName">S_AXI</obj_property>
   </wvobject>
</wave_config>
