--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.678 ns
From           : GPIO[23]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.727 ns
From           : I2SAudioOut:I2SIQO|outbit_o
To             : LROUT
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.946 ns
From           : SDOBACK
To             : FX2_PE1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 7.363 ns
From           : spectrum_in
To             : spectrum_data[4]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'MCLK_12MHZ'
Slack          : 1.495 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 56.05 MHz ( period = 17.842 ns )
From           : Tx_fifo_enable_2
To             : Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 1.602 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 56.73 MHz ( period = 17.628 ns )
From           : Tx_fifo_enable_2
To             : Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 14.849 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 167.11 MHz ( period = 5.984 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.494 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 230.47 MHz ( period = 4.339 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 31.063 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 55.95 MHz ( period = 17.874 ns )
From           : Tx_fifo_enable_2
To             : Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 33.140 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 66.23 MHz ( period = 15.100 ns )
From           : Tx_fifo_enable_2
To             : Tx_fifo:FIFO_2|dcfifo:dcfifo_component|dcfifo_rfm1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram3|ram_block4a8~portb_datain_reg1
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -10.577 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : halt_flag
To             : q[2]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 638

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -9.611 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : temp_Penny_serialno[0]
To             : Penny_serialno[0]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 606

Type           : Clock Hold: 'MCLK_12MHZ'
Slack          : -9.595 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : temp_Penny_serialno[0]
To             : Penny_serialno[0]
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 603

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -8.224 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : temp_Penny_serialno[0]
To             : Penny_serialno[0]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 418

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.561 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2265

--------------------------------------------------------------------------------------

