
*** Running vivado
    with args -log LSTM_ACCELERATOR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LSTM_ACCELERATOR.tcl



****** Vivado v2024.1.1 (64-bit)
  **** SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Wed Oct 16 11:52:29 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source LSTM_ACCELERATOR.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 515.965 ; gain = 197.031
Command: read_checkpoint -auto_incremental -incremental C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/utils_1/imports/synth_1/LSTM_ACCELERATOR.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/utils_1/imports/synth_1/LSTM_ACCELERATOR.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top LSTM_ACCELERATOR -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.035 ; gain = 449.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LSTM_ACCELERATOR' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:40]
WARNING: [Synth 8-614] signal 'shift_out' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:206]
WARNING: [Synth 8-614] signal 'h_out' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:206]
WARNING: [Synth 8-614] signal 'w_out' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:206]
WARNING: [Synth 8-614] signal 'b_out' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:206]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dff_chain' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:25' bound to instance 'f0' of component 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:293]
INFO: [Synth 8-638] synthesizing module 'dff_chain' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-638] synthesizing module 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'dflipflop' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:35]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-3491] module 'dflipflop' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dflipflop.vhd:25' bound to instance 'dff' of component 'dflipflop' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'dff_chain' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/dff_chain.vhd:37]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'm_i' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:306]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:20]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:20]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'm_i' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:306]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'm_i' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:306]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'm_i' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:306]
	Parameter l bound to: 10 - type: integer 
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/shift_register.vhd:5' bound to instance 'm_i' of component 'shift_register' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:306]
	Parameter n bound to: 3 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wrom' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/wrom.vhd:5' bound to instance 'm0' of component 'wrom' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:318]
INFO: [Synth 8-638] synthesizing module 'wrom' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/wrom.vhd:14]
	Parameter n bound to: 3 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrom' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/wrom.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'brom' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/brom.vhd:5' bound to instance 'm1' of component 'brom' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:326]
INFO: [Synth 8-638] synthesizing module 'brom' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/brom.vhd:14]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'brom' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/brom.vhd:14]
	Parameter n bound to: 5 - type: integer 
	Parameter p bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'mac_unit' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:7' bound to instance 'u0' of component 'mac_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:334]
INFO: [Synth 8-638] synthesizing module 'mac_unit' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:26]
	Parameter n bound to: 5 - type: integer 
	Parameter p bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 'clken' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:55]
	Parameter n bound to: 5 - type: integer 
	Parameter p bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'mac_i32' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_i32.vhd:28' bound to instance 'u0' of component 'mac_i32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mac_i32' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_i32.vhd:45]
	Parameter n bound to: 5 - type: integer 
	Parameter p bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 'clken' is read in the process but is not in the sensitivity list [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_i32.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'mac_i32' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_i32.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mac_unit' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:26]
	Parameter cells bound to: 3 - type: integer 
	Parameter inputs bound to: 5 - type: integer 
	Parameter x_ad_dim bound to: 10 - type: integer 
	Parameter h_ad_dim bound to: 2 - type: integer 
	Parameter w_ad_dim bound to: 3 - type: integer 
	Parameter b_ad_dim bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'addr_generator' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/addr_generator.vhd:26' bound to instance 'u1' of component 'addr_generator' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:353]
INFO: [Synth 8-638] synthesizing module 'addr_generator' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/addr_generator.vhd:52]
	Parameter cells bound to: 3 - type: integer 
	Parameter inputs bound to: 5 - type: integer 
	Parameter x_ad_dim bound to: 10 - type: integer 
	Parameter h_ad_dim bound to: 2 - type: integer 
	Parameter w_ad_dim bound to: 3 - type: integer 
	Parameter b_ad_dim bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addr_generator' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/addr_generator.vhd:52]
WARNING: [Synth 8-7043] port width mismatch for port 'x_se': port width = 32, actual width = 3 (integer) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:368]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'h_RAM' declared at 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/h_RAM.vhd:7' bound to instance 'm2' of component 'h_ram' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:377]
INFO: [Synth 8-638] synthesizing module 'h_RAM' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/h_RAM.vhd:21]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'h_RAM' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/h_RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'LSTM_ACCELERATOR' (0#1) [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:40]
WARNING: [Synth 8-3848] Net flags in module/entity mac_i32 does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_i32.vhd:41]
WARNING: [Synth 8-3848] Net x_df[gate] in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:101]
WARNING: [Synth 8-3848] Net w_df[gate] in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:101]
WARNING: [Synth 8-3848] Net b_df[gate] in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:101]
WARNING: [Synth 8-3848] Net h_we in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:169]
WARNING: [Synth 8-3848] Net h_wad in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:170]
WARNING: [Synth 8-3848] Net h_in in module/entity LSTM_ACCELERATOR does not have driver. [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:171]
WARNING: [Synth 8-7129] Port flags[4] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[3] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[2] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[1] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port flags[0] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2[gate][2] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2[gate][1] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2[gate][0] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data3[gate][2] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data3[gate][1] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data3[gate][0] in module mac_i32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port endline in module mac_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module shift_register is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.543 ; gain = 563.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.543 ; gain = 563.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.543 ; gain = 563.258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1483.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/XDC1.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'clk' relative to clock 'clock' defined on the same pin is not supported, ignoring it [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/XDC1.xdc:3]
Finished Parsing XDC File [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/XDC1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/XDC1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LSTM_ACCELERATOR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LSTM_ACCELERATOR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1587.035 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LSTM_ACCELERATOR'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:60]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              001 |                               00
                    idle |                              010 |                               01
                pipeline |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mac_unit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/mac_unit.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:202]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:202]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
                    load |                              010 |                              010
                postload |                              011 |                              011
                pipeline |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LSTM_ACCELERATOR'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.srcs/sources_1/new/LSTM_ACCELERATOR.vhd:202]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 57    
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  17 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u0/mac1, operation Mode is: A*B.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: Generating DSP u0/mac1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: Generating DSP u0/mac1, operation Mode is: A*B.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: Generating DSP u0/mac1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
DSP Report: operator u0/mac1 is absorbed into DSP u0/mac1.
WARNING: [Synth 8-7129] Port data_w[gate][2] in module mac_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_w[gate][1] in module mac_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_w[gate][0] in module mac_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port endline in module mac_unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module shift_register is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module shift_register is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
 Sort Area is  u0/mac1_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is  u0/mac1_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is  u0/mac1_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is  u0/mac1_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+-------------+---------------+----------------+
|Module Name      | RTL Object  | Depth x Width | Implemented As | 
+-----------------+-------------+---------------+----------------+
|LSTM_ACCELERATOR | m0/data_reg | 128x26        | Block RAM      | 
+-----------------+-------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac_unit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac_unit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac_unit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mac_unit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     8|
|6     |LUT4   |    67|
|7     |LUT5   |    71|
|8     |LUT6   |    18|
|9     |FDCE   |   103|
|10    |FDPE   |     1|
|11    |FDRE   |    34|
|12    |LD     |     6|
|13    |IBUF   |     3|
|14    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1587.035 ; gain = 563.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1587.035 ; gain = 666.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1587.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

Synth Design complete | Checksum: 15134190
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1587.035 ; gain = 1059.809
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1587.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aleva/OneDrive/Documenti/Politecnico/Dottorato/Progetti/Vivado/LSTM_ACCELERATOR/LSTM_ACCELERATOR.runs/synth_1/LSTM_ACCELERATOR.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LSTM_ACCELERATOR_utilization_synth.rpt -pb LSTM_ACCELERATOR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 11:53:27 2024...
