

================================================================
== Vitis HLS Report for 'rdc_mont_2_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:36:14 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1747|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_426_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_13_fu_474_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_462_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln206_fu_302_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln208_fu_270_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln210_fu_524_p2     |         +|   0|  0|  71|          64|          64|
    |t_13_fu_710_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_9_fu_594_p2     |         +|   0|  0|  71|          64|          64|
    |temp_9_fu_483_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_436_p2          |         +|   0|  0|  41|          34|          34|
    |u_34_fu_614_p2          |         +|   0|  0|  71|          64|          64|
    |v_38_fu_552_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_291_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_688_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_238_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_252_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_18_fu_701_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_10_fu_629_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_570_p2      |        or|   0|  0|  64|          64|          64|
    |t_5_fu_716_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_649_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_599_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_53_fu_564_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_54_fu_576_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_55_fu_671_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_56_fu_619_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_57_fu_624_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_58_fu_635_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_558_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln210_fu_530_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1484|        1184|        1373|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_4_fu_108               |   9|          2|    4|          8|
    |t_fu_96                  |   9|          2|   64|        128|
    |u_33_fu_100              |   9|          2|   64|        128|
    |v_fu_104                 |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_887                    |  33|   0|   33|          0|
    |ah_reg_802                           |  32|   0|   32|          0|
    |al_reg_792                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_807                           |  32|   0|   32|          0|
    |bl_reg_797                           |  32|   0|   32|          0|
    |icmp_ln206_reg_771                   |   1|   0|    1|          0|
    |icmp_ln207_reg_775                   |   1|   0|    1|          0|
    |j_4_fu_108                           |   4|   0|    4|          0|
    |t_fu_96                              |  64|   0|   64|          0|
    |tempReg_9_reg_908                    |  64|   0|   64|          0|
    |tempReg_9_reg_908_pp0_iter8_reg      |  64|   0|   64|          0|
    |tmp_32_reg_876                       |   2|   0|    2|          0|
    |tmp_33_reg_861                       |  32|   0|   32|          0|
    |tmp_34_reg_871                       |  32|   0|   32|          0|
    |tmp_35_reg_897                       |   2|   0|    2|          0|
    |tmp_37_reg_917                       |   1|   0|    1|          0|
    |tmp_s_reg_856                        |  32|   0|   32|          0|
    |trunc_ln105_reg_892                  |  32|   0|   32|          0|
    |trunc_ln106_27_reg_841               |  32|   0|   32|          0|
    |trunc_ln106_28_reg_846               |  32|   0|   32|          0|
    |trunc_ln106_30_reg_851               |  32|   0|   32|          0|
    |trunc_ln106_reg_836                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_866                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_866_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_881                  |  32|   0|   32|          0|
    |u_33_fu_100                          |  64|   0|   64|          0|
    |v_fu_104                             |  64|   0|   64|          0|
    |xor_ln210_reg_902                    |  64|   0|   64|          0|
    |icmp_ln206_reg_771                   |  64|  32|    1|          0|
    |icmp_ln207_reg_775                   |  64|  32|    1|          0|
    |tmp_34_reg_871                       |  64|  32|   32|          0|
    |trunc_ln106_reg_836                  |  64|  32|   32|          0|
    |trunc_ln125_reg_881                  |  64|  32|   32|          0|
    |xor_ln210_reg_902                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_956_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_960_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_964_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_968_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.2_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v_36                |   in|   64|     ap_none|                                  v_36|        scalar|
|u                   |   in|   64|     ap_none|                                     u|        scalar|
|sub66               |   in|   32|     ap_none|                                 sub66|        scalar|
|mc                  |   in|    9|     ap_none|                                    mc|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_43_out            |  out|   64|      ap_vld|                              v_43_out|       pointer|
|v_43_out_ap_vld     |  out|    1|      ap_vld|                              v_43_out|       pointer|
|u_39_out            |  out|   64|      ap_vld|                              u_39_out|       pointer|
|u_39_out_ap_vld     |  out|    1|      ap_vld|                              u_39_out|       pointer|
|t_20_out            |  out|   64|      ap_vld|                              t_20_out|       pointer|
|t_20_out_ap_vld     |  out|    1|      ap_vld|                              t_20_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_33 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mc"   --->   Operation 19 'read' 'mc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 20 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 21 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_36_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_36"   --->   Operation 22 'read' 'v_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 23 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 24 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_4" [src/generic/fp_generic.c:177]   --->   Operation 25 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_36_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_33" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 28 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = load i4 %j_4" [src/generic/fp_generic.c:206]   --->   Operation 30 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 31 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 32 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 33 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 34 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 35 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %j, i3 0" [src/generic/fp_generic.c:208]   --->   Operation 36 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %shl_ln5" [src/generic/fp_generic.c:208]   --->   Operation 37 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln208 = add i9 %zext_ln208, i9 %mc_read" [src/generic/fp_generic.c:208]   --->   Operation 38 'add' 'add_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln208, i32 3, i32 8" [src/generic/fp_generic.c:208]   --->   Operation 39 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i6 %lshr_ln7" [src/generic/fp_generic.c:208]   --->   Operation 40 'zext' 'zext_ln208_3' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln208_3" [src/generic/fp_generic.c:208]   --->   Operation 41 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:208]   --->   Operation 42 'load' 'PKB_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 43 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 43 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 44 'zext' 'zext_ln208_4' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208_4" [src/generic/fp_generic.c:208]   --->   Operation 45 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 46 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 47 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_4" [src/generic/fp_generic.c:177]   --->   Operation 48 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:208]   --->   Operation 49 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:208]   --->   Operation 50 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 51 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 52 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 53 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 54 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_18 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 55 'zext' 'zext_ln105_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 56 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 57 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 58 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_18" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_18" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 60 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105, i64 %zext_ln105_18" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 63 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_18" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 65 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_27 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'trunc' 'trunc_ln106_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 67 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_28 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 68 'trunc' 'trunc_ln106_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 69 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_30 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 70 'trunc' 'trunc_ln106_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 71 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 72 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 73 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 74 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 75 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_28" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 76 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_12 = zext i32 %trunc_ln106_27" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 77 'zext' 'zext_ln123_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_12" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 78 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_13 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 79 'zext' 'zext_ln123_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_13, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 80 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 81 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 82 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_13 = zext i32 %tmp_33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 83 'zext' 'zext_ln106_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_30" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 84 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_13" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 85 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_12 = zext i2 %tmp_32" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 86 'zext' 'zext_ln106_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_12 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 87 'zext' 'zext_ln130_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_13 = add i32 %trunc_ln106_s, i32 %zext_ln106_12" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 88 'add' 'add_ln130_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130_13 = zext i32 %add_ln130_13" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 89 'zext' 'zext_ln130_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (2.59ns)   --->   "%temp_9 = add i34 %zext_ln130_13, i34 %zext_ln130_12" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 90 'add' 'temp_9' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_9" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 91 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_9, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 92 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_34, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 93 'bitconcatenate' 'and_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln210_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_35, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 94 'bitconcatenate' 'and_ln210_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_4" [src/generic/fp_generic.c:210]   --->   Operation 95 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln210_4 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 96 'zext' 'zext_ln210_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln4" [src/generic/fp_generic.c:210]   --->   Operation 97 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_4" [src/generic/fp_generic.c:210]   --->   Operation 98 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%v_load_6 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 99 'load' 'v_load_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln125_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 100 'bitconcatenate' 'shl_ln125_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 101 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (3.52ns)   --->   "%v_38 = add i64 %tempReg, i64 %v_load_6" [src/generic/fp_generic.c:209]   --->   Operation 102 'add' 'v_38' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%xor_ln105 = xor i64 %shl_ln125_4, i64 %v_38" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 103 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%xor_ln105_53 = xor i64 %v_load_6, i64 %shl_ln125_4" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 104 'xor' 'xor_ln105_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%or_ln105 = or i64 %xor_ln105_53, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 105 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%xor_ln105_54 = xor i64 %or_ln105, i64 %v_38" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 106 'xor' 'xor_ln105_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_54, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 107 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg_9)   --->   "%zext_ln105_19 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 108 'zext' 'zext_ln105_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_9 = add i64 %xor_ln210, i64 %zext_ln105_19" [src/generic/fp_generic.c:210]   --->   Operation 109 'add' 'tempReg_9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_38, i64 %v_load_6" [src/generic/fp_generic.c:207]   --->   Operation 110 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 111 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%u_33_load_1 = load i64 %u_33" [src/generic/fp_generic.c:210]   --->   Operation 112 'load' 'u_33_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.52ns)   --->   "%u_34 = add i64 %tempReg_9, i64 %u_33_load_1" [src/generic/fp_generic.c:210]   --->   Operation 113 'add' 'u_34' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%xor_ln105_56 = xor i64 %tempReg_9, i64 %u_34" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 114 'xor' 'xor_ln105_56' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%xor_ln105_57 = xor i64 %u_33_load_1, i64 %tempReg_9" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 115 'xor' 'xor_ln105_57' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%or_ln105_10 = or i64 %xor_ln105_57, i64 %xor_ln105_56" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 116 'or' 'or_ln105_10' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%xor_ln105_58 = xor i64 %or_ln105_10, i64 %u_34" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 117 'xor' 'xor_ln105_58' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_58, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 118 'bitselect' 'tmp_37' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 119 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_34, i64 %u_33_load_1" [src/generic/fp_generic.c:207]   --->   Operation 119 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u_33" [src/generic/fp_generic.c:178]   --->   Operation 120 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 137 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%u_33_load = load i64 %u_33"   --->   Operation 138 'load' 'u_33_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 139 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_43_out, i64 %v_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_39_out, i64 %u_33_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_20_out, i64 %t_load"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%t_load_7 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 121 'load' 't_load_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 122 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 123 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 124 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_9, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 125 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%xor_ln105_55 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 126 'xor' 'xor_ln105_55' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%trunc_ln105_12 = trunc i64 %tempReg_9" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 127 'trunc' 'trunc_ln105_12' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_55, i63 %trunc_ln105_12" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 128 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 129 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 130 'bitselect' 'tmp_36' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%carry_18 = or i1 %tmp_37, i1 %tmp_36" [src/generic/fp_generic.c:210]   --->   Operation 131 'or' 'carry_18' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t_13)   --->   "%zext_ln211 = zext i1 %carry_18" [src/generic/fp_generic.c:211]   --->   Operation 132 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_13 = add i64 %t_load_7, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 133 'add' 't_13' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t_13, i64 %t_load_7" [src/generic/fp_generic.c:207]   --->   Operation 134 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 135 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 136 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_43_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_39_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                          (alloca                ) [ 01111111111]
u_33                       (alloca                ) [ 01111111110]
v                          (alloca                ) [ 01111111110]
j_4                        (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
tmp                        (read                  ) [ 00000000000]
mc_read                    (read                  ) [ 00000000000]
sub66_read                 (read                  ) [ 00000000000]
u_read                     (read                  ) [ 00000000000]
v_36_read                  (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 00000000000]
icmp_ln206                 (icmp                  ) [ 01111111110]
br_ln206                   (br                    ) [ 00000000000]
zext_ln206                 (zext                  ) [ 00000000000]
trunc_ln206                (trunc                 ) [ 00000000000]
icmp_ln207                 (icmp                  ) [ 01111111111]
shl_ln5                    (bitconcatenate        ) [ 00000000000]
zext_ln208                 (zext                  ) [ 00000000000]
add_ln208                  (add                   ) [ 00000000000]
lshr_ln7                   (partselect            ) [ 00000000000]
zext_ln208_3               (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01100000000]
sub_ln208                  (sub                   ) [ 00000000000]
zext_ln208_4               (zext                  ) [ 00000000000]
p503p1_1_addr              (getelementptr         ) [ 01100000000]
add_ln206                  (add                   ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01010000000]
p503p1_1_load              (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01010000000]
ah                         (partselect            ) [ 01010000000]
bh                         (partselect            ) [ 01010000000]
zext_ln105_18              (zext                  ) [ 01001000000]
zext_ln110                 (zext                  ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01001000000]
zext_ln112                 (zext                  ) [ 01001000000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000111100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_27             (trunc                 ) [ 01000100000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_28             (trunc                 ) [ 01000100000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_30             (trunc                 ) [ 01000100000]
tmp_s                      (partselect            ) [ 01000100000]
tmp_33                     (partselect            ) [ 01000100000]
trunc_ln106_s              (partselect            ) [ 01000110000]
tmp_34                     (partselect            ) [ 01000111000]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_12              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_13              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_32                     (partselect            ) [ 01000010000]
trunc_ln125                (trunc                 ) [ 01000011100]
zext_ln106_13              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 01000010000]
zext_ln106_12              (zext                  ) [ 00000000000]
zext_ln130_12              (zext                  ) [ 00000000000]
add_ln130_13               (add                   ) [ 00000000000]
zext_ln130_13              (zext                  ) [ 00000000000]
temp_9                     (add                   ) [ 00000000000]
trunc_ln105                (trunc                 ) [ 01000001000]
tmp_35                     (partselect            ) [ 01000001000]
and_ln4                    (bitconcatenate        ) [ 00000000000]
and_ln210_4                (bitconcatenate        ) [ 00000000000]
zext_ln210                 (zext                  ) [ 00000000000]
zext_ln210_4               (zext                  ) [ 00000000000]
add_ln210                  (add                   ) [ 00000000000]
xor_ln210                  (xor                   ) [ 01000000111]
v_load_6                   (load                  ) [ 00000000000]
shl_ln125_4                (bitconcatenate        ) [ 00000000000]
tempReg                    (bitconcatenate        ) [ 00000000000]
v_38                       (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_53               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_54               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_19              (zext                  ) [ 00000000000]
tempReg_9                  (add                   ) [ 01000000011]
v_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
u_33_load_1                (load                  ) [ 00000000000]
u_34                       (add                   ) [ 00000000000]
xor_ln105_56               (xor                   ) [ 00000000000]
xor_ln105_57               (xor                   ) [ 00000000000]
or_ln105_10                (or                    ) [ 00000000000]
xor_ln105_58               (xor                   ) [ 00000000000]
tmp_37                     (bitselect             ) [ 01000000001]
u_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
t_load_7                   (load                  ) [ 00000000000]
specpipeline_ln178         (specpipeline          ) [ 00000000000]
speclooptripcount_ln178    (speclooptripcount     ) [ 00000000000]
specloopname_ln206         (specloopname          ) [ 00000000000]
bit_sel4                   (bitselect             ) [ 00000000000]
xor_ln105_55               (xor                   ) [ 00000000000]
trunc_ln105_12             (trunc                 ) [ 00000000000]
xor_ln105_s                (bitconcatenate        ) [ 00000000000]
and_ln105                  (and                   ) [ 00000000000]
tmp_36                     (bitselect             ) [ 00000000000]
carry_18                   (or                    ) [ 00000000000]
zext_ln211                 (zext                  ) [ 00000000000]
t_13                       (add                   ) [ 00000000000]
t_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln206                   (br                    ) [ 00000000000]
t_load                     (load                  ) [ 00000000000]
u_33_load                  (load                  ) [ 00000000000]
v_load                     (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_36">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_36"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="PKB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_43_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_43_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_39_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_39_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_20_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_20_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p503p1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="t_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="u_33_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_33/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="v_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="mc_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sub66_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="u_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_36_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_36_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvars_iv_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln0_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="0"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln0_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="64" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="PKB_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p503p1_1_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvars_iv_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln177_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln178_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln178_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln178_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln206_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln206_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln206_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln207_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shl_ln5_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln208_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln208_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="9" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="lshr_ln7_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln7/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln208_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln208_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln208_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln206_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln177_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="al_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bl_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="ah_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bh_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="7" slack="0"/>
<pin id="336" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln105_18_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_18/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln110_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln105_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln112_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln106_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln106_27_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_27/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="trunc_ln106_28_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_28/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln106_30_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_30/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_33_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln106_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_34_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln106_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln123_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln123_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_12/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln123_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln123_13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="33" slack="0"/>
<pin id="434" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_13/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="temp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="33" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_32_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="34" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln125_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="34" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln106_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_13/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln130_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln130_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln106_12_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_12/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln130_12_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="33" slack="1"/>
<pin id="473" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_12/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln130_13_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_13/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln130_13_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_13/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="temp_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="33" slack="0"/>
<pin id="486" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_9/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln105_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_35_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="34" slack="0"/>
<pin id="496" dir="0" index="2" bw="7" slack="0"/>
<pin id="497" dir="0" index="3" bw="7" slack="0"/>
<pin id="498" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="and_ln4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="3"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln4/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln210_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="34" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="1"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_4/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln210_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="34" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln210_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_4/7 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln210_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="34" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln210_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="v_load_6_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="7"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_6/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="shl_ln125_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="3"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_4/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tempReg_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="3"/>
<pin id="549" dir="0" index="2" bw="32" slack="4"/>
<pin id="550" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="v_38_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="64" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_38/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln105_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln105_53_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_53/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln105_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="0"/>
<pin id="573" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="xor_ln105_54_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_54/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="carry_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln105_19_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_19/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tempReg_9_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_9/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="v_5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="7"/>
<pin id="601" dir="0" index="1" bw="64" slack="0"/>
<pin id="602" dir="0" index="2" bw="64" slack="0"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln178_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="7"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="u_33_load_1_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="8"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_33_load_1/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="u_34_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_34/9 "/>
</bind>
</comp>

<comp id="619" class="1004" name="xor_ln105_56_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="0" index="1" bw="64" slack="0"/>
<pin id="622" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_56/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="xor_ln105_57_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="1"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_57/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="or_ln105_10_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_10/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln105_58_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_58/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_37_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="u_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="8"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="0" index="2" bw="64" slack="0"/>
<pin id="653" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln178_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="8"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="t_load_7_load_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="9"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_7/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="bit_sel4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="2"/>
<pin id="667" dir="0" index="2" bw="7" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="xor_ln105_55_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_55/10 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln105_12_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="2"/>
<pin id="679" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_12/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xor_ln105_s_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="63" slack="0"/>
<pin id="684" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="and_ln105_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="3"/>
<pin id="690" dir="0" index="1" bw="64" slack="0"/>
<pin id="691" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_36_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="0"/>
<pin id="696" dir="0" index="2" bw="7" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="carry_18_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_18/10 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln211_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="t_13_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_13/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="t_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="9"/>
<pin id="718" dir="0" index="1" bw="64" slack="0"/>
<pin id="719" dir="0" index="2" bw="64" slack="0"/>
<pin id="720" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln178_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="0" index="1" bw="64" slack="9"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="728" class="1004" name="t_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="8"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="u_33_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="8"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_33_load/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="v_load_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="8"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="740" class="1005" name="t_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="748" class="1005" name="u_33_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_33 "/>
</bind>
</comp>

<comp id="756" class="1005" name="v_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="764" class="1005" name="j_4_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="0"/>
<pin id="766" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="771" class="1005" name="icmp_ln206_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="8"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="775" class="1005" name="icmp_ln207_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="7"/>
<pin id="777" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="782" class="1005" name="PKB_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="1"/>
<pin id="784" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="p503p1_1_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="1"/>
<pin id="789" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="al_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="797" class="1005" name="bl_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="802" class="1005" name="ah_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="807" class="1005" name="bh_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln105_18_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_18 "/>
</bind>
</comp>

<comp id="818" class="1005" name="zext_ln110_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="1"/>
<pin id="820" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="824" class="1005" name="zext_ln105_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="830" class="1005" name="zext_ln112_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln106_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="4"/>
<pin id="838" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="841" class="1005" name="trunc_ln106_27_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_27 "/>
</bind>
</comp>

<comp id="846" class="1005" name="trunc_ln106_28_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_28 "/>
</bind>
</comp>

<comp id="851" class="1005" name="trunc_ln106_30_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_30 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_s_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_33_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="866" class="1005" name="trunc_ln106_s_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="2"/>
<pin id="868" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_34_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="3"/>
<pin id="873" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_32_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="1"/>
<pin id="878" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="881" class="1005" name="trunc_ln125_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="3"/>
<pin id="883" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln130_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="33" slack="1"/>
<pin id="889" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="892" class="1005" name="trunc_ln105_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_35_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="2" slack="1"/>
<pin id="899" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="902" class="1005" name="xor_ln210_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="1"/>
<pin id="904" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tempReg_9_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="1"/>
<pin id="910" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_9 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_37_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="94" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="94" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="214"><net_src comp="142" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="136" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="130" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="235" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="235" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="244" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="124" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="235" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="118" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="289"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="295"><net_src comp="112" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="248" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="306"><net_src comp="235" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="176" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="189" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="176" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="189" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="364"><net_src comp="195" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="199" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="203" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="207" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="195" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="203" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="199" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="207" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="417" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="436" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="456" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="58" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="483" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="54" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="48" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="520"><net_src comp="510" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="503" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="521" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="536" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="539" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="536" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="539" pin="3"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="558" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="552" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="593"><net_src comp="582" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="552" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="536" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="611" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="619" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="614" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="56" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="654"><net_src comp="614" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="611" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="88" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="90" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="685"><net_src comp="92" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="671" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="680" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="66" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="688" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="56" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="693" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="661" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="661" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="743"><net_src comp="96" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="751"><net_src comp="100" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="754"><net_src comp="748" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="759"><net_src comp="104" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="767"><net_src comp="108" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="774"><net_src comp="238" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="252" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="785"><net_src comp="169" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="790"><net_src comp="182" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="795"><net_src comp="313" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="800"><net_src comp="317" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="805"><net_src comp="321" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="810"><net_src comp="331" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="815"><net_src comp="341" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="821"><net_src comp="346" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="827"><net_src comp="351" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="833"><net_src comp="356" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="839"><net_src comp="361" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="844"><net_src comp="365" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="849"><net_src comp="369" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="854"><net_src comp="373" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="859"><net_src comp="377" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="864"><net_src comp="387" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="869"><net_src comp="397" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="874"><net_src comp="407" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="879"><net_src comp="442" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="884"><net_src comp="452" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="890"><net_src comp="462" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="895"><net_src comp="489" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="900"><net_src comp="493" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="905"><net_src comp="530" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="911"><net_src comp="594" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="920"><net_src comp="641" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="701" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_43_out | {9 }
	Port: u_39_out | {9 }
	Port: t_20_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : v_36 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : u | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : mc | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : PKB | {1 2 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.2_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		shl_ln5 : 2
		zext_ln208 : 3
		add_ln208 : 4
		lshr_ln7 : 5
		zext_ln208_3 : 6
		PKB_addr : 7
		PKB_load : 8
		sub_ln208 : 3
		zext_ln208_4 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_27 : 1
		trunc_ln106_28 : 1
		trunc_ln106_30 : 1
		tmp_s : 1
		tmp_33 : 1
		trunc_ln106_s : 1
		tmp_34 : 1
	State 5
		add_ln123 : 1
		zext_ln123_13 : 2
		temp : 3
		tmp_32 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_13 : 1
		zext_ln130_13 : 2
		temp_9 : 3
		trunc_ln105 : 4
		tmp_35 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_38 : 1
		xor_ln105 : 2
		xor_ln105_53 : 1
		or_ln105 : 2
		xor_ln105_54 : 2
		carry : 2
		zext_ln105_19 : 3
		tempReg_9 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_34 : 1
		xor_ln105_56 : 2
		xor_ln105_57 : 1
		or_ln105_10 : 2
		xor_ln105_58 : 2
		tmp_37 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_55 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_36 : 2
		carry_18 : 3
		zext_ln211 : 3
		t_13 : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_195         |    4    |   165   |    50   |
|    mul   |          grp_fu_199         |    4    |   165   |    50   |
|          |          grp_fu_203         |    4    |   165   |    50   |
|          |          grp_fu_207         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln208_fu_270      |    0    |    0    |    14   |
|          |       add_ln206_fu_302      |    0    |    0    |    13   |
|          |       add_ln123_fu_426      |    0    |    0    |    39   |
|          |         temp_fu_436         |    0    |    0    |    40   |
|          |       add_ln130_fu_462      |    0    |    0    |    39   |
|    add   |     add_ln130_13_fu_474     |    0    |    0    |    39   |
|          |        temp_9_fu_483        |    0    |    0    |    40   |
|          |       add_ln210_fu_524      |    0    |    0    |    71   |
|          |         v_38_fu_552         |    0    |    0    |    71   |
|          |       tempReg_9_fu_594      |    0    |    0    |    71   |
|          |         u_34_fu_614         |    0    |    0    |    71   |
|          |         t_13_fu_710         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln210_fu_530      |    0    |    0    |    64   |
|          |       xor_ln105_fu_558      |    0    |    0    |    64   |
|          |     xor_ln105_53_fu_564     |    0    |    0    |    64   |
|    xor   |     xor_ln105_54_fu_576     |    0    |    0    |    64   |
|          |     xor_ln105_56_fu_619     |    0    |    0    |    64   |
|          |     xor_ln105_57_fu_624     |    0    |    0    |    64   |
|          |     xor_ln105_58_fu_635     |    0    |    0    |    64   |
|          |     xor_ln105_55_fu_671     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_5_fu_599         |    0    |    0    |    64   |
|  select  |          u_5_fu_649         |    0    |    0    |    64   |
|          |          t_5_fu_716         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_570       |    0    |    0    |    64   |
|    or    |      or_ln105_10_fu_629     |    0    |    0    |    64   |
|          |       carry_18_fu_701       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_688      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_238      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_252      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_291      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_112       |    0    |    0    |    0    |
|          |     mc_read_read_fu_118     |    0    |    0    |    0    |
|   read   |    sub66_read_read_fu_124   |    0    |    0    |    0    |
|          |      u_read_read_fu_130     |    0    |    0    |    0    |
|          |    v_36_read_read_fu_136    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_142 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_148   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_155   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_162   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_211   |    0    |    0    |    0    |
|          |      zext_ln206_fu_244      |    0    |    0    |    0    |
|          |      zext_ln208_fu_266      |    0    |    0    |    0    |
|          |     zext_ln208_3_fu_286     |    0    |    0    |    0    |
|          |     zext_ln208_4_fu_297     |    0    |    0    |    0    |
|          |     zext_ln105_18_fu_341    |    0    |    0    |    0    |
|          |      zext_ln110_fu_346      |    0    |    0    |    0    |
|          |      zext_ln105_fu_351      |    0    |    0    |    0    |
|          |      zext_ln112_fu_356      |    0    |    0    |    0    |
|          |      zext_ln106_fu_417      |    0    |    0    |    0    |
|   zext   |      zext_ln123_fu_420      |    0    |    0    |    0    |
|          |     zext_ln123_12_fu_423    |    0    |    0    |    0    |
|          |     zext_ln123_13_fu_432    |    0    |    0    |    0    |
|          |     zext_ln106_13_fu_456    |    0    |    0    |    0    |
|          |      zext_ln130_fu_459      |    0    |    0    |    0    |
|          |     zext_ln106_12_fu_468    |    0    |    0    |    0    |
|          |     zext_ln130_12_fu_471    |    0    |    0    |    0    |
|          |     zext_ln130_13_fu_479    |    0    |    0    |    0    |
|          |      zext_ln210_fu_517      |    0    |    0    |    0    |
|          |     zext_ln210_4_fu_521     |    0    |    0    |    0    |
|          |     zext_ln105_19_fu_590    |    0    |    0    |    0    |
|          |      zext_ln211_fu_706      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_248     |    0    |    0    |    0    |
|          |          al_fu_313          |    0    |    0    |    0    |
|          |          bl_fu_317          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_361     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_27_fu_365    |    0    |    0    |    0    |
|          |    trunc_ln106_28_fu_369    |    0    |    0    |    0    |
|          |    trunc_ln106_30_fu_373    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_452     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_489     |    0    |    0    |    0    |
|          |    trunc_ln105_12_fu_677    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln5_fu_258       |    0    |    0    |    0    |
|          |        and_ln4_fu_503       |    0    |    0    |    0    |
|bitconcatenate|      and_ln210_4_fu_510     |    0    |    0    |    0    |
|          |      shl_ln125_4_fu_539     |    0    |    0    |    0    |
|          |        tempReg_fu_546       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_680     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       lshr_ln7_fu_276       |    0    |    0    |    0    |
|          |          ah_fu_321          |    0    |    0    |    0    |
|          |          bh_fu_331          |    0    |    0    |    0    |
|          |         tmp_s_fu_377        |    0    |    0    |    0    |
|partselect|        tmp_33_fu_387        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_397    |    0    |    0    |    0    |
|          |        tmp_34_fu_407        |    0    |    0    |    0    |
|          |        tmp_32_fu_442        |    0    |    0    |    0    |
|          |        tmp_35_fu_493        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_582        |    0    |    0    |    0    |
| bitselect|        tmp_37_fu_641        |    0    |    0    |    0    |
|          |       bit_sel4_fu_664       |    0    |    0    |    0    |
|          |        tmp_36_fu_693        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1678  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   PKB_addr_reg_782   |    6   |
|   add_ln130_reg_887  |   33   |
|      ah_reg_802      |   32   |
|      al_reg_792      |   32   |
|      bh_reg_807      |   32   |
|      bl_reg_797      |   32   |
|  icmp_ln206_reg_771  |    1   |
|  icmp_ln207_reg_775  |    1   |
|      j_4_reg_764     |    4   |
| p503p1_1_addr_reg_787|    3   |
|       t_reg_740      |   64   |
|   tempReg_9_reg_908  |   64   |
|    tmp_32_reg_876    |    2   |
|    tmp_33_reg_861    |   32   |
|    tmp_34_reg_871    |   32   |
|    tmp_35_reg_897    |    2   |
|    tmp_37_reg_917    |    1   |
|     tmp_s_reg_856    |   32   |
|  trunc_ln105_reg_892 |   32   |
|trunc_ln106_27_reg_841|   32   |
|trunc_ln106_28_reg_846|   32   |
|trunc_ln106_30_reg_851|   32   |
|  trunc_ln106_reg_836 |   32   |
| trunc_ln106_s_reg_866|   32   |
|  trunc_ln125_reg_881 |   32   |
|     u_33_reg_748     |   64   |
|       v_reg_756      |   64   |
|   xor_ln210_reg_902  |   64   |
| zext_ln105_18_reg_812|   64   |
|  zext_ln105_reg_824  |   64   |
|  zext_ln110_reg_818  |   64   |
|  zext_ln112_reg_830  |   64   |
+----------------------+--------+
|         Total        |  1077  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_199    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_207    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1678  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1737  |  1768  |
+-----------+--------+--------+--------+--------+
