\hypertarget{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH2__t}{}\doxysection{\+\_\+\+A\+D\+I\+\_\+\+F\+P\+G\+A\+\_\+\+B\+A\+C\+K\+D\+O\+O\+R\+\_\+\+R\+E\+G\+M\+A\+P1\+\_\+\+F\+P\+G\+A\+\_\+\+S\+C\+R\+A\+T\+C\+H2\+\_\+t Struct Reference}
\label{struct__ADI__FPGA__BACKDOOR__REGMAP1__FPGA__SCRATCH2__t}\index{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH2\_t@{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH2\_t}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>struct \{\\
\>\>unsigned int \mbox{\hyperlink{group__REGMAP1__HSP__BYPASS_ga2bf57d2bd12629dcaf02d684d3841122}{\_ADI\_FPGA\_BACKDOOR\_REGMAP1\_FPGA\_SCRATCH2\_t::SCRATCH2}}: 16\\
\>\} \\
\>uint16\_t {\bfseries VALUE16}\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
fpga\+\_\+backdoor\+\_\+typedefs.\+h\end{DoxyCompactItemize}
