|Mux2_1_1
KEY[0] => mux2_1:system_core.sel
SW[0] => mux2_1:system_core.input0
SW[1] => mux2_1:system_core.input1
LEDG[0] << mux2_1:system_core.muxOut


|Mux2_1_1|Mux2_1:system_core
sel => muxOut.OUTPUTSELECT
input0 => muxOut.DATAB
input1 => muxOut.DATAA
muxOut <= muxOut.DB_MAX_OUTPUT_PORT_TYPE


